TimeQuest Timing Analyzer report for RAMCore2
Sun Jun 09 13:17:10 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk12M'
 14. Slow 1200mV 85C Model Setup: 'SW[0]'
 15. Slow 1200mV 85C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'SW[0]'
 17. Slow 1200mV 85C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clk12M'
 20. Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'clk12M'
 22. Slow 1200mV 85C Model Recovery: 'SW[0]'
 23. Slow 1200mV 85C Model Removal: 'SW[0]'
 24. Slow 1200mV 85C Model Removal: 'clk12M'
 25. Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'clk12M'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'clk12M'
 44. Slow 1200mV 0C Model Setup: 'SW[0]'
 45. Slow 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'SW[0]'
 47. Slow 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Hold: 'clk12M'
 50. Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'clk12M'
 52. Slow 1200mV 0C Model Recovery: 'SW[0]'
 53. Slow 1200mV 0C Model Removal: 'SW[0]'
 54. Slow 1200mV 0C Model Removal: 'clk12M'
 55. Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'clk12M'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Slow 1200mV 0C Model Metastability Report
 66. Fast 1200mV 0C Model Setup Summary
 67. Fast 1200mV 0C Model Hold Summary
 68. Fast 1200mV 0C Model Recovery Summary
 69. Fast 1200mV 0C Model Removal Summary
 70. Fast 1200mV 0C Model Minimum Pulse Width Summary
 71. Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Setup: 'clk12M'
 73. Fast 1200mV 0C Model Setup: 'SW[0]'
 74. Fast 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Hold: 'SW[0]'
 76. Fast 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Hold: 'clk12M'
 79. Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Recovery: 'clk12M'
 81. Fast 1200mV 0C Model Recovery: 'SW[0]'
 82. Fast 1200mV 0C Model Removal: 'SW[0]'
 83. Fast 1200mV 0C Model Removal: 'clk12M'
 84. Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'clk12M'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Fast 1200mV 0C Model Metastability Report
 95. Multicorner Timing Analysis Summary
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Board Trace Model Assignments
101. Input Transition Times
102. Slow Corner Signal Integrity Metrics
103. Fast Corner Signal Integrity Metrics
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths
111. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; RAMCore2                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; clk12M                                              ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { clk12M }                                              ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 39.729   ; 25.17 MHz  ; 0.000 ; 19.864  ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK25|altpll_component|auto_generated|pll1|inclk[0]   ; { CLK25|altpll_component|auto_generated|pll1|clk[0] }   ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1280.000 ; 0.78 MHz   ; 0.000 ; 640.000 ; 50.00      ; 64        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; SW[0]                                               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SW[0] }                                               ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 51.4 MHz   ; 51.4 MHz        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 94.59 MHz  ; 94.59 MHz       ; clk12M                                            ;      ;
; 163.19 MHz ; 163.19 MHz      ; SW[0]                                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -13.888 ; -1338.284     ;
; clk12M                                              ; -7.235  ; -1171.174     ;
; SW[0]                                               ; -4.666  ; -909.248      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.324   ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -3.794 ; -336.615      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.578 ; -0.578        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.358  ; 0.000         ;
; clk12M                                              ; 0.569  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.978 ; -156.906      ;
; clk12M                                            ; -1.251 ; -19.068       ;
; SW[0]                                             ; -0.550 ; -2.321        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -4.366 ; -103.440      ;
; clk12M                                            ; 0.023  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 1.442  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -1409.842     ;
; clk12M                                              ; -2.174  ; -385.232      ;
; CLOCK_50                                            ; 9.825   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.619  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.754 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -13.888 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.438     ; 8.386      ;
; -13.774 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.960     ; 7.750      ;
; -13.768 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.438     ; 8.266      ;
; -13.768 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.847     ; 7.857      ;
; -13.756 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.438     ; 8.254      ;
; -13.755 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.438     ; 8.253      ;
; -13.754 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.438     ; 8.252      ;
; -13.752 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.438     ; 8.250      ;
; -13.654 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.960     ; 7.630      ;
; -13.648 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.847     ; 7.737      ;
; -13.642 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.960     ; 7.618      ;
; -13.641 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.960     ; 7.617      ;
; -13.640 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.960     ; 7.616      ;
; -13.638 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.960     ; 7.614      ;
; -13.636 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.847     ; 7.725      ;
; -13.635 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.847     ; 7.724      ;
; -13.634 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.847     ; 7.723      ;
; -13.632 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.847     ; 7.721      ;
; -13.618 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.439     ; 8.115      ;
; -13.616 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.645     ; 7.907      ;
; -13.615 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.439     ; 8.112      ;
; -13.578 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.438     ; 8.076      ;
; -13.572 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.384     ; 8.124      ;
; -13.545 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.636     ; 7.845      ;
; -13.544 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.387     ; 8.093      ;
; -13.518 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.512     ; 7.942      ;
; -13.517 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.825     ; 7.628      ;
; -13.504 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.961     ; 7.479      ;
; -13.501 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.961     ; 7.476      ;
; -13.498 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.848     ; 7.586      ;
; -13.496 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.645     ; 7.787      ;
; -13.495 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.848     ; 7.583      ;
; -13.484 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.645     ; 7.775      ;
; -13.483 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.645     ; 7.774      ;
; -13.482 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.645     ; 7.773      ;
; -13.480 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.645     ; 7.771      ;
; -13.464 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.960     ; 7.440      ;
; -13.458 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.438     ; 7.956      ;
; -13.458 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.847     ; 7.547      ;
; -13.456 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.302     ; 8.090      ;
; -13.452 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.384     ; 8.004      ;
; -13.446 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.438     ; 7.944      ;
; -13.444 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.438     ; 7.942      ;
; -13.440 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.384     ; 7.992      ;
; -13.439 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.384     ; 7.991      ;
; -13.438 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.384     ; 7.990      ;
; -13.436 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.384     ; 7.988      ;
; -13.425 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.636     ; 7.725      ;
; -13.424 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.387     ; 7.973      ;
; -13.423 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.825     ; 7.534      ;
; -13.414 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.393     ; 7.957      ;
; -13.413 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.636     ; 7.713      ;
; -13.412 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.387     ; 7.961      ;
; -13.412 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.636     ; 7.712      ;
; -13.411 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.859     ; 7.488      ;
; -13.411 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.387     ; 7.960      ;
; -13.411 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.636     ; 7.711      ;
; -13.410 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.387     ; 7.959      ;
; -13.410 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.825     ; 7.521      ;
; -13.409 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.636     ; 7.709      ;
; -13.408 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.387     ; 7.957      ;
; -13.408 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.825     ; 7.519      ;
; -13.398 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.512     ; 7.822      ;
; -13.386 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.512     ; 7.810      ;
; -13.386 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.825     ; 7.497      ;
; -13.385 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.512     ; 7.809      ;
; -13.384 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.512     ; 7.808      ;
; -13.383 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.825     ; 7.494      ;
; -13.382 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.512     ; 7.806      ;
; -13.374 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.861     ; 7.449      ;
; -13.359 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.348     ; 7.947      ;
; -13.358 ; RAMs_drive:RAM_controller|Parity_register[140] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.343     ; 7.951      ;
; -13.346 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.646     ; 7.636      ;
; -13.344 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.960     ; 7.320      ;
; -13.344 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.826     ; 7.454      ;
; -13.343 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.646     ; 7.633      ;
; -13.339 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.826     ; 7.449      ;
; -13.338 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.847     ; 7.427      ;
; -13.336 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.302     ; 7.970      ;
; -13.335 ; RAMs_drive:RAM_controller|Parity_register[134] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.172     ; 7.099      ;
; -13.332 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.960     ; 7.308      ;
; -13.330 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.960     ; 7.306      ;
; -13.326 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.847     ; 7.415      ;
; -13.325 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.433     ; 7.828      ;
; -13.324 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.302     ; 7.958      ;
; -13.324 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.847     ; 7.413      ;
; -13.323 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.302     ; 7.957      ;
; -13.322 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.302     ; 7.956      ;
; -13.320 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.302     ; 7.954      ;
; -13.320 ; RAMs_drive:RAM_controller|Parity_register[7]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.459     ; 7.797      ;
; -13.307 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.393     ; 7.850      ;
; -13.306 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.645     ; 7.597      ;
; -13.302 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.393     ; 7.845      ;
; -13.302 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.385     ; 7.853      ;
; -13.300 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.393     ; 7.843      ;
; -13.299 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.385     ; 7.850      ;
; -13.291 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.859     ; 7.368      ;
; -13.283 ; RAMs_drive:RAM_controller|Parity_register[68]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.231     ; 6.988      ;
; -13.283 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.393     ; 7.826      ;
; -13.280 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.524     ; 7.692      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk12M'                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.235 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.777     ; 2.976      ;
; -7.235 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.777     ; 2.976      ;
; -7.233 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.772     ; 2.979      ;
; -7.125 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.769     ; 2.874      ;
; -7.125 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.769     ; 2.874      ;
; -7.123 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.764     ; 2.877      ;
; -7.102 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.780     ; 2.840      ;
; -7.102 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.780     ; 2.840      ;
; -7.100 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.775     ; 2.843      ;
; -6.998 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.766     ; 2.750      ;
; -6.998 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.766     ; 2.750      ;
; -6.996 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.761     ; 2.753      ;
; -6.971 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.778     ; 2.711      ;
; -6.971 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.778     ; 2.711      ;
; -6.969 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.773     ; 2.714      ;
; -6.969 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.770     ; 2.717      ;
; -6.969 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.770     ; 2.717      ;
; -6.967 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.765     ; 2.720      ;
; -6.965 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -5.295     ; 2.688      ;
; -6.965 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -5.295     ; 2.688      ;
; -6.963 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -5.290     ; 2.691      ;
; -6.938 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.784     ; 2.672      ;
; -6.938 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.784     ; 2.672      ;
; -6.936 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.779     ; 2.675      ;
; -6.936 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.776     ; 2.678      ;
; -6.936 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.776     ; 2.678      ;
; -6.934 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.771     ; 2.681      ;
; -6.869 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -4.325     ; 3.562      ;
; -6.869 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -4.325     ; 3.562      ;
; -6.867 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.320     ; 3.565      ;
; -6.858 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.760     ; 2.616      ;
; -6.858 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.760     ; 2.616      ;
; -6.856 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.755     ; 2.619      ;
; -6.825 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.801     ; 2.542      ;
; -6.823 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -4.412     ; 3.429      ;
; -6.823 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -4.412     ; 3.429      ;
; -6.821 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.407     ; 3.432      ;
; -6.804 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -4.420     ; 3.402      ;
; -6.804 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.420     ; 3.402      ;
; -6.802 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -4.415     ; 3.405      ;
; -6.794 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.774     ; 2.538      ;
; -6.794 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.774     ; 2.538      ;
; -6.792 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.769     ; 2.541      ;
; -6.774 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.775     ; 2.517      ;
; -6.774 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.775     ; 2.517      ;
; -6.772 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.770     ; 2.520      ;
; -6.768 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -4.332     ; 3.454      ;
; -6.768 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -4.332     ; 3.454      ;
; -6.766 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.327     ; 3.457      ;
; -6.760 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.773     ; 2.505      ;
; -6.760 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.773     ; 2.505      ;
; -6.758 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.768     ; 2.508      ;
; -6.748 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.779     ; 2.487      ;
; -6.748 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.779     ; 2.487      ;
; -6.746 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.774     ; 2.490      ;
; -6.741 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.781     ; 2.478      ;
; -6.741 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.781     ; 2.478      ;
; -6.739 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.776     ; 2.481      ;
; -6.739 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.773     ; 2.484      ;
; -6.739 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.773     ; 2.484      ;
; -6.737 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.768     ; 2.487      ;
; -6.722 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -4.419     ; 3.321      ;
; -6.722 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -4.419     ; 3.321      ;
; -6.720 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.414     ; 3.324      ;
; -6.712 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.785     ; 2.445      ;
; -6.706 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -4.410     ; 3.314      ;
; -6.706 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.410     ; 3.314      ;
; -6.704 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -4.405     ; 3.317      ;
; -6.696 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.769     ; 2.445      ;
; -6.696 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.769     ; 2.445      ;
; -6.694 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.764     ; 2.448      ;
; -6.687 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -4.414     ; 3.291      ;
; -6.687 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -4.414     ; 3.291      ;
; -6.687 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -5.299     ; 2.406      ;
; -6.687 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -5.299     ; 2.406      ;
; -6.685 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.409     ; 3.294      ;
; -6.685 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -5.294     ; 2.409      ;
; -6.679 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.781     ; 2.416      ;
; -6.679 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.781     ; 2.416      ;
; -6.677 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.776     ; 2.419      ;
; -6.672 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -5.302     ; 2.388      ;
; -6.672 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -5.302     ; 2.388      ;
; -6.670 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -5.297     ; 2.391      ;
; -6.667 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -4.709     ; 2.976      ;
; -6.667 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.709     ; 2.976      ;
; -6.666 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -5.297     ; 2.387      ;
; -6.666 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -5.297     ; 2.387      ;
; -6.665 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -4.704     ; 2.979      ;
; -6.664 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -5.292     ; 2.390      ;
; -6.662 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -5.294     ; 2.386      ;
; -6.662 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -5.294     ; 2.386      ;
; -6.660 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -5.289     ; 2.389      ;
; -6.660 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.771     ; 2.407      ;
; -6.660 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.771     ; 2.407      ;
; -6.658 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.766     ; 2.410      ;
; -6.654 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -4.406     ; 3.266      ;
; -6.654 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -4.406     ; 3.266      ;
; -6.652 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.401     ; 3.269      ;
; -6.652 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.782     ; 2.388      ;
; -6.649 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.773     ; 2.394      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[0]'                                                                                                                                       ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.666 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.169      ; 8.600      ;
; -4.593 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.169      ; 8.527      ;
; -4.590 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.169      ; 8.524      ;
; -4.544 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.169      ; 8.478      ;
; -4.345 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.169      ; 8.279      ;
; -4.204 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.129      ; 8.098      ;
; -4.043 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 5.357      ; 8.612      ;
; -3.994 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 5.357      ; 8.563      ;
; -3.970 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 5.357      ; 8.539      ;
; -3.921 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 5.357      ; 8.490      ;
; -3.876 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 5.317      ; 8.405      ;
; -3.828 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.099      ; 7.692      ;
; -3.823 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.129      ; 7.717      ;
; -3.723 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.099      ; 7.587      ;
; -3.722 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 5.357      ; 8.291      ;
; -3.710 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.905      ; 5.158      ;
; -3.709 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 5.317      ; 8.238      ;
; -3.703 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.766      ; 5.069      ;
; -3.698 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.905      ; 5.146      ;
; -3.691 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.766      ; 5.057      ;
; -3.689 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M       ; SW[0]       ; 0.500        ; 5.420      ; 8.711      ;
; -3.683 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.099      ; 7.547      ;
; -3.631 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.905      ; 5.079      ;
; -3.624 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.766      ; 4.990      ;
; -3.616 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M       ; SW[0]       ; 0.500        ; 5.420      ; 8.638      ;
; -3.601 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M       ; SW[0]       ; 0.500        ; 2.662      ; 5.985      ;
; -3.601 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.099      ; 7.465      ;
; -3.591 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.888      ; 6.193      ;
; -3.589 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M       ; SW[0]       ; 0.500        ; 2.662      ; 5.973      ;
; -3.588 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.865      ; 4.996      ;
; -3.581 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.905      ; 5.029      ;
; -3.581 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.726      ; 4.907      ;
; -3.579 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.888      ; 6.181      ;
; -3.574 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.766      ; 4.940      ;
; -3.570 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.099      ; 7.434      ;
; -3.568 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M       ; SW[0]       ; 0.500        ; 5.420      ; 8.590      ;
; -3.567 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M       ; SW[0]       ; 0.500        ; 5.420      ; 8.589      ;
; -3.527 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[81]  ; clk12M       ; SW[0]       ; 1.000        ; 1.764      ; 5.168      ;
; -3.522 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M       ; SW[0]       ; 0.500        ; 2.662      ; 5.906      ;
; -3.522 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[112] ; clk12M       ; SW[0]       ; 1.000        ; 1.757      ; 5.162      ;
; -3.516 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[221] ; clk12M       ; SW[0]       ; 1.000        ; 2.211      ; 5.580      ;
; -3.515 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[81]  ; clk12M       ; SW[0]       ; 1.000        ; 1.764      ; 5.156      ;
; -3.512 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.888      ; 6.114      ;
; -3.510 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[112] ; clk12M       ; SW[0]       ; 1.000        ; 1.757      ; 5.150      ;
; -3.504 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.169      ; 7.438      ;
; -3.504 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[221] ; clk12M       ; SW[0]       ; 1.000        ; 2.211      ; 5.568      ;
; -3.493 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.099      ; 7.357      ;
; -3.479 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M       ; SW[0]       ; 0.500        ; 2.622      ; 5.823      ;
; -3.472 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M       ; SW[0]       ; 0.500        ; 2.662      ; 5.856      ;
; -3.472 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.865      ; 4.880      ;
; -3.469 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M       ; SW[0]       ; 0.500        ; 2.499      ; 5.682      ;
; -3.469 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.848      ; 6.031      ;
; -3.468 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M       ; SW[0]       ; 1.000        ; 1.880      ; 5.158      ;
; -3.465 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.726      ; 4.791      ;
; -3.462 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.888      ; 6.064      ;
; -3.457 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M       ; SW[0]       ; 0.500        ; 2.499      ; 5.670      ;
; -3.456 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M       ; SW[0]       ; 1.000        ; 1.880      ; 5.146      ;
; -3.448 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[81]  ; clk12M       ; SW[0]       ; 1.000        ; 1.764      ; 5.089      ;
; -3.443 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[112] ; clk12M       ; SW[0]       ; 1.000        ; 1.757      ; 5.083      ;
; -3.437 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[221] ; clk12M       ; SW[0]       ; 1.000        ; 2.211      ; 5.501      ;
; -3.429 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[153] ; clk12M       ; SW[0]       ; 1.000        ; 2.733      ; 6.204      ;
; -3.423 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[97]  ; clk12M       ; SW[0]       ; 0.500        ; 2.163      ; 5.466      ;
; -3.421 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M       ; SW[0]       ; 0.500        ; 2.366      ; 5.501      ;
; -3.419 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[33]  ; clk12M       ; SW[0]       ; 0.500        ; 2.165      ; 5.464      ;
; -3.417 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[153] ; clk12M       ; SW[0]       ; 1.000        ; 2.733      ; 6.192      ;
; -3.411 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[97]  ; clk12M       ; SW[0]       ; 0.500        ; 2.163      ; 5.454      ;
; -3.411 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.905      ; 4.859      ;
; -3.409 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M       ; SW[0]       ; 0.500        ; 2.366      ; 5.489      ;
; -3.407 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[33]  ; clk12M       ; SW[0]       ; 0.500        ; 2.165      ; 5.452      ;
; -3.405 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[81]  ; clk12M       ; SW[0]       ; 1.000        ; 1.724      ; 5.006      ;
; -3.404 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.766      ; 4.770      ;
; -3.400 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[112] ; clk12M       ; SW[0]       ; 1.000        ; 1.717      ; 5.000      ;
; -3.398 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[81]  ; clk12M       ; SW[0]       ; 1.000        ; 1.764      ; 5.039      ;
; -3.394 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[221] ; clk12M       ; SW[0]       ; 1.000        ; 2.171      ; 5.418      ;
; -3.393 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[112] ; clk12M       ; SW[0]       ; 1.000        ; 1.757      ; 5.033      ;
; -3.390 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M       ; SW[0]       ; 0.500        ; 2.499      ; 5.603      ;
; -3.389 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M       ; SW[0]       ; 1.000        ; 1.880      ; 5.079      ;
; -3.387 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[221] ; clk12M       ; SW[0]       ; 1.000        ; 2.211      ; 5.451      ;
; -3.367 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[174] ; clk12M       ; SW[0]       ; 0.500        ; 2.899      ; 5.988      ;
; -3.363 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M       ; SW[0]       ; 0.500        ; 2.622      ; 5.707      ;
; -3.355 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[174] ; clk12M       ; SW[0]       ; 0.500        ; 2.899      ; 5.976      ;
; -3.354 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M       ; SW[0]       ; 0.500        ; 5.380      ; 8.336      ;
; -3.353 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.848      ; 5.915      ;
; -3.350 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[153] ; clk12M       ; SW[0]       ; 1.000        ; 2.733      ; 6.125      ;
; -3.347 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M       ; SW[0]       ; 0.500        ; 2.459      ; 5.520      ;
; -3.346 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M       ; SW[0]       ; 1.000        ; 1.840      ; 4.996      ;
; -3.344 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[97]  ; clk12M       ; SW[0]       ; 0.500        ; 2.163      ; 5.387      ;
; -3.342 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M       ; SW[0]       ; 0.500        ; 2.366      ; 5.422      ;
; -3.340 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M       ; SW[0]       ; 0.500        ; 2.499      ; 5.553      ;
; -3.340 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[33]  ; clk12M       ; SW[0]       ; 0.500        ; 2.165      ; 5.385      ;
; -3.339 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M       ; SW[0]       ; 1.000        ; 1.880      ; 5.029      ;
; -3.337 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 5.317      ; 7.866      ;
; -3.336 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[187] ; clk12M       ; SW[0]       ; 1.000        ; 2.011      ; 5.537      ;
; -3.324 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[89]  ; clk12M       ; SW[0]       ; 1.000        ; 1.887      ; 5.270      ;
; -3.324 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[187] ; clk12M       ; SW[0]       ; 1.000        ; 2.011      ; 5.525      ;
; -3.322 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[179] ; clk12M       ; SW[0]       ; 1.000        ; 2.015      ; 5.559      ;
; -3.321 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[14]  ; clk12M       ; SW[0]       ; 0.500        ; 2.919      ; 5.956      ;
; -3.315 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[176] ; clk12M       ; SW[0]       ; 1.000        ; 2.024      ; 5.560      ;
; -3.314 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 5.129      ; 7.208      ;
; -3.314 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[32]  ; clk12M       ; SW[0]       ; 1.000        ; 1.776      ; 5.467      ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                        ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.324 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.306      ; 0.626      ;
; 0.791 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.306      ; 0.659      ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[0]'                                                                                                                                                                       ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.794 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.305      ; 3.591      ;
; -3.671 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.598      ;
; -3.637 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 3.747      ;
; -3.445 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.154      ; 3.789      ;
; -3.357 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 4.027      ;
; -3.299 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.156      ; 3.937      ;
; -3.297 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 3.938      ;
; -3.277 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 4.107      ;
; -3.255 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 4.129      ;
; -3.250 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 4.018      ;
; -3.243 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.305      ; 4.142      ;
; -3.240 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.305      ; 4.145      ;
; -3.236 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 4.032      ;
; -3.234 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 4.035      ;
; -3.226 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 4.009      ;
; -3.193 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.305      ; 4.192      ;
; -3.191 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.902      ; 3.241      ;
; -3.191 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.702      ; 3.591      ;
; -3.170 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 4.098      ;
; -3.154 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 4.115      ;
; -3.138 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.170      ; 4.112      ;
; -3.127 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 4.142      ;
; -3.106 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.635      ; 4.609      ;
; -3.068 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 4.201      ;
; -3.068 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.586      ; 3.598      ;
; -3.067 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.284      ; 4.297      ;
; -3.050 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.637      ; 4.667      ;
; -3.050 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 4.219      ;
; -3.034 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.701      ; 3.747      ;
; -3.032 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.863      ; 3.361      ;
; -3.025 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.521      ; 4.576      ;
; -3.006 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.903      ; 3.427      ;
; -3.001 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.285      ; 4.364      ;
; -2.989 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.636      ; 4.727      ;
; -2.984 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; clk12M                                            ; SW[0]       ; -0.500       ; 6.913      ; 3.459      ;
; -2.983 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 4.401      ;
; -2.983 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 4.617      ;
; -2.980 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; clk12M                                            ; SW[0]       ; -0.500       ; 6.785      ; 3.335      ;
; -2.973 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 4.295      ;
; -2.971 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.172      ; 4.281      ;
; -2.971 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.636      ; 4.745      ;
; -2.962 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.928      ; 3.496      ;
; -2.960 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.168      ; 4.288      ;
; -2.950 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 4.318      ;
; -2.945 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 4.324      ;
; -2.944 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.169      ; 4.305      ;
; -2.942 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 4.327      ;
; -2.925 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.764      ; 3.369      ;
; -2.895 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.355      ; 4.540      ;
; -2.895 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 4.374      ;
; -2.895 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 4.373      ;
; -2.890 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.636      ; 4.826      ;
; -2.879 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.635      ; 4.836      ;
; -2.876 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 4.392      ;
; -2.874 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 4.726      ;
; -2.867 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 4.733      ;
; -2.866 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.305      ; 4.519      ;
; -2.865 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.636      ; 4.851      ;
; -2.862 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.636      ; 4.854      ;
; -2.860 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 4.409      ;
; -2.858 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 4.742      ;
; -2.853 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 4.416      ;
; -2.847 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.023      ; 4.256      ;
; -2.847 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.864      ; 3.547      ;
; -2.846 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 4.538      ;
; -2.842 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.551      ; 3.789      ;
; -2.841 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.153      ; 4.392      ;
; -2.839 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.635      ; 4.876      ;
; -2.835 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.636      ; 4.881      ;
; -2.834 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; clk12M                                            ; SW[0]       ; -0.500       ; 6.775      ; 3.471      ;
; -2.828 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.903      ; 4.155      ;
; -2.825 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; clk12M                                            ; SW[0]       ; -0.500       ; 6.874      ; 3.579      ;
; -2.821 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.519      ; 4.778      ;
; -2.821 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; clk12M                                            ; SW[0]       ; -0.500       ; 6.746      ; 3.455      ;
; -2.820 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.635      ; 4.895      ;
; -2.810 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 4.790      ;
; -2.809 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.776      ; 4.047      ;
; -2.807 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.519      ; 4.792      ;
; -2.804 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.061      ; 4.337      ;
; -2.803 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.889      ; 3.616      ;
; -2.802 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.305      ; 4.583      ;
; -2.790 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.285      ; 4.575      ;
; -2.789 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.637      ; 4.928      ;
; -2.789 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.061      ; 4.352      ;
; -2.784 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.501      ; 4.797      ;
; -2.784 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.354      ; 4.650      ;
; -2.778 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.169      ; 4.471      ;
; -2.778 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.503      ; 4.805      ;
; -2.777 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 4.492      ;
; -2.767 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.521      ; 4.834      ;
; -2.766 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.725      ; 3.489      ;
; -2.763 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.063      ; 4.380      ;
; -2.761 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.172      ; 4.491      ;
; -2.757 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.902      ; 3.675      ;
; -2.754 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.504      ; 4.830      ;
; -2.754 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.701      ; 4.027      ;
; -2.749 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.521      ; 4.852      ;
; -2.747 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 4.853      ;
; -2.742 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.355      ; 4.693      ;
; -2.739 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 4.529      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                          ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.578 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 0.599      ;
; -0.097 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.721      ; 0.580      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.358 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.509 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.728      ;
; 0.510 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.729      ;
; 0.516 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.519 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.738      ;
; 0.554 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.557 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.573 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.579 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.582 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.589 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.604 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.822      ;
; 0.682 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.901      ;
; 0.694 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.912      ;
; 0.695 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.914      ;
; 0.699 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.917      ;
; 0.711 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.929      ;
; 0.719 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.938      ;
; 0.766 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.984      ;
; 0.778 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.997      ;
; 0.849 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.855 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.073      ;
; 0.867 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.871 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.089      ;
; 0.876 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.094      ;
; 0.878 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.096      ;
; 0.878 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.096      ;
; 0.892 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.110      ;
; 0.914 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.133      ;
; 0.920 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.139      ;
; 0.920 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.139      ;
; 0.921 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.140      ;
; 0.922 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.141      ;
; 0.951 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.170      ;
; 0.959 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.178      ;
; 0.966 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.185      ;
; 0.973 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.975 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.194      ;
; 0.981 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.199      ;
; 0.986 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.562      ;
; 0.988 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.207      ;
; 0.988 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.206      ;
; 0.990 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.209      ;
; 0.990 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.208      ;
; 0.990 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.208      ;
; 0.996 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.214      ;
; 1.036 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.254      ;
; 1.038 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.256      ;
; 1.040 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.259      ;
; 1.042 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.261      ;
; 1.042 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.261      ;
; 1.054 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.273      ;
; 1.056 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.275      ;
; 1.064 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.283      ;
; 1.077 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.296      ;
; 1.100 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.318      ;
; 1.102 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.320      ;
; 1.104 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.323      ;
; 1.118 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.673      ;
; 1.139 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.357      ;
; 1.148 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.366      ;
; 1.150 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.368      ;
; 1.156 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.374      ;
; 1.161 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.379      ;
; 1.163 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.381      ;
; 1.165 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.384      ;
; 1.165 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.384      ;
; 1.166 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.384      ;
; 1.166 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.385      ;
; 1.167 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.386      ;
; 1.175 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.730      ;
; 1.175 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.393      ;
; 1.177 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.397      ;
; 1.181 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.401      ;
; 1.181 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.401      ;
; 1.182 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.402      ;
; 1.200 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.418      ;
; 1.203 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.421      ;
; 1.212 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.430      ;
; 1.227 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.445      ;
; 1.241 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.459      ;
; 1.241 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.460      ;
; 1.250 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.468      ;
; 1.259 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.478      ;
; 1.262 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.480      ;
; 1.266 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.484      ;
; 1.272 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.490      ;
; 1.275 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.493      ;
; 1.277 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.497      ;
; 1.278 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.496      ;
; 1.278 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.498      ;
; 1.282 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.500      ;
; 1.301 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.520      ;
; 1.312 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.531      ;
; 1.330 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.549      ;
; 1.330 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.549      ;
; 1.333 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.552      ;
; 1.337 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.555      ;
; 1.346 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.555      ;
; 1.358 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.567      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk12M'                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.569 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.789      ;
; 0.580 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.776      ;
; 0.609 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.805      ;
; 0.611 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.807      ;
; 0.619 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.815      ;
; 0.630 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.826      ;
; 0.630 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.826      ;
; 0.631 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.827      ;
; 0.635 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.831      ;
; 0.697 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.916      ;
; 0.735 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.954      ;
; 0.844 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.063      ;
; 0.881 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.081      ;
; 0.887 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.090      ;
; 0.893 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.093      ;
; 0.895 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.095      ;
; 0.895 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.098      ;
; 0.897 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.100      ;
; 0.897 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.100      ;
; 0.900 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.100      ;
; 0.915 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.115      ;
; 0.918 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.118      ;
; 0.954 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.173      ;
; 0.985 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.204      ;
; 0.993 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.193      ;
; 0.997 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.200      ;
; 0.999 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.202      ;
; 1.005 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.224      ;
; 1.007 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.207      ;
; 1.007 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.210      ;
; 1.007 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.226      ;
; 1.009 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.212      ;
; 1.020 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.220      ;
; 1.026 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.222      ;
; 1.117 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.336      ;
; 1.206 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.406      ;
; 1.207 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.403      ;
; 1.231 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.434      ;
; 1.284 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.484      ;
; 1.298 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.498      ;
; 1.306 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.509      ;
; 1.308 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.511      ;
; 1.310 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.023      ; 1.490      ;
; 1.313 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.513      ;
; 1.333 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.536      ;
; 1.343 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.546      ;
; 1.409 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.609      ;
; 1.412 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.023      ; 1.592      ;
; 1.424 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.624      ;
; 1.481 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.023      ; 1.661      ;
; 1.502 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.702      ;
; 1.516 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.716      ;
; 1.526 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.023      ; 1.706      ;
; 1.642 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.845      ;
; 1.712 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.915      ;
; 1.821 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.102      ; 2.080      ;
; 1.833 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 2.037      ;
; 1.841 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg      ; SW[0]        ; clk12M      ; 0.000        ; 2.949      ; 5.007      ;
; 1.899 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.102      ; 2.158      ;
; 1.923 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.102      ; 2.182      ;
; 1.925 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 2.129      ;
; 1.932 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg         ; clk12M       ; clk12M      ; -0.500       ; 1.715      ; 3.354      ;
; 1.933 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.102      ; 2.192      ;
; 1.955 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg         ; clk12M       ; clk12M      ; -0.500       ; 1.714      ; 3.376      ;
; 2.001 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.102      ; 2.260      ;
; 2.010 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.944      ; 5.171      ;
; 2.011 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.102      ; 2.270      ;
; 2.019 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg      ; SW[0]        ; clk12M      ; 0.000        ; 2.952      ; 5.188      ;
; 2.023 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg      ; SW[0]        ; clk12M      ; 0.000        ; 2.951      ; 5.191      ;
; 2.027 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.944      ; 5.188      ;
; 2.028 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg      ; SW[0]        ; clk12M      ; 0.000        ; 2.965      ; 5.210      ;
; 2.046 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg         ; clk12M       ; clk12M      ; -0.500       ; 1.715      ; 3.468      ;
; 2.047 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.102      ; 2.306      ;
; 2.047 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.102      ; 2.306      ;
; 2.057 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg      ; clk12M       ; clk12M      ; -0.500       ; 1.694      ; 3.458      ;
; 2.062 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg         ; clk12M       ; clk12M      ; -0.500       ; 1.714      ; 3.483      ;
; 2.079 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg         ; clk12M       ; clk12M      ; -0.500       ; 1.715      ; 3.501      ;
; 2.092 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg         ; clk12M       ; clk12M      ; -0.500       ; 1.712      ; 3.511      ;
; 2.095 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg         ; clk12M       ; clk12M      ; -0.500       ; 1.714      ; 3.516      ;
; 2.099 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.102      ; 2.358      ;
; 2.112 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 2.316      ;
; 2.148 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 2.352      ;
; 2.149 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg      ; clk12M       ; clk12M      ; -0.500       ; 1.694      ; 3.550      ;
; 2.156 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 2.360      ;
; 2.164 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 2.368      ;
; 2.166 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.960      ; 5.343      ;
; 2.168 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.963      ; 5.348      ;
; 2.170 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg         ; clk12M       ; clk12M      ; -0.500       ; 1.715      ; 3.592      ;
; 2.181 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 2.385      ;
; 2.184 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.956      ; 5.357      ;
; 2.186 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg         ; clk12M       ; clk12M      ; -0.500       ; 1.714      ; 3.607      ;
; 2.188 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; -1.281     ; 1.064      ;
; 2.189 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg      ; SW[0]        ; clk12M      ; 0.000        ; 2.953      ; 5.359      ;
; 2.201 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; clk12M       ; clk12M      ; 0.000        ; 0.102      ; 2.460      ;
; 2.207 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg      ; SW[0]        ; clk12M      ; 0.000        ; 2.954      ; 5.378      ;
; 2.208 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg         ; clk12M       ; clk12M      ; -0.500       ; 1.712      ; 3.627      ;
; 2.208 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg       ; clk12M       ; clk12M      ; -0.500       ; 1.689      ; 3.604      ;
; 2.217 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg         ; clk12M       ; clk12M      ; -0.500       ; 1.708      ; 3.632      ;
; 2.221 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 2.953      ; 5.391      ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.978 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.263      ; 3.177      ;
; -2.978 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.263      ; 3.177      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 3.169      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 3.169      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 3.169      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 3.169      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 3.169      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 3.169      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 3.169      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 3.169      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 3.169      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 3.169      ;
; -2.801 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 2.649      ;
; -2.801 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 2.649      ;
; -2.800 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.649      ;
; -2.785 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.634      ;
; -2.785 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.634      ;
; -2.785 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.634      ;
; -2.785 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.634      ;
; -2.752 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.609      ;
; -2.752 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.609      ;
; -2.752 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.609      ;
; -2.739 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.263      ; 2.938      ;
; -2.739 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.263      ; 2.938      ;
; -2.714 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.571      ;
; -2.710 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 2.910      ;
; -2.710 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 2.910      ;
; -2.710 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 2.910      ;
; -2.710 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 2.910      ;
; -2.710 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 2.910      ;
; -2.710 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 2.910      ;
; -2.710 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 2.910      ;
; -2.710 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 2.910      ;
; -2.710 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 2.910      ;
; -2.710 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 2.910      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.694 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.551      ;
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 2.492      ;
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 2.492      ;
; -2.637 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.486      ;
; -2.620 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.469      ;
; -2.620 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.469      ;
; -2.620 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.469      ;
; -2.620 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.469      ;
; -2.605 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.462      ;
; -2.605 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.462      ;
; -2.605 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.462      ;
; -2.570 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.750      ;
; -2.570 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.750      ;
; -2.570 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.750      ;
; -2.570 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.750      ;
; -2.570 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.750      ;
; -2.570 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.750      ;
; -2.570 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.750      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.568 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.425      ;
; -2.567 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.424      ;
; -2.547 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.404      ;
; -2.547 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.404      ;
; -2.547 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.404      ;
; -2.547 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.404      ;
; -2.547 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.404      ;
; -2.547 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.404      ;
; -2.482 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 2.340      ;
; -2.482 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 2.340      ;
; -2.482 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 2.340      ;
; -2.482 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 2.340      ;
; -2.482 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 2.340      ;
; -2.482 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 2.340      ;
; -2.434 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 2.634      ;
; -2.434 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.264      ; 2.634      ;
; -2.387 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.244      ;
; -2.387 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.244      ;
; -2.387 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.244      ;
; -2.387 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.244      ;
; -2.387 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.244      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk12M'                                                                                              ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.251 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 1.187      ; 2.923      ;
; -1.251 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 1.187      ; 2.923      ;
; -1.251 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 1.187      ; 2.923      ;
; -1.251 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 1.187      ; 2.923      ;
; -1.251 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.187      ; 2.923      ;
; -1.251 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.187      ; 2.923      ;
; -1.230 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.226      ; 2.941      ;
; -1.230 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.226      ; 2.941      ;
; -1.230 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.226      ; 2.941      ;
; -1.230 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.226      ; 2.941      ;
; -1.107 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.255      ; 2.847      ;
; -1.107 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.255      ; 2.847      ;
; -1.107 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.255      ; 2.847      ;
; -1.107 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.255      ; 2.847      ;
; -1.107 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.255      ; 2.847      ;
; -1.107 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.255      ; 2.847      ;
; -0.978 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 1.187      ; 3.150      ;
; -0.978 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 1.187      ; 3.150      ;
; -0.978 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 1.187      ; 3.150      ;
; -0.978 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 1.187      ; 3.150      ;
; -0.978 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.187      ; 3.150      ;
; -0.978 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.187      ; 3.150      ;
; -0.962 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.226      ; 3.173      ;
; -0.962 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.226      ; 3.173      ;
; -0.962 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.226      ; 3.173      ;
; -0.962 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.226      ; 3.173      ;
; -0.806 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.255      ; 3.046      ;
; -0.806 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.255      ; 3.046      ;
; -0.806 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.255      ; 3.046      ;
; -0.806 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.255      ; 3.046      ;
; -0.806 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.255      ; 3.046      ;
; -0.806 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.255      ; 3.046      ;
; 0.245  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 2.607      ; 2.847      ;
; 0.245  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 2.607      ; 2.847      ;
; 0.245  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 2.607      ; 2.847      ;
; 0.245  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 2.607      ; 2.847      ;
; 0.546  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 2.607      ; 3.046      ;
; 0.546  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 2.607      ; 3.046      ;
; 0.546  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 2.607      ; 3.046      ;
; 0.546  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 2.607      ; 3.046      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SW[0]'                                                                                                                                                                   ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.550 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.196      ; 5.488      ;
; -0.524 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.197      ; 5.463      ;
; -0.514 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.808      ; 4.925      ;
; -0.447 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.808      ; 4.858      ;
; -0.433 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.692      ; 4.925      ;
; -0.430 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.768      ; 4.801      ;
; -0.384 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.197      ; 5.323      ;
; -0.367 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.196      ; 5.305      ;
; -0.366 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.692      ; 4.858      ;
; -0.350 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.808      ; 4.761      ;
; -0.349 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.652      ; 4.801      ;
; -0.278 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.544      ; 4.925      ;
; -0.269 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.808      ; 4.680      ;
; -0.269 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.692      ; 4.761      ;
; -0.263 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.483      ; 5.488      ;
; -0.260 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.196      ; 5.198      ;
; -0.260 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.196      ; 5.198      ;
; -0.237 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.484      ; 5.463      ;
; -0.237 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.338      ; 5.595      ;
; -0.217 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.808      ; 4.628      ;
; -0.211 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.339      ; 5.570      ;
; -0.211 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.544      ; 4.858      ;
; -0.199 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.829      ; 4.770      ;
; -0.197 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 1.000        ; 5.428      ; 4.925      ;
; -0.194 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.504      ; 4.801      ;
; -0.188 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.692      ; 4.680      ;
; -0.163 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.851      ; 4.756      ;
; -0.155 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.768      ; 4.526      ;
; -0.136 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.768      ; 4.507      ;
; -0.136 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.692      ; 4.628      ;
; -0.131 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.181      ; 5.445      ;
; -0.130 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 1.000        ; 5.428      ; 4.858      ;
; -0.128 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.227      ; 5.498      ;
; -0.126 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.339      ; 5.497      ;
; -0.126 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.227      ; 5.497      ;
; -0.114 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.768      ; 4.485      ;
; -0.114 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.544      ; 4.761      ;
; -0.113 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 1.000        ; 5.388      ; 4.801      ;
; -0.105 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.182      ; 5.420      ;
; -0.102 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.228      ; 5.473      ;
; -0.100 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.340      ; 5.472      ;
; -0.100 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.228      ; 5.472      ;
; -0.097 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.484      ; 5.323      ;
; -0.084 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.338      ; 5.442      ;
; -0.080 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.483      ; 5.305      ;
; -0.074 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.652      ; 4.526      ;
; -0.071 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.339      ; 5.430      ;
; -0.060 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.829      ; 4.631      ;
; -0.058 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.228      ; 5.416      ;
; -0.055 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.652      ; 4.507      ;
; -0.033 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.652      ; 4.485      ;
; -0.033 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.544      ; 4.680      ;
; -0.033 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 1.000        ; 5.428      ; 4.761      ;
; -0.032 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.229      ; 5.391      ;
; -0.018 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.193      ; 5.364      ;
; -0.002 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.738      ; 4.343      ;
; 0.008  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.194      ; 5.339      ;
; 0.019  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.194      ; 5.469      ;
; 0.019  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.544      ; 4.628      ;
; 0.022  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.181      ; 5.292      ;
; 0.027  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.483      ; 5.198      ;
; 0.027  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.483      ; 5.198      ;
; 0.035  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.182      ; 5.280      ;
; 0.038  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.227      ; 5.482      ;
; 0.038  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.228      ; 5.333      ;
; 0.040  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.340      ; 5.332      ;
; 0.040  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.228      ; 5.332      ;
; 0.045  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.195      ; 5.444      ;
; 0.048  ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 1.000        ; 5.428      ; 4.680      ;
; 0.050  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.625      ; 5.595      ;
; 0.053  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.338      ; 5.305      ;
; 0.053  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.338      ; 5.305      ;
; 0.055  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.227      ; 5.315      ;
; 0.057  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.339      ; 5.314      ;
; 0.057  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.227      ; 5.314      ;
; 0.064  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.228      ; 5.457      ;
; 0.076  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.626      ; 5.570      ;
; 0.079  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.622      ; 4.343      ;
; 0.081  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.504      ; 4.526      ;
; 0.088  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.116      ; 4.770      ;
; 0.100  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.504      ; 4.507      ;
; 0.100  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 1.000        ; 5.428      ; 4.628      ;
; 0.105  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.195      ; 5.361      ;
; 0.108  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.229      ; 5.251      ;
; 0.114  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.971      ; 4.877      ;
; 0.116  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.228      ; 5.242      ;
; 0.119  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.228      ; 5.403      ;
; 0.122  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.504      ; 4.485      ;
; 0.123  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.194      ; 5.365      ;
; 0.124  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.138      ; 4.756      ;
; 0.131  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.196      ; 5.336      ;
; 0.133  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.228      ; 5.225      ;
; 0.136  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.193      ; 5.210      ;
; 0.138  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.692      ; 4.925      ;
; 0.143  ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.738      ; 4.198      ;
; 0.145  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.229      ; 5.378      ;
; 0.148  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.194      ; 5.199      ;
; 0.149  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.195      ; 5.340      ;
; 0.150  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.993      ; 4.863      ;
; 0.156  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.468      ; 5.445      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SW[0]'                                                                                                                                                               ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.366 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 2.903      ;
; -4.315 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 2.954      ;
; -4.307 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.305      ; 3.078      ;
; -4.292 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.305      ; 3.093      ;
; -4.248 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.021      ;
; -4.231 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 3.004      ;
; -4.228 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 3.007      ;
; -4.226 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.153      ; 3.007      ;
; -4.225 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.044      ;
; -4.225 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.044      ;
; -4.206 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.063      ;
; -4.197 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 3.038      ;
; -4.194 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 3.041      ;
; -4.193 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.153      ; 3.040      ;
; -4.191 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 3.193      ;
; -4.190 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.079      ;
; -4.185 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 3.083      ;
; -4.175 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.094      ;
; -4.170 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 3.098      ;
; -4.168 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 3.100      ;
; -4.156 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.156      ; 3.080      ;
; -4.153 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 3.115      ;
; -4.148 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 3.236      ;
; -4.129 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.154      ; 3.105      ;
; -4.128 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.156      ; 3.108      ;
; -4.118 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.151      ;
; -4.114 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.154      ; 3.120      ;
; -4.106 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.140      ; 3.114      ;
; -4.095 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.305      ; 3.290      ;
; -4.076 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.169      ; 3.173      ;
; -4.057 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.140      ; 3.163      ;
; -4.042 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.227      ;
; -4.028 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.241      ;
; -4.019 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.305      ; 3.366      ;
; -4.009 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.260      ;
; -4.007 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.285      ; 3.358      ;
; -4.000 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 3.235      ;
; -3.997 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 3.238      ;
; -3.996 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.153      ; 3.237      ;
; -3.992 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.277      ;
; -3.978 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.291      ;
; -3.973 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 3.295      ;
; -3.958 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.169      ; 3.291      ;
; -3.956 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 3.312      ;
; -3.952 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.317      ;
; -3.951 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 3.433      ;
; -3.942 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.305      ; 3.443      ;
; -3.941 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.135      ; 3.274      ;
; -3.938 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.135      ; 3.277      ;
; -3.936 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.133      ; 3.277      ;
; -3.935 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.169      ; 3.314      ;
; -3.933 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.336      ;
; -3.931 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.156      ; 3.305      ;
; -3.924 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 3.311      ;
; -3.921 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 3.314      ;
; -3.920 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.153      ; 3.313      ;
; -3.917 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.154      ; 3.317      ;
; -3.902 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.367      ;
; -3.901 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.284      ; 3.463      ;
; -3.897 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 3.371      ;
; -3.891 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.169      ; 3.358      ;
; -3.889 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.168      ; 3.359      ;
; -3.884 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.385      ;
; -3.880 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 3.388      ;
; -3.875 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 3.509      ;
; -3.875 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.394      ;
; -3.866 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.136      ; 3.350      ;
; -3.861 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.305      ; 3.524      ;
; -3.860 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.140      ; 3.360      ;
; -3.858 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.168      ; 3.390      ;
; -3.857 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 3.378      ;
; -3.856 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.413      ;
; -3.855 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.156      ; 3.381      ;
; -3.854 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 3.381      ;
; -3.852 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.153      ; 3.381      ;
; -3.841 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.154      ; 3.393      ;
; -3.836 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.134      ; 3.378      ;
; -3.825 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.444      ;
; -3.820 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 3.448      ;
; -3.817 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 3.567      ;
; -3.816 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.120      ; 3.384      ;
; -3.803 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 3.465      ;
; -3.794 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.475      ;
; -3.784 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.140      ; 3.436      ;
; -3.782 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.156      ; 3.454      ;
; -3.775 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.494      ;
; -3.766 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 3.469      ;
; -3.764 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.154      ; 3.470      ;
; -3.763 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 3.472      ;
; -3.763 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.586      ; 2.903      ;
; -3.762 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.153      ; 3.471      ;
; -3.744 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.525      ;
; -3.739 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 3.529      ;
; -3.732 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.140      ; 3.488      ;
; -3.732 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 3.537      ;
; -3.722 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.188      ; 3.546      ;
; -3.717 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 3.667      ;
; -3.712 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.586      ; 2.954      ;
; -3.709 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.305      ; 3.676      ;
; -3.704 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.702      ; 3.078      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk12M'                                                                                              ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.023 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 2.735      ; 2.945      ;
; 0.023 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 2.735      ; 2.945      ;
; 0.023 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 2.735      ; 2.945      ;
; 0.023 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 2.735      ; 2.945      ;
; 0.328 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 2.735      ; 2.750      ;
; 0.328 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 2.735      ; 2.750      ;
; 0.328 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 2.735      ; 2.750      ;
; 0.328 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 2.735      ; 2.750      ;
; 1.432 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.326      ; 2.945      ;
; 1.432 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.326      ; 2.945      ;
; 1.432 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.326      ; 2.945      ;
; 1.432 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.326      ; 2.945      ;
; 1.432 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.326      ; 2.945      ;
; 1.432 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.326      ; 2.945      ;
; 1.584 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.296      ; 3.067      ;
; 1.584 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.296      ; 3.067      ;
; 1.584 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.296      ; 3.067      ;
; 1.584 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.296      ; 3.067      ;
; 1.602 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 1.256      ; 3.045      ;
; 1.602 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 1.256      ; 3.045      ;
; 1.602 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 1.256      ; 3.045      ;
; 1.602 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 1.256      ; 3.045      ;
; 1.602 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.256      ; 3.045      ;
; 1.602 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.256      ; 3.045      ;
; 1.737 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.326      ; 2.750      ;
; 1.737 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.326      ; 2.750      ;
; 1.737 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.326      ; 2.750      ;
; 1.737 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.326      ; 2.750      ;
; 1.737 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.326      ; 2.750      ;
; 1.737 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.326      ; 2.750      ;
; 1.857 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.296      ; 2.840      ;
; 1.857 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.296      ; 2.840      ;
; 1.857 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.296      ; 2.840      ;
; 1.857 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.296      ; 2.840      ;
; 1.880 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 1.256      ; 2.823      ;
; 1.880 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 1.256      ; 2.823      ;
; 1.880 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 1.256      ; 2.823      ;
; 1.880 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 1.256      ; 2.823      ;
; 1.880 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.256      ; 2.823      ;
; 1.880 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.256      ; 2.823      ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.442 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.387      ;
; 1.442 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.387      ;
; 1.534 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.122      ;
; 1.534 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.122      ;
; 1.534 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.122      ;
; 1.534 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.122      ;
; 1.534 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.122      ;
; 1.534 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.122      ;
; 1.547 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.470      ;
; 1.547 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.470      ;
; 1.547 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.470      ;
; 1.547 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.470      ;
; 1.547 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.470      ;
; 1.547 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.470      ;
; 1.547 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.470      ;
; 1.584 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.171      ;
; 1.584 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.171      ;
; 1.584 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.171      ;
; 1.584 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.171      ;
; 1.584 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.171      ;
; 1.584 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.171      ;
; 1.604 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.549      ;
; 1.604 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.549      ;
; 1.679 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.267      ;
; 1.679 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.267      ;
; 1.679 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.267      ;
; 1.679 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.267      ;
; 1.679 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.267      ;
; 1.679 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.267      ;
; 1.738 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.661      ;
; 1.738 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.661      ;
; 1.738 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.661      ;
; 1.738 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.661      ;
; 1.738 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.661      ;
; 1.738 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.661      ;
; 1.738 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.661      ;
; 1.742 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.329      ;
; 1.742 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.329      ;
; 1.742 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.329      ;
; 1.742 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.329      ;
; 1.742 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.329      ;
; 1.742 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.329      ;
; 1.756 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.343      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.758 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.344      ;
; 1.793 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.380      ;
; 1.793 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.380      ;
; 1.793 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.380      ;
; 1.809 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.387      ;
; 1.809 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.387      ;
; 1.809 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.387      ;
; 1.809 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.387      ;
; 1.824 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.403      ;
; 1.832 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 2.409      ;
; 1.832 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 2.409      ;
; 1.867 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.677      ; 2.811      ;
; 1.867 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.677      ; 2.811      ;
; 1.867 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.677      ; 2.811      ;
; 1.867 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.677      ; 2.811      ;
; 1.867 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.677      ; 2.811      ;
; 1.867 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.677      ; 2.811      ;
; 1.867 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.677      ; 2.811      ;
; 1.867 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.677      ; 2.811      ;
; 1.867 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.677      ; 2.811      ;
; 1.867 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.677      ; 2.811      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.884 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.470      ;
; 1.894 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.676      ; 2.837      ;
; 1.894 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.676      ; 2.837      ;
; 1.902 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.489      ;
; 1.939 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.526      ;
; 1.939 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.526      ;
; 1.939 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.526      ;
; 1.971 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.549      ;
; 1.971 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.549      ;
; 1.971 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.549      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -1.826 ; -1.826       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[30]    ;
; -1.825 ; -1.825       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]|datac         ;
; -1.812 ; -1.812       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|datad    ;
; -1.792 ; -1.792       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|combout  ;
; -1.787 ; -1.787       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1947|combout  ;
; -1.781 ; -1.781       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[152]|datad        ;
; -1.775 ; -1.775       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]|datad        ;
; -1.761 ; -1.761       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[152]   ;
; -1.755 ; -1.755       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[152]~1826|combout ;
; -1.755 ; -1.755       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[157]   ;
; -1.749 ; -1.749       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1824|combout ;
; -1.742 ; -1.742       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[152]~1826|dataa   ;
; -1.735 ; -1.735       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1824|datab   ;
; -1.700 ; -1.700       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[152]~1825|combout ;
; -1.696 ; -1.696       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1823|combout ;
; -1.630 ; -1.630       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]|datac        ;
; -1.628 ; -1.628       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[230]   ;
; -1.593 ; -1.593       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1866|combout ;
; -1.592 ; -1.592       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]|datad        ;
; -1.580 ; -1.580       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1866|dataa   ;
; -1.576 ; -1.576       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]|datad          ;
; -1.572 ; -1.572       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[68]|datad         ;
; -1.572 ; -1.572       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[174]   ;
; -1.567 ; -1.567       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1804|combout ;
; -1.562 ; -1.562       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]|datad         ;
; -1.556 ; -1.556       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[68]~1890|combout  ;
; -1.556 ; -1.556       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2]     ;
; -1.554 ; -1.554       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1804|dataa   ;
; -1.552 ; -1.552       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[68]    ;
; -1.543 ; -1.543       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[68]~1890|dataa    ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[64]    ;
; -1.541 ; -1.541       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]|datac         ;
; -1.539 ; -1.539       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[66]    ;
; -1.536 ; -1.536       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1865|combout ;
; -1.523 ; -1.523       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|combout   ;
; -1.519 ; -1.519       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|combout  ;
; -1.513 ; -1.513       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]~2010|datac    ;
; -1.512 ; -1.512       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]~2010|combout  ;
; -1.511 ; -1.511       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]|datac        ;
; -1.509 ; -1.509       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|datab     ;
; -1.509 ; -1.509       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[119]   ;
; -1.507 ; -1.507       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|datad     ;
; -1.506 ; -1.506       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]~1817|datad   ;
; -1.505 ; -1.505       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|datab    ;
; -1.503 ; -1.503       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1803|combout ;
; -1.500 ; -1.500       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]~1848|datad   ;
; -1.500 ; -1.500       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[68]~1889|combout  ;
; -1.498 ; -1.498       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]|datad        ;
; -1.496 ; -1.496       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]|datad        ;
; -1.495 ; -1.495       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[135]|datad        ;
; -1.494 ; -1.494       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]|datad        ;
; -1.491 ; -1.491       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]|datad          ;
; -1.488 ; -1.488       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]~1952|datad   ;
; -1.487 ; -1.487       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|combout   ;
; -1.486 ; -1.486       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]~1817|combout ;
; -1.486 ; -1.486       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]|datad        ;
; -1.484 ; -1.484       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[165]|datad        ;
; -1.482 ; -1.482       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]|datac        ;
; -1.481 ; -1.481       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1905|combout   ;
; -1.481 ; -1.481       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]~1816|combout ;
; -1.481 ; -1.481       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]~2009|combout  ;
; -1.480 ; -1.480       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]~1848|combout ;
; -1.480 ; -1.480       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[126]   ;
; -1.478 ; -1.478       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[231]   ;
; -1.477 ; -1.477       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|combout ;
; -1.476 ; -1.476       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[128]   ;
; -1.475 ; -1.475       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[135]   ;
; -1.474 ; -1.474       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]~1847|combout ;
; -1.474 ; -1.474       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[142]   ;
; -1.471 ; -1.471       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2013|combout   ;
; -1.471 ; -1.471       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0]     ;
; -1.468 ; -1.468       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]~1952|combout ;
; -1.466 ; -1.466       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1901|combout  ;
; -1.466 ; -1.466       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[151]   ;
; -1.464 ; -1.464       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[165]   ;
; -1.463 ; -1.463       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|datab   ;
; -1.463 ; -1.463       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]~1951|combout ;
; -1.454 ; -1.454       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[165]~1802|datac   ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[165]~1802|combout ;
; -1.452 ; -1.452       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|combout ;
; -1.452 ; -1.452       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|combout ;
; -1.449 ; -1.449       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[135]~1819|combout ;
; -1.439 ; -1.439       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|dataa   ;
; -1.439 ; -1.439       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[202]|datac        ;
; -1.439 ; -1.439       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|dataa   ;
; -1.437 ; -1.437       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[202]   ;
; -1.435 ; -1.435       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[135]~1819|datab   ;
; -1.435 ; -1.435       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[202]~1763|combout ;
; -1.429 ; -1.429       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1947|combout  ;
; -1.426 ; -1.426       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[200]|datac        ;
; -1.425 ; -1.425       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[192]|datad        ;
; -1.425 ; -1.425       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|combout  ;
; -1.424 ; -1.424       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]|datad        ;
; -1.424 ; -1.424       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[200]   ;
; -1.423 ; -1.423       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1937|combout ;
; -1.422 ; -1.422       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[202]~1763|dataa   ;
; -1.421 ; -1.421       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[165]~1801|combout ;
; -1.419 ; -1.419       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[196]|datad        ;
; -1.407 ; -1.407       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[62]    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk12M'                                                                                                                                                                          ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.863  ; 9.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.136 ; 10.136       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                                                                                               ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|set_color                                                                                                           ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                                                                                               ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[0]                                                                                                           ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_re_reg          ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; 639.754  ; 639.970      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.844  ; 640.028      ; 0.184          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.986  ; 639.986      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 639.986  ; 639.986      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 639.994  ; 639.994      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 640.006  ; 640.006      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 640.013  ; 640.013      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 640.013  ; 640.013      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 1278.000 ; 1280.000     ; 2.000          ; Min Period       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 10.360 ; 10.846 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.969  ; 7.156  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 10.360 ; 10.846 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 9.841  ; 10.403 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.526  ; 6.637  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 8.174  ; 8.714  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 9.841  ; 10.403 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 6.075  ; 6.761  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 3.043  ; 3.044  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 6.075  ; 6.761  ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 5.296  ; 5.739  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.661  ; 2.884  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 5.296  ; 5.739  ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 7.338  ; 7.911  ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 4.193  ; 4.307  ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 7.338  ; 7.911  ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 1.893  ; 2.379  ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 2.619  ; 3.185  ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 2.051  ; 2.576  ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 2.738  ; 3.307  ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 5.439  ; 5.923  ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 5.439  ; 5.923  ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -1.633 ; -1.786 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.633 ; -1.786 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.632 ; -4.052 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.779 ; -2.924 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.779 ; -2.924 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.583 ; -4.017 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -5.981 ; -6.488 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 2.109  ; 1.941  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.109  ; 1.941  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.911 ; -1.385 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.401  ; 1.245  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.401  ; 1.245  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -1.855 ; -2.316 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; -0.614 ; -1.024 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -1.871 ; -2.065 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -4.917 ; -5.365 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.757 ; -1.203 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.619 ; -1.053 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; -0.614 ; -1.024 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.866 ; -1.290 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -2.828 ; -3.264 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -2.828 ; -3.264 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.035 ; 5.073 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.533 ; 4.574 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 5.035 ; 5.073 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.434 ; 4.455 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.616 ; 4.645 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.939 ; 4.997 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.508 ; 4.548 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.939 ; 4.997 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.780 ; 4.769 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.595 ; 4.604 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.724 ; 4.830 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.088 ; 5.109 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.942 ; 5.057 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.088 ; 5.109 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.441 ; 4.536 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.692 ; 4.720 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.496 ; 5.512 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.967 ; 3.987 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.063 ; 4.102 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.545 ; 4.581 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.967 ; 3.987 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.142 ; 4.170 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.039 ; 4.077 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.039 ; 4.077 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.452 ; 4.507 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.299 ; 4.288 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.123 ; 4.130 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.246 ; 4.347 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.974 ; 4.065 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.455 ; 4.565 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.595 ; 4.615 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.974 ; 4.065 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.216 ; 4.243 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.987 ; 5.002 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 56.88 MHz  ; 56.88 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 105.86 MHz ; 105.86 MHz      ; clk12M                                            ;      ;
; 172.41 MHz ; 172.41 MHz      ; SW[0]                                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -12.453 ; -1199.318     ;
; clk12M                                              ; -6.497  ; -1043.497     ;
; SW[0]                                               ; -3.992  ; -782.119      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.442   ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -3.298 ; -307.305      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.634 ; -0.634        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.312  ; 0.000         ;
; clk12M                                              ; 0.512  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.644 ; -139.669      ;
; clk12M                                            ; -1.184 ; -18.088       ;
; SW[0]                                             ; -0.522 ; -2.076        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -3.842 ; -91.203       ;
; clk12M                                            ; 0.127  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 1.264  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -1175.460     ;
; clk12M                                              ; -2.174  ; -385.232      ;
; CLOCK_50                                            ; 9.785   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.615  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.749 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -12.453 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.864     ; 7.525      ;
; -12.353 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.864     ; 7.425      ;
; -12.348 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.864     ; 7.420      ;
; -12.346 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.864     ; 7.418      ;
; -12.344 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.864     ; 7.416      ;
; -12.342 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.235     ; 7.043      ;
; -12.339 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.864     ; 7.411      ;
; -12.328 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.313     ; 6.951      ;
; -12.242 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.235     ; 6.943      ;
; -12.237 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.235     ; 6.938      ;
; -12.235 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.235     ; 6.936      ;
; -12.233 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.235     ; 6.934      ;
; -12.228 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.235     ; 6.929      ;
; -12.228 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.313     ; 6.851      ;
; -12.223 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.313     ; 6.846      ;
; -12.221 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.313     ; 6.844      ;
; -12.219 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.313     ; 6.842      ;
; -12.218 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.072     ; 7.082      ;
; -12.217 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.865     ; 7.288      ;
; -12.214 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.865     ; 7.285      ;
; -12.214 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.313     ; 6.837      ;
; -12.174 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.864     ; 7.246      ;
; -12.161 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.065     ; 7.032      ;
; -12.150 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.827     ; 7.259      ;
; -12.144 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.815     ; 7.265      ;
; -12.128 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.931     ; 7.133      ;
; -12.127 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.187     ; 6.876      ;
; -12.122 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.072     ; 6.986      ;
; -12.117 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.072     ; 6.981      ;
; -12.115 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.072     ; 6.979      ;
; -12.113 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.072     ; 6.977      ;
; -12.108 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.072     ; 6.972      ;
; -12.106 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.236     ; 6.806      ;
; -12.103 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.236     ; 6.803      ;
; -12.092 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.314     ; 6.714      ;
; -12.089 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.314     ; 6.711      ;
; -12.074 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.864     ; 7.146      ;
; -12.072 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.864     ; 7.144      ;
; -12.068 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.749     ; 7.255      ;
; -12.066 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.864     ; 7.138      ;
; -12.063 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.235     ; 6.764      ;
; -12.061 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.065     ; 6.932      ;
; -12.056 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.065     ; 6.927      ;
; -12.054 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.065     ; 6.925      ;
; -12.052 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.065     ; 6.923      ;
; -12.049 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.313     ; 6.672      ;
; -12.047 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.065     ; 6.918      ;
; -12.045 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.827     ; 7.154      ;
; -12.044 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.815     ; 7.165      ;
; -12.040 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.827     ; 7.149      ;
; -12.039 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.815     ; 7.160      ;
; -12.038 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.827     ; 7.147      ;
; -12.037 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.815     ; 7.158      ;
; -12.036 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.827     ; 7.145      ;
; -12.035 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 6.732      ;
; -12.035 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.815     ; 7.156      ;
; -12.031 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.827     ; 7.140      ;
; -12.030 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.815     ; 7.151      ;
; -12.028 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.931     ; 7.033      ;
; -12.023 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.931     ; 7.028      ;
; -12.021 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.931     ; 7.026      ;
; -12.020 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.187     ; 6.769      ;
; -12.019 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.931     ; 7.024      ;
; -12.017 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.783     ; 7.170      ;
; -12.015 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.187     ; 6.764      ;
; -12.014 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.931     ; 7.019      ;
; -12.013 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.187     ; 6.762      ;
; -12.011 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.187     ; 6.760      ;
; -12.006 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.187     ; 6.755      ;
; -11.986 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.073     ; 6.849      ;
; -11.985 ; RAMs_drive:RAM_controller|Parity_register[140] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.794     ; 7.127      ;
; -11.983 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.073     ; 6.846      ;
; -11.978 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.792     ; 7.122      ;
; -11.975 ; RAMs_drive:RAM_controller|Parity_register[134] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.538     ; 6.373      ;
; -11.968 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.749     ; 7.155      ;
; -11.966 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.866     ; 7.036      ;
; -11.963 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.749     ; 7.150      ;
; -11.963 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.235     ; 6.664      ;
; -11.961 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.749     ; 7.148      ;
; -11.961 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.235     ; 6.662      ;
; -11.959 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.749     ; 7.146      ;
; -11.955 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.235     ; 6.656      ;
; -11.954 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.749     ; 7.141      ;
; -11.949 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.313     ; 6.572      ;
; -11.947 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.313     ; 6.570      ;
; -11.942 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.072     ; 6.806      ;
; -11.941 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.313     ; 6.564      ;
; -11.935 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 6.632      ;
; -11.934 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.957     ; 6.913      ;
; -11.930 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 6.627      ;
; -11.928 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 6.625      ;
; -11.926 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 6.623      ;
; -11.926 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.223     ; 6.639      ;
; -11.925 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.066     ; 6.795      ;
; -11.922 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.066     ; 6.792      ;
; -11.921 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 6.618      ;
; -11.915 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.188     ; 6.663      ;
; -11.911 ; RAMs_drive:RAM_controller|Parity_register[68]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.585     ; 6.262      ;
; -11.909 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.828     ; 7.017      ;
; -11.908 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.816     ; 7.028      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk12M'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.497 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.323     ; 2.684      ;
; -6.497 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.319     ; 2.688      ;
; -6.497 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.323     ; 2.684      ;
; -6.389 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.316     ; 2.583      ;
; -6.389 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.316     ; 2.583      ;
; -6.388 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.312     ; 2.586      ;
; -6.368 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.326     ; 2.552      ;
; -6.368 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.322     ; 2.556      ;
; -6.368 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.326     ; 2.552      ;
; -6.310 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.313     ; 2.507      ;
; -6.310 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.309     ; 2.511      ;
; -6.310 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.313     ; 2.507      ;
; -6.260 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.325     ; 2.445      ;
; -6.260 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.321     ; 2.449      ;
; -6.260 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.325     ; 2.445      ;
; -6.239 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.316     ; 2.433      ;
; -6.239 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.312     ; 2.437      ;
; -6.239 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.316     ; 2.433      ;
; -6.236 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -4.822     ; 2.424      ;
; -6.236 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -4.822     ; 2.424      ;
; -6.235 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -4.818     ; 2.427      ;
; -6.231 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.329     ; 2.412      ;
; -6.231 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.325     ; 2.416      ;
; -6.231 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.329     ; 2.412      ;
; -6.230 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.323     ; 2.417      ;
; -6.230 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.319     ; 2.421      ;
; -6.230 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.323     ; 2.417      ;
; -6.154 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.306     ; 2.358      ;
; -6.154 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.302     ; 2.362      ;
; -6.154 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.306     ; 2.358      ;
; -6.137 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.345     ; 2.302      ;
; -6.124 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.932     ; 3.202      ;
; -6.124 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.928     ; 3.206      ;
; -6.124 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.932     ; 3.202      ;
; -6.077 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -4.011     ; 3.076      ;
; -6.077 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -4.007     ; 3.080      ;
; -6.077 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.011     ; 3.076      ;
; -6.071 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.319     ; 2.262      ;
; -6.071 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.315     ; 2.266      ;
; -6.071 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.319     ; 2.262      ;
; -6.069 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.321     ; 2.258      ;
; -6.069 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.321     ; 2.258      ;
; -6.068 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.317     ; 2.261      ;
; -6.064 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -4.005     ; 3.069      ;
; -6.064 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -4.005     ; 3.069      ;
; -6.063 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.001     ; 3.072      ;
; -6.058 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.322     ; 2.246      ;
; -6.058 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.322     ; 2.246      ;
; -6.057 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.318     ; 2.249      ;
; -6.041 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.325     ; 2.226      ;
; -6.041 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.321     ; 2.230      ;
; -6.041 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.325     ; 2.226      ;
; -6.028 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.330     ; 2.208      ;
; -6.028 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.326     ; 2.212      ;
; -6.028 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.326     ; 2.212      ;
; -6.027 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.322     ; 2.215      ;
; -6.023 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.320     ; 2.213      ;
; -6.023 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.320     ; 2.213      ;
; -6.022 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.316     ; 2.216      ;
; -6.012 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.938     ; 3.084      ;
; -6.012 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.934     ; 3.088      ;
; -6.012 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.938     ; 3.084      ;
; -5.999 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.327     ; 2.182      ;
; -5.999 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.323     ; 2.186      ;
; -5.999 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.327     ; 2.182      ;
; -5.997 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.318     ; 2.189      ;
; -5.997 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.314     ; 2.193      ;
; -5.997 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.318     ; 2.189      ;
; -5.990 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.314     ; 2.186      ;
; -5.990 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.310     ; 2.190      ;
; -5.990 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.314     ; 2.186      ;
; -5.986 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.309     ; 2.187      ;
; -5.986 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.305     ; 2.191      ;
; -5.986 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.309     ; 2.187      ;
; -5.979 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -4.821     ; 2.168      ;
; -5.979 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -4.817     ; 2.172      ;
; -5.979 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -4.821     ; 2.168      ;
; -5.977 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -4.824     ; 2.163      ;
; -5.977 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -4.820     ; 2.167      ;
; -5.977 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -4.824     ; 2.163      ;
; -5.962 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.329     ; 2.143      ;
; -5.961 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -4.003     ; 2.968      ;
; -5.961 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.999     ; 2.972      ;
; -5.961 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.003     ; 2.968      ;
; -5.961 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.320     ; 2.151      ;
; -5.961 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.316     ; 2.155      ;
; -5.961 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.320     ; 2.151      ;
; -5.960 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.333     ; 2.137      ;
; -5.958 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -4.824     ; 2.144      ;
; -5.958 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -4.820     ; 2.148      ;
; -5.958 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -4.824     ; 2.144      ;
; -5.955 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.327     ; 2.138      ;
; -5.950 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.318     ; 2.142      ;
; -5.950 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.314     ; 2.146      ;
; -5.950 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.318     ; 2.142      ;
; -5.949 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -4.275     ; 2.684      ;
; -5.949 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -4.271     ; 2.688      ;
; -5.949 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.275     ; 2.684      ;
; -5.943 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -4.011     ; 2.942      ;
; -5.943 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -4.011     ; 2.942      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                        ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.992 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.708      ; 7.624      ;
; -3.991 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.708      ; 7.623      ;
; -3.973 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.708      ; 7.605      ;
; -3.930 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.708      ; 7.562      ;
; -3.716 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.708      ; 7.348      ;
; -3.645 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.678      ; 7.247      ;
; -3.439 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 4.878      ; 7.664      ;
; -3.430 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 4.878      ; 7.655      ;
; -3.426 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.650      ; 7.000      ;
; -3.417 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 4.878      ; 7.642      ;
; -3.374 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 4.878      ; 7.599      ;
; -3.334 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 4.848      ; 7.529      ;
; -3.305 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.678      ; 6.907      ;
; -3.300 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.650      ; 6.874      ;
; -3.299 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.650      ; 6.873      ;
; -3.224 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.650      ; 6.798      ;
; -3.213 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.782      ; 4.646      ;
; -3.203 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.782      ; 4.636      ;
; -3.193 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 4.848      ; 7.388      ;
; -3.183 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.664      ; 4.549      ;
; -3.181 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.664      ; 4.547      ;
; -3.172 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M       ; SW[0]       ; 0.500        ; 4.929      ; 7.794      ;
; -3.170 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.650      ; 6.744      ;
; -3.154 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 4.878      ; 7.379      ;
; -3.150 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M       ; SW[0]       ; 0.500        ; 4.929      ; 7.772      ;
; -3.142 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.782      ; 4.575      ;
; -3.113 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M       ; SW[0]       ; 0.500        ; 2.490      ; 5.406      ;
; -3.111 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.675      ; 5.581      ;
; -3.111 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.664      ; 4.477      ;
; -3.107 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M       ; SW[0]       ; 0.500        ; 4.929      ; 7.729      ;
; -3.103 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M       ; SW[0]       ; 0.500        ; 2.490      ; 5.396      ;
; -3.101 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.675      ; 5.571      ;
; -3.100 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.708      ; 6.732      ;
; -3.088 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.752      ; 4.491      ;
; -3.087 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.782      ; 4.520      ;
; -3.080 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.664      ; 4.446      ;
; -3.072 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M       ; SW[0]       ; 0.500        ; 4.929      ; 7.694      ;
; -3.057 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.634      ; 4.393      ;
; -3.042 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M       ; SW[0]       ; 0.500        ; 2.490      ; 5.335      ;
; -3.040 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.675      ; 5.510      ;
; -3.021 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M       ; SW[0]       ; 0.500        ; 2.352      ; 5.168      ;
; -3.020 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.650      ; 6.594      ;
; -3.016 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[112] ; clk12M       ; SW[0]       ; 1.000        ; 1.655      ; 4.672      ;
; -3.011 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M       ; SW[0]       ; 0.500        ; 2.352      ; 5.158      ;
; -3.006 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[112] ; clk12M       ; SW[0]       ; 1.000        ; 1.655      ; 4.662      ;
; -2.989 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.752      ; 4.392      ;
; -2.988 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M       ; SW[0]       ; 0.500        ; 2.460      ; 5.251      ;
; -2.987 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M       ; SW[0]       ; 0.500        ; 2.490      ; 5.280      ;
; -2.987 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[153] ; clk12M       ; SW[0]       ; 1.000        ; 2.548      ; 5.644      ;
; -2.986 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.645      ; 5.426      ;
; -2.985 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.675      ; 5.455      ;
; -2.979 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[221] ; clk12M       ; SW[0]       ; 1.000        ; 2.066      ; 5.014      ;
; -2.977 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[153] ; clk12M       ; SW[0]       ; 1.000        ; 2.548      ; 5.634      ;
; -2.972 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M       ; SW[0]       ; 1.000        ; 1.761      ; 4.672      ;
; -2.969 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[81]  ; clk12M       ; SW[0]       ; 1.000        ; 1.684      ; 4.650      ;
; -2.969 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[221] ; clk12M       ; SW[0]       ; 1.000        ; 2.066      ; 5.004      ;
; -2.964 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[81]  ; clk12M       ; SW[0]       ; 1.000        ; 1.684      ; 4.645      ;
; -2.962 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M       ; SW[0]       ; 1.000        ; 1.761      ; 4.662      ;
; -2.958 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.634      ; 4.294      ;
; -2.950 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M       ; SW[0]       ; 0.500        ; 2.352      ; 5.097      ;
; -2.945 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.782      ; 4.378      ;
; -2.945 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[112] ; clk12M       ; SW[0]       ; 1.000        ; 1.655      ; 4.601      ;
; -2.939 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[97]  ; clk12M       ; SW[0]       ; 0.500        ; 2.044      ; 4.918      ;
; -2.934 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[33]  ; clk12M       ; SW[0]       ; 0.500        ; 2.047      ; 4.916      ;
; -2.929 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[97]  ; clk12M       ; SW[0]       ; 0.500        ; 2.044      ; 4.908      ;
; -2.926 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M       ; SW[0]       ; 0.500        ; 4.899      ; 7.518      ;
; -2.924 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[33]  ; clk12M       ; SW[0]       ; 0.500        ; 2.047      ; 4.906      ;
; -2.924 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.664      ; 4.290      ;
; -2.920 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[174] ; clk12M       ; SW[0]       ; 0.500        ; 2.684      ; 5.407      ;
; -2.920 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M       ; SW[0]       ; 0.500        ; 2.229      ; 4.943      ;
; -2.918 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M       ; SW[0]       ; 0.500        ; 2.229      ; 4.941      ;
; -2.916 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[153] ; clk12M       ; SW[0]       ; 1.000        ; 2.548      ; 5.573      ;
; -2.910 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[174] ; clk12M       ; SW[0]       ; 0.500        ; 2.684      ; 5.397      ;
; -2.908 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[221] ; clk12M       ; SW[0]       ; 1.000        ; 2.066      ; 4.943      ;
; -2.901 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M       ; SW[0]       ; 1.000        ; 1.761      ; 4.601      ;
; -2.898 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[81]  ; clk12M       ; SW[0]       ; 1.000        ; 1.684      ; 4.579      ;
; -2.896 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M       ; SW[0]       ; 0.500        ; 2.322      ; 5.013      ;
; -2.895 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M       ; SW[0]       ; 0.500        ; 2.352      ; 5.042      ;
; -2.891 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[112] ; clk12M       ; SW[0]       ; 1.000        ; 1.625      ; 4.517      ;
; -2.890 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[112] ; clk12M       ; SW[0]       ; 1.000        ; 1.655      ; 4.546      ;
; -2.889 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M       ; SW[0]       ; 0.500        ; 2.460      ; 5.152      ;
; -2.887 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.645      ; 5.327      ;
; -2.885 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M       ; SW[0]       ; 0.500        ; 3.192      ; 5.772      ;
; -2.875 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M       ; SW[0]       ; 0.500        ; 3.192      ; 5.762      ;
; -2.868 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[97]  ; clk12M       ; SW[0]       ; 0.500        ; 2.044      ; 4.847      ;
; -2.866 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.678      ; 6.468      ;
; -2.864 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M       ; SW[0]       ; 0.500        ; 4.820      ; 7.031      ;
; -2.863 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[33]  ; clk12M       ; SW[0]       ; 0.500        ; 2.047      ; 4.845      ;
; -2.863 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[81]  ; clk12M       ; SW[0]       ; 1.000        ; 1.684      ; 4.544      ;
; -2.862 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[153] ; clk12M       ; SW[0]       ; 1.000        ; 2.518      ; 5.489      ;
; -2.861 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[153] ; clk12M       ; SW[0]       ; 1.000        ; 2.548      ; 5.518      ;
; -2.854 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[221] ; clk12M       ; SW[0]       ; 1.000        ; 2.036      ; 4.859      ;
; -2.853 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[221] ; clk12M       ; SW[0]       ; 1.000        ; 2.066      ; 4.888      ;
; -2.852 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[187] ; clk12M       ; SW[0]       ; 1.000        ; 1.889      ; 5.007      ;
; -2.849 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[174] ; clk12M       ; SW[0]       ; 0.500        ; 2.684      ; 5.336      ;
; -2.848 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M       ; SW[0]       ; 0.500        ; 2.229      ; 4.871      ;
; -2.847 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M       ; SW[0]       ; 1.000        ; 1.731      ; 4.517      ;
; -2.846 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M       ; SW[0]       ; 1.000        ; 1.761      ; 4.546      ;
; -2.845 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M       ; SW[0]       ; 0.500        ; 2.490      ; 5.138      ;
; -2.844 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[81]  ; clk12M       ; SW[0]       ; 1.000        ; 1.654      ; 4.495      ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                         ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.442 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.376      ; 0.559      ;
; 0.918 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.376      ; 0.583      ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                        ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.298 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.478      ; 3.260      ;
; -3.196 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.254      ;
; -3.167 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.476      ; 3.389      ;
; -3.040 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 3.375      ;
; -2.940 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.476      ; 3.616      ;
; -2.913 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 3.502      ;
; -2.870 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.270      ; 2.930      ;
; -2.858 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.336      ; 3.558      ;
; -2.852 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 3.563      ;
; -2.844 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.476      ; 3.712      ;
; -2.833 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.478      ; 3.725      ;
; -2.827 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.622      ;
; -2.817 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.633      ;
; -2.817 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.476      ; 3.739      ;
; -2.782 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.962      ; 3.260      ;
; -2.774 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.478      ; 3.784      ;
; -2.764 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.390      ; 3.706      ;
; -2.763 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.478      ; 3.795      ;
; -2.762 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.687      ;
; -2.736 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.241      ; 3.035      ;
; -2.733 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.716      ;
; -2.721 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.729      ;
; -2.692 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.271      ; 3.109      ;
; -2.686 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.764      ;
; -2.682 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; clk12M                                            ; SW[0]       ; -0.500       ; 6.279      ; 3.127      ;
; -2.680 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.854      ; 3.254      ;
; -2.670 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.780      ;
; -2.656 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; clk12M                                            ; SW[0]       ; -0.500       ; 6.161      ; 3.035      ;
; -2.651 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.960      ; 3.389      ;
; -2.648 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.458      ; 3.890      ;
; -2.648 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.778      ; 4.210      ;
; -2.648 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.292      ; 3.174      ;
; -2.631 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.142      ; 3.041      ;
; -2.610 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.840      ;
; -2.609 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.781      ; 4.252      ;
; -2.600 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.476      ; 3.956      ;
; -2.594 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.460      ; 3.946      ;
; -2.587 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.673      ; 4.166      ;
; -2.584 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.865      ;
; -2.559 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.242      ; 3.213      ;
; -2.553 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.897      ;
; -2.550 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.779      ; 4.309      ;
; -2.549 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.900      ;
; -2.548 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.391      ; 3.923      ;
; -2.543 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; clk12M                                            ; SW[0]       ; -0.500       ; 6.250      ; 3.237      ;
; -2.541 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.780      ; 4.319      ;
; -2.535 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.351      ; 3.896      ;
; -2.525 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.352      ; 3.907      ;
; -2.525 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.672      ; 4.227      ;
; -2.524 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.819      ; 3.375      ;
; -2.523 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; clk12M                                            ; SW[0]       ; -0.500       ; 6.132      ; 3.139      ;
; -2.517 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.161      ; 3.724      ;
; -2.517 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.558      ; 4.121      ;
; -2.515 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.263      ; 3.278      ;
; -2.510 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; clk12M                                            ; SW[0]       ; -0.500       ; 6.151      ; 3.171      ;
; -2.498 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.113      ; 3.145      ;
; -2.496 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.954      ;
; -2.494 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.334      ; 3.920      ;
; -2.494 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.270      ; 3.306      ;
; -2.493 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.478      ; 4.065      ;
; -2.488 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.961      ;
; -2.487 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.962      ;
; -2.485 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.965      ;
; -2.480 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.287      ; 3.887      ;
; -2.477 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.973      ;
; -2.471 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.779      ; 4.388      ;
; -2.469 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.778      ; 4.389      ;
; -2.468 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.390      ; 4.002      ;
; -2.462 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.672      ; 4.290      ;
; -2.461 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.476      ; 4.095      ;
; -2.460 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.042      ; 3.662      ;
; -2.459 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.672      ; 4.293      ;
; -2.454 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.241      ; 3.317      ;
; -2.452 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.391      ; 4.019      ;
; -2.452 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.000        ; 5.352      ; 2.930      ;
; -2.447 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.255      ; 3.888      ;
; -2.439 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.780      ; 4.421      ;
; -2.435 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.778      ; 4.423      ;
; -2.430 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.780      ; 4.430      ;
; -2.430 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.780      ; 4.430      ;
; -2.425 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 4.025      ;
; -2.425 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.778      ; 4.433      ;
; -2.424 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.960      ; 3.616      ;
; -2.418 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; clk12M                                            ; SW[0]       ; -0.500       ; 6.279      ; 3.391      ;
; -2.415 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.672      ; 4.337      ;
; -2.412 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.290      ; 3.958      ;
; -2.409 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.557      ; 4.228      ;
; -2.406 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.694      ; 4.368      ;
; -2.405 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.287      ; 3.962      ;
; -2.402 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.391      ; 4.069      ;
; -2.397 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.819      ; 3.502      ;
; -2.394 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.352      ; 4.038      ;
; -2.392 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.672      ; 4.360      ;
; -2.391 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.390      ; 4.079      ;
; -2.381 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.693      ; 4.392      ;
; -2.380 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.692      ; 4.392      ;
; -2.380 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.781      ; 4.481      ;
; -2.377 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; clk12M                                            ; SW[0]       ; -0.500       ; 6.122      ; 3.275      ;
; -2.375 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.478      ; 4.183      ;
; -2.375 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.671      ; 4.376      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                           ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.634 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 0.532      ;
; -0.147 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.742      ; 0.519      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.312 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.452 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.651      ;
; 0.463 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.662      ;
; 0.468 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.667      ;
; 0.473 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.496 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.506 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.515 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.520 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.719      ;
; 0.522 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.526 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.725      ;
; 0.541 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.740      ;
; 0.619 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.818      ;
; 0.620 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.819      ;
; 0.628 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.827      ;
; 0.638 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.837      ;
; 0.639 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.838      ;
; 0.655 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.854      ;
; 0.688 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.887      ;
; 0.704 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.903      ;
; 0.766 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.769 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.775 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.778 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.782 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.981      ;
; 0.786 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.985      ;
; 0.787 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.986      ;
; 0.819 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.018      ;
; 0.822 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.021      ;
; 0.823 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.022      ;
; 0.824 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.023      ;
; 0.824 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.023      ;
; 0.839 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.038      ;
; 0.853 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.052      ;
; 0.867 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.066      ;
; 0.869 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.871 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.070      ;
; 0.873 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.072      ;
; 0.875 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.074      ;
; 0.878 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.077      ;
; 0.882 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.081      ;
; 0.891 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.090      ;
; 0.891 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.090      ;
; 0.892 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.091      ;
; 0.905 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.430      ;
; 0.906 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.105      ;
; 0.922 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.121      ;
; 0.929 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.128      ;
; 0.937 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.136      ;
; 0.938 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.137      ;
; 0.939 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.138      ;
; 0.955 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.154      ;
; 0.956 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.155      ;
; 0.960 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.159      ;
; 0.967 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.166      ;
; 0.970 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.169      ;
; 0.978 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.177      ;
; 1.002 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.201      ;
; 1.018 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.217      ;
; 1.025 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.224      ;
; 1.027 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.226      ;
; 1.034 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.542      ;
; 1.037 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.236      ;
; 1.043 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.242      ;
; 1.047 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.246      ;
; 1.048 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.247      ;
; 1.049 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.248      ;
; 1.049 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.248      ;
; 1.055 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.254      ;
; 1.061 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.260      ;
; 1.064 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.263      ;
; 1.064 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.263      ;
; 1.064 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.263      ;
; 1.065 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.264      ;
; 1.067 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.266      ;
; 1.078 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.586      ;
; 1.078 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.277      ;
; 1.102 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.301      ;
; 1.102 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.301      ;
; 1.103 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.302      ;
; 1.115 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.314      ;
; 1.118 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.317      ;
; 1.121 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.320      ;
; 1.131 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.330      ;
; 1.131 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.330      ;
; 1.134 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.333      ;
; 1.136 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.335      ;
; 1.137 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.336      ;
; 1.141 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.340      ;
; 1.152 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.351      ;
; 1.153 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.352      ;
; 1.160 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.359      ;
; 1.185 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.384      ;
; 1.193 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.392      ;
; 1.194 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.393      ;
; 1.196 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.395      ;
; 1.197 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.396      ;
; 1.198 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.397      ;
; 1.210 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.409      ;
; 1.224 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.416      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk12M'                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.512 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.711      ;
; 0.531 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.709      ;
; 0.548 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.726      ;
; 0.548 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.726      ;
; 0.556 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.734      ;
; 0.564 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.742      ;
; 0.568 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.746      ;
; 0.568 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.746      ;
; 0.569 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.747      ;
; 0.639 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.837      ;
; 0.672 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.870      ;
; 0.756 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.954      ;
; 0.788 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.971      ;
; 0.792 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.975      ;
; 0.796 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.978      ;
; 0.798 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.980      ;
; 0.799 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.982      ;
; 0.804 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.987      ;
; 0.805 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.987      ;
; 0.805 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.987      ;
; 0.819 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.002      ;
; 0.826 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.009      ;
; 0.845 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 1.043      ;
; 0.884 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.067      ;
; 0.885 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.067      ;
; 0.888 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 1.086      ;
; 0.892 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.074      ;
; 0.894 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.076      ;
; 0.895 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.078      ;
; 0.901 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.083      ;
; 0.906 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 1.104      ;
; 0.913 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 1.111      ;
; 0.919 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.102      ;
; 0.934 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 1.112      ;
; 1.002 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 1.200      ;
; 1.077 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.260      ;
; 1.086 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.268      ;
; 1.106 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 1.284      ;
; 1.142 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.325      ;
; 1.153 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.336      ;
; 1.173 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.355      ;
; 1.175 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.357      ;
; 1.179 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.362      ;
; 1.179 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 1.347      ;
; 1.182 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.364      ;
; 1.186 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.368      ;
; 1.260 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.443      ;
; 1.269 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 1.437      ;
; 1.275 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.458      ;
; 1.324 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 1.492      ;
; 1.340 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.523      ;
; 1.351 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.534      ;
; 1.354 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 1.522      ;
; 1.463 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.645      ;
; 1.535 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.717      ;
; 1.647 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.083      ; 1.874      ;
; 1.681 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.865      ;
; 1.712 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.083      ; 1.939      ;
; 1.734 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.083      ; 1.961      ;
; 1.743 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.083      ; 1.970      ;
; 1.749 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 2.654      ; 4.602      ;
; 1.754 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.938      ;
; 1.799 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.083      ; 2.026      ;
; 1.800 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 1.557      ; 3.046      ;
; 1.808 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.083      ; 2.035      ;
; 1.822 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 1.555      ; 3.066      ;
; 1.862 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.083      ; 2.089      ;
; 1.883 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.083      ; 2.110      ;
; 1.883 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.083      ; 2.110      ;
; 1.891 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 1.538      ; 3.118      ;
; 1.902 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 2.657      ; 4.758      ;
; 1.907 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 2.656      ; 4.762      ;
; 1.924 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 2.670      ; 4.793      ;
; 1.926 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 2.110      ;
; 1.931 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 1.557      ; 3.177      ;
; 1.945 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 1.555      ; 3.189      ;
; 1.947 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; -1.136     ; 0.955      ;
; 1.949 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.083      ; 2.176      ;
; 1.949 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 2.133      ;
; 1.953 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg  ; SW[0]        ; clk12M      ; 0.000        ; 2.649      ; 4.801      ;
; 1.955 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 2.139      ;
; 1.962 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 1.555      ; 3.206      ;
; 1.965 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 1.557      ; 3.211      ;
; 1.965 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg  ; SW[0]        ; clk12M      ; 0.000        ; 2.650      ; 4.814      ;
; 1.974 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 2.158      ;
; 1.979 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 2.163      ;
; 1.981 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 1.555      ; 3.225      ;
; 1.981 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.083      ; 2.208      ;
; 1.996 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 1.538      ; 3.223      ;
; 2.011 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 1.533      ; 3.233      ;
; 2.020 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 2.204      ;
; 2.027 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg  ; SW[0]        ; clk12M      ; 0.000        ; 2.666      ; 4.892      ;
; 2.028 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.083      ; 2.255      ;
; 2.031 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg  ; SW[0]        ; clk12M      ; 0.000        ; 2.664      ; 4.894      ;
; 2.036 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; -1.136     ; 1.044      ;
; 2.039 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 1.534      ; 3.262      ;
; 2.040 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 1.557      ; 3.286      ;
; 2.042 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; -1.136     ; 1.050      ;
; 2.043 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; -1.136     ; 1.051      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.349      ; 2.929      ;
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.349      ; 2.929      ;
; -2.638 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.924      ;
; -2.638 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.924      ;
; -2.638 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.924      ;
; -2.638 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.924      ;
; -2.638 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.924      ;
; -2.638 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.924      ;
; -2.638 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.924      ;
; -2.638 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.924      ;
; -2.638 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.924      ;
; -2.638 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.924      ;
; -2.505 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.035      ; 2.476      ;
; -2.505 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.035      ; 2.476      ;
; -2.503 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.475      ;
; -2.488 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.460      ;
; -2.488 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.460      ;
; -2.488 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.460      ;
; -2.488 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.460      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.349      ; 2.738      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.349      ; 2.738      ;
; -2.452 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.430      ;
; -2.452 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.430      ;
; -2.452 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.430      ;
; -2.435 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.721      ;
; -2.435 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.721      ;
; -2.435 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.721      ;
; -2.435 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.721      ;
; -2.435 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.721      ;
; -2.435 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.721      ;
; -2.435 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.721      ;
; -2.435 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.721      ;
; -2.435 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.721      ;
; -2.435 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.721      ;
; -2.415 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.394      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.406 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.384      ;
; -2.359 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.035      ; 2.330      ;
; -2.359 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.035      ; 2.330      ;
; -2.353 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.325      ;
; -2.341 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.313      ;
; -2.341 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.313      ;
; -2.341 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.313      ;
; -2.341 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.313      ;
; -2.322 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.300      ;
; -2.322 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.300      ;
; -2.322 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.300      ;
; -2.291 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.270      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.288 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.042      ; 2.266      ;
; -2.269 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.543      ;
; -2.269 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.543      ;
; -2.269 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.543      ;
; -2.269 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.543      ;
; -2.269 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.543      ;
; -2.269 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.543      ;
; -2.269 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.543      ;
; -2.268 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.247      ;
; -2.268 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.247      ;
; -2.268 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.247      ;
; -2.268 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.247      ;
; -2.268 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.247      ;
; -2.268 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.247      ;
; -2.209 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.188      ;
; -2.209 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.188      ;
; -2.209 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.188      ;
; -2.209 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.188      ;
; -2.209 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.188      ;
; -2.209 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.188      ;
; -2.168 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.356      ; 2.460      ;
; -2.168 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.356      ; 2.460      ;
; -2.122 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.101      ;
; -2.122 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.101      ;
; -2.122 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.101      ;
; -2.122 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.101      ;
; -2.122 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.101      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk12M'                                                                                               ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.184 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 1.061      ; 2.730      ;
; -1.184 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 1.061      ; 2.730      ;
; -1.184 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 1.061      ; 2.730      ;
; -1.184 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 1.061      ; 2.730      ;
; -1.184 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.061      ; 2.730      ;
; -1.184 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.061      ; 2.730      ;
; -1.171 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.090      ; 2.746      ;
; -1.171 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.090      ; 2.746      ;
; -1.171 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.090      ; 2.746      ;
; -1.171 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.090      ; 2.746      ;
; -1.050 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.116      ; 2.651      ;
; -1.050 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.116      ; 2.651      ;
; -1.050 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.116      ; 2.651      ;
; -1.050 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.116      ; 2.651      ;
; -1.050 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.116      ; 2.651      ;
; -1.050 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.116      ; 2.651      ;
; -0.861 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 1.061      ; 2.907      ;
; -0.861 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 1.061      ; 2.907      ;
; -0.861 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 1.061      ; 2.907      ;
; -0.861 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 1.061      ; 2.907      ;
; -0.861 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.061      ; 2.907      ;
; -0.861 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.061      ; 2.907      ;
; -0.853 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.090      ; 2.928      ;
; -0.853 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.090      ; 2.928      ;
; -0.853 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.090      ; 2.928      ;
; -0.853 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.090      ; 2.928      ;
; -0.718 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.116      ; 2.819      ;
; -0.718 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.116      ; 2.819      ;
; -0.718 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.116      ; 2.819      ;
; -0.718 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.116      ; 2.819      ;
; -0.718 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.116      ; 2.819      ;
; -0.718 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.116      ; 2.819      ;
; 0.149  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 2.315      ; 2.651      ;
; 0.149  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 2.315      ; 2.651      ;
; 0.149  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 2.315      ; 2.651      ;
; 0.149  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 2.315      ; 2.651      ;
; 0.481  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 2.315      ; 2.819      ;
; 0.481  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 2.315      ; 2.819      ;
; 0.481  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 2.315      ; 2.819      ;
; 0.481  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 2.315      ; 2.819      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SW[0]'                                                                                                                                                                    ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.522 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.509      ; 4.897      ;
; -0.498 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.511      ; 4.875      ;
; -0.436 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.509      ; 4.811      ;
; -0.393 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.511      ; 4.770      ;
; -0.356 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.266      ; 4.415      ;
; -0.303 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.159      ; 4.415      ;
; -0.297 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.266      ; 4.356      ;
; -0.283 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.509      ; 4.658      ;
; -0.279 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.752      ; 4.897      ;
; -0.264 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.236      ; 4.293      ;
; -0.255 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.754      ; 4.875      ;
; -0.255 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.509      ; 4.630      ;
; -0.244 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.159      ; 4.356      ;
; -0.241 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.645      ; 4.993      ;
; -0.239 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.643      ; 4.989      ;
; -0.221 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.176      ; 4.263      ;
; -0.214 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.266      ; 4.273      ;
; -0.211 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.129      ; 4.293      ;
; -0.193 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.752      ; 4.811      ;
; -0.178 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.194      ; 4.238      ;
; -0.164 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.643      ; 4.914      ;
; -0.161 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.159      ; 4.273      ;
; -0.152 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.503      ; 4.869      ;
; -0.150 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.754      ; 4.770      ;
; -0.138 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.501      ; 4.853      ;
; -0.131 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.266      ; 4.190      ;
; -0.124 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.541      ; 4.881      ;
; -0.121 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.542      ; 4.880      ;
; -0.118 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.644      ; 4.880      ;
; -0.110 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.645      ; 4.862      ;
; -0.101 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.543      ; 4.860      ;
; -0.097 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.544      ; 4.858      ;
; -0.095 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.266      ; 4.154      ;
; -0.094 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.646      ; 4.858      ;
; -0.092 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.176      ; 4.134      ;
; -0.078 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.159      ; 4.190      ;
; -0.075 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.501      ; 4.790      ;
; -0.064 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.542      ; 4.809      ;
; -0.061 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.544      ; 4.808      ;
; -0.053 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.069      ; 4.415      ;
; -0.048 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.509      ; 4.779      ;
; -0.042 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.159      ; 4.154      ;
; -0.040 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.752      ; 4.658      ;
; -0.039 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.507      ; 4.768      ;
; -0.038 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.541      ; 4.795      ;
; -0.035 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.542      ; 4.794      ;
; -0.032 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.644      ; 4.794      ;
; -0.027 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.508      ; 4.883      ;
; -0.015 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.503      ; 4.732      ;
; -0.012 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.752      ; 4.630      ;
; -0.005 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.236      ; 4.034      ;
; -0.003 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.510      ; 4.861      ;
; -0.001 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.236      ; 4.030      ;
; 0.000  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.643      ; 4.750      ;
; 0.000  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 1.000        ; 4.962      ; 4.415      ;
; 0.002  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.888      ; 4.993      ;
; 0.004  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.886      ; 4.989      ;
; 0.005  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.543      ; 4.754      ;
; 0.006  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.069      ; 4.356      ;
; 0.008  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.544      ; 4.753      ;
; 0.011  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.646      ; 4.753      ;
; 0.016  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.542      ; 4.729      ;
; 0.018  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.541      ; 4.870      ;
; 0.022  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.419      ; 4.263      ;
; 0.028  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.643      ; 4.722      ;
; 0.029  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.236      ; 4.000      ;
; 0.029  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.507      ; 4.700      ;
; 0.035  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.543      ; 4.855      ;
; 0.039  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.039      ; 4.293      ;
; 0.048  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.129      ; 4.034      ;
; 0.052  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.129      ; 4.030      ;
; 0.059  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.508      ; 4.797      ;
; 0.059  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 1.000        ; 4.962      ; 4.356      ;
; 0.061  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.511      ; 4.777      ;
; 0.062  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.310      ; 4.355      ;
; 0.065  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.437      ; 4.238      ;
; 0.065  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.544      ; 4.682      ;
; 0.070  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.509      ; 4.766      ;
; 0.078  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.510      ; 4.780      ;
; 0.079  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.886      ; 4.914      ;
; 0.082  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.129      ; 4.000      ;
; 0.086  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.542      ; 4.667      ;
; 0.087  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.508      ; 4.769      ;
; 0.088  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.544      ; 4.667      ;
; 0.089  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.544      ; 4.803      ;
; 0.089  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.509      ; 4.642      ;
; 0.089  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.069      ; 4.273      ;
; 0.091  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.746      ; 4.869      ;
; 0.092  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.501      ; 4.623      ;
; 0.092  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 1.000        ; 4.932      ; 4.293      ;
; 0.093  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.542      ; 4.797      ;
; 0.101  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.208      ; 3.900      ;
; 0.102  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.510      ; 4.756      ;
; 0.104  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.541      ; 4.784      ;
; 0.105  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.744      ; 4.853      ;
; 0.105  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.328      ; 4.330      ;
; 0.115  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.541      ; 4.642      ;
; 0.118  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.542      ; 4.641      ;
; 0.119  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.784      ; 4.881      ;
; 0.121  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.644      ; 4.641      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SW[0]'                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.842 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.608      ;
; -3.810 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.478      ; 2.748      ;
; -3.763 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.687      ;
; -3.754 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.696      ;
; -3.745 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.705      ;
; -3.740 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 2.675      ;
; -3.739 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.478      ; 2.819      ;
; -3.737 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 2.678      ;
; -3.737 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.334      ; 2.677      ;
; -3.702 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.748      ;
; -3.700 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 2.749      ;
; -3.697 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.476      ; 2.859      ;
; -3.677 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.773      ;
; -3.673 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 2.776      ;
; -3.666 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.784      ;
; -3.656 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 2.759      ;
; -3.653 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.336      ; 2.763      ;
; -3.653 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 2.762      ;
; -3.653 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.334      ; 2.761      ;
; -3.630 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.820      ;
; -3.626 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 2.789      ;
; -3.625 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 2.824      ;
; -3.620 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.327      ; 2.787      ;
; -3.615 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 2.834      ;
; -3.605 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.476      ; 2.951      ;
; -3.593 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.336      ; 2.823      ;
; -3.585 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 2.830      ;
; -3.569 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.881      ;
; -3.554 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.478      ; 3.004      ;
; -3.550 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.352      ; 2.882      ;
; -3.524 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.327      ; 2.883      ;
; -3.518 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.460      ; 3.022      ;
; -3.512 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.938      ;
; -3.502 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.948      ;
; -3.497 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.478      ; 3.061      ;
; -3.492 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.958      ;
; -3.481 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.969      ;
; -3.471 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.352      ; 2.961      ;
; -3.471 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 2.944      ;
; -3.470 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.478      ; 3.088      ;
; -3.468 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 2.947      ;
; -3.468 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.334      ; 2.946      ;
; -3.453 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.352      ; 2.979      ;
; -3.448 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.317      ; 2.949      ;
; -3.445 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.317      ; 2.952      ;
; -3.445 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.316      ; 2.951      ;
; -3.445 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.005      ;
; -3.440 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.009      ;
; -3.435 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.015      ;
; -3.430 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.019      ;
; -3.424 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.026      ;
; -3.423 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.027      ;
; -3.420 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.476      ; 3.136      ;
; -3.414 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 3.001      ;
; -3.411 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 3.004      ;
; -3.411 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.334      ; 3.003      ;
; -3.410 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.352      ; 3.022      ;
; -3.408 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.351      ; 3.023      ;
; -3.408 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.336      ; 3.008      ;
; -3.405 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.458      ; 3.133      ;
; -3.405 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.045      ;
; -3.400 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 3.015      ;
; -3.400 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 3.015      ;
; -3.397 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 3.018      ;
; -3.397 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.334      ; 3.017      ;
; -3.388 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.062      ;
; -3.383 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.066      ;
; -3.381 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.351      ; 3.050      ;
; -3.373 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.076      ;
; -3.366 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.084      ;
; -3.363 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.476      ; 3.193      ;
; -3.362 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.088      ;
; -3.361 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.318      ; 3.037      ;
; -3.360 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.089      ;
; -3.357 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.476      ; 3.199      ;
; -3.351 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.336      ; 3.065      ;
; -3.351 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.478      ; 3.207      ;
; -3.343 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 3.072      ;
; -3.342 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.327      ; 3.065      ;
; -3.334 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.317      ; 3.063      ;
; -3.333 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.116      ;
; -3.328 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.309      ; 3.061      ;
; -3.326 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.854      ; 2.608      ;
; -3.313 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.336      ; 3.103      ;
; -3.294 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.962      ; 2.748      ;
; -3.289 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.161      ;
; -3.286 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 3.129      ;
; -3.280 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.327      ; 3.127      ;
; -3.278 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.327      ; 3.129      ;
; -3.278 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.172      ;
; -3.268 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 3.147      ;
; -3.265 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.335      ; 3.150      ;
; -3.265 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.334      ; 3.149      ;
; -3.248 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.202      ;
; -3.247 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.854      ; 2.687      ;
; -3.242 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.208      ;
; -3.238 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.854      ; 2.696      ;
; -3.237 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.212      ;
; -3.229 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.854      ; 2.705      ;
; -3.227 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.222      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk12M'                                                                                               ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.127 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 2.427      ; 2.728      ;
; 0.127 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 2.427      ; 2.728      ;
; 0.127 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 2.427      ; 2.728      ;
; 0.127 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 2.427      ; 2.728      ;
; 0.463 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 2.427      ; 2.564      ;
; 0.463 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 2.427      ; 2.564      ;
; 0.463 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 2.427      ; 2.564      ;
; 0.463 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 2.427      ; 2.564      ;
; 1.375 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.179      ; 2.728      ;
; 1.375 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.179      ; 2.728      ;
; 1.375 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.179      ; 2.728      ;
; 1.375 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.179      ; 2.728      ;
; 1.375 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.179      ; 2.728      ;
; 1.375 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.179      ; 2.728      ;
; 1.507 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.151      ; 2.832      ;
; 1.507 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.151      ; 2.832      ;
; 1.507 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.151      ; 2.832      ;
; 1.507 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.151      ; 2.832      ;
; 1.517 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 1.121      ; 2.812      ;
; 1.517 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 1.121      ; 2.812      ;
; 1.517 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 1.121      ; 2.812      ;
; 1.517 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 1.121      ; 2.812      ;
; 1.517 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.121      ; 2.812      ;
; 1.517 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.121      ; 2.812      ;
; 1.711 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.179      ; 2.564      ;
; 1.711 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.179      ; 2.564      ;
; 1.711 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.179      ; 2.564      ;
; 1.711 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.179      ; 2.564      ;
; 1.711 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.179      ; 2.564      ;
; 1.711 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.179      ; 2.564      ;
; 1.830 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.151      ; 2.655      ;
; 1.830 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.151      ; 2.655      ;
; 1.830 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.151      ; 2.655      ;
; 1.830 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.151      ; 2.655      ;
; 1.845 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 1.121      ; 2.640      ;
; 1.845 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 1.121      ; 2.640      ;
; 1.845 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 1.121      ; 2.640      ;
; 1.845 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 1.121      ; 2.640      ;
; 1.845 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.121      ; 2.640      ;
; 1.845 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.121      ; 2.640      ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.264 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.240      ;
; 1.264 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.240      ;
; 1.343 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.993      ;
; 1.343 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.993      ;
; 1.343 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.993      ;
; 1.343 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.993      ;
; 1.343 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.993      ;
; 1.343 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.993      ;
; 1.357 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.315      ;
; 1.357 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.315      ;
; 1.357 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.315      ;
; 1.357 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.315      ;
; 1.357 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.315      ;
; 1.357 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.315      ;
; 1.357 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.315      ;
; 1.386 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.036      ;
; 1.386 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.036      ;
; 1.386 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.036      ;
; 1.386 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.036      ;
; 1.386 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.036      ;
; 1.386 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.036      ;
; 1.407 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.383      ;
; 1.407 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.383      ;
; 1.472 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.122      ;
; 1.472 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.122      ;
; 1.472 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.122      ;
; 1.472 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.122      ;
; 1.472 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.122      ;
; 1.472 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.122      ;
; 1.504 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.462      ;
; 1.504 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.462      ;
; 1.504 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.462      ;
; 1.504 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.462      ;
; 1.504 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.462      ;
; 1.504 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.462      ;
; 1.504 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.462      ;
; 1.528 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.178      ;
; 1.528 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.178      ;
; 1.528 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.178      ;
; 1.528 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.178      ;
; 1.528 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.178      ;
; 1.528 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.178      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.194      ;
; 1.548 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.198      ;
; 1.578 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.227      ;
; 1.578 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.227      ;
; 1.578 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.227      ;
; 1.597 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.240      ;
; 1.597 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.240      ;
; 1.597 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.240      ;
; 1.597 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.240      ;
; 1.607 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.250      ;
; 1.614 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.255      ;
; 1.614 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.255      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.661 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.310      ;
; 1.662 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.631      ;
; 1.662 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.631      ;
; 1.662 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.631      ;
; 1.662 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.631      ;
; 1.662 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.631      ;
; 1.662 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.631      ;
; 1.662 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.631      ;
; 1.662 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.631      ;
; 1.662 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.631      ;
; 1.662 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.631      ;
; 1.669 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.319      ;
; 1.679 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.648      ;
; 1.679 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.648      ;
; 1.705 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.354      ;
; 1.705 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.354      ;
; 1.705 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.354      ;
; 1.740 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.383      ;
; 1.740 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.383      ;
; 1.740 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.383      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -1.584 ; -1.584       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]|datac         ;
; -1.582 ; -1.582       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[30]    ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|datad    ;
; -1.557 ; -1.557       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1947|combout  ;
; -1.555 ; -1.555       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|combout  ;
; -1.538 ; -1.538       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[152]|datad        ;
; -1.531 ; -1.531       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]|datad        ;
; -1.516 ; -1.516       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[152]~1826|combout ;
; -1.514 ; -1.514       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[152]   ;
; -1.511 ; -1.511       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[152]~1826|dataa   ;
; -1.509 ; -1.509       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1824|combout ;
; -1.507 ; -1.507       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[157]   ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1824|datab   ;
; -1.476 ; -1.476       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[152]~1825|combout ;
; -1.471 ; -1.471       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1823|combout ;
; -1.379 ; -1.379       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]|datac        ;
; -1.374 ; -1.374       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[230]   ;
; -1.363 ; -1.363       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1866|combout ;
; -1.358 ; -1.358       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1866|dataa   ;
; -1.321 ; -1.321       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1865|combout ;
; -1.304 ; -1.304       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[68]~1890|combout  ;
; -1.303 ; -1.303       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]|datad        ;
; -1.301 ; -1.301       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]|datad          ;
; -1.299 ; -1.299       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[68]~1890|dataa    ;
; -1.296 ; -1.296       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[68]|datad         ;
; -1.283 ; -1.283       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1804|combout ;
; -1.279 ; -1.279       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[174]   ;
; -1.278 ; -1.278       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1804|dataa   ;
; -1.277 ; -1.277       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2]     ;
; -1.275 ; -1.275       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]|datad         ;
; -1.272 ; -1.272       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[68]    ;
; -1.266 ; -1.266       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1803|combout ;
; -1.266 ; -1.266       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|combout  ;
; -1.263 ; -1.263       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1947|combout  ;
; -1.263 ; -1.263       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[68]~1889|combout  ;
; -1.262 ; -1.262       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|combout ;
; -1.260 ; -1.260       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]|datac        ;
; -1.259 ; -1.259       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[165]~1802|datac   ;
; -1.258 ; -1.258       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]|datac         ;
; -1.258 ; -1.258       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]~2010|datac    ;
; -1.257 ; -1.257       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|datab   ;
; -1.257 ; -1.257       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|combout   ;
; -1.257 ; -1.257       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|combout  ;
; -1.256 ; -1.256       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[165]|datad        ;
; -1.255 ; -1.255       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[165]~1802|combout ;
; -1.255 ; -1.255       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[119]   ;
; -1.254 ; -1.254       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]~2010|combout  ;
; -1.253 ; -1.253       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[66]    ;
; -1.252 ; -1.252       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|datab     ;
; -1.252 ; -1.252       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|datab    ;
; -1.251 ; -1.251       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[64]    ;
; -1.248 ; -1.248       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|datad     ;
; -1.248 ; -1.248       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]~1817|datad   ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]~1848|datad   ;
; -1.243 ; -1.243       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|datad    ;
; -1.238 ; -1.238       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[30]    ;
; -1.236 ; -1.236       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]~1952|datad   ;
; -1.236 ; -1.236       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]|datac         ;
; -1.234 ; -1.234       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[165]   ;
; -1.233 ; -1.233       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]|datad        ;
; -1.232 ; -1.232       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[135]|datad        ;
; -1.228 ; -1.228       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[165]~1801|combout ;
; -1.228 ; -1.228       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]~2009|combout  ;
; -1.227 ; -1.227       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1905|combout   ;
; -1.227 ; -1.227       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]~1816|combout ;
; -1.225 ; -1.225       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|combout   ;
; -1.225 ; -1.225       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]~1817|combout ;
; -1.224 ; -1.224       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1937|combout ;
; -1.223 ; -1.223       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]~1847|combout ;
; -1.221 ; -1.221       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[135]~1819|combout ;
; -1.221 ; -1.221       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]~1848|combout ;
; -1.221 ; -1.221       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]|datad        ;
; -1.221 ; -1.221       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[202]~1763|combout ;
; -1.221 ; -1.221       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2013|combout   ;
; -1.219 ; -1.219       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]|datac        ;
; -1.218 ; -1.218       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1901|combout  ;
; -1.216 ; -1.216       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[135]~1819|datab   ;
; -1.216 ; -1.216       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[202]~1763|dataa   ;
; -1.215 ; -1.215       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]~1951|combout ;
; -1.214 ; -1.214       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|combout ;
; -1.214 ; -1.214       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|combout ;
; -1.214 ; -1.214       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[126]   ;
; -1.213 ; -1.213       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]|datad          ;
; -1.213 ; -1.213       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]~1952|combout ;
; -1.212 ; -1.212       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[202]|datac        ;
; -1.211 ; -1.211       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]|datad        ;
; -1.209 ; -1.209       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]|datad        ;
; -1.209 ; -1.209       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|dataa   ;
; -1.209 ; -1.209       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|dataa   ;
; -1.209 ; -1.209       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[231]   ;
; -1.208 ; -1.208       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[135]   ;
; -1.207 ; -1.207       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[202]   ;
; -1.197 ; -1.197       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[196]|datad        ;
; -1.197 ; -1.197       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[151]   ;
; -1.196 ; -1.196       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[192]|datad        ;
; -1.191 ; -1.191       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0]     ;
; -1.189 ; -1.189       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[128]   ;
; -1.187 ; -1.187       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[200]|datac        ;
; -1.187 ; -1.187       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[142]   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk12M'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.788  ; 9.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.788  ; 9.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.863  ; 9.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.136 ; 10.136       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.209 ; 10.209       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.209 ; 10.209       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[0]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                                                                                               ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[7]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[8]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[9]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                                                                                               ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[9]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]                                                                                                            ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]                                                                                                            ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|set_color                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[7]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[8]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]                                                                                                             ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]                                                                                                             ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]                                                                                                             ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]                                                                                                             ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]                                                                                                            ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]                                                                                                            ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]                                                                                                              ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]                                                                                                              ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]                                                                                                              ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]                                                                                                              ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; 639.749  ; 639.965      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.850  ; 640.034      ; 0.184          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.984  ; 639.984      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 639.984  ; 639.984      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 639.989  ; 639.989      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 640.010  ; 640.010      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 640.015  ; 640.015      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 640.015  ; 640.015      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 1278.000 ; 1280.000     ; 2.000          ; Min Period       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 9.257 ; 9.568 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.256 ; 6.441 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 9.257 ; 9.568 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 8.821 ; 9.148 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.836 ; 6.005 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 7.254 ; 7.678 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.821 ; 9.148 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 5.529 ; 5.999 ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.814 ; 2.880 ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 5.529 ; 5.999 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 4.755 ; 5.063 ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.482 ; 2.641 ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 4.755 ; 5.063 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 6.679 ; 7.040 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 3.855 ; 4.030 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 6.679 ; 7.040 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 1.711 ; 2.096 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 2.386 ; 2.849 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 1.856 ; 2.261 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 2.511 ; 2.949 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 4.933 ; 5.267 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 4.933 ; 5.267 ; Fall       ; clk12M                                            ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -1.445 ; -1.574 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.445 ; -1.574 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.138 ; -3.466 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.482 ; -2.626 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.482 ; -2.626 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.109 ; -3.482 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -5.310 ; -5.650 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.851  ; 1.668  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.851  ; 1.668  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.824 ; -1.142 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.235  ; 1.108  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.235  ; 1.108  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -1.679 ; -1.990 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; -0.528 ; -0.871 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -1.779 ; -1.981 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -4.473 ; -4.772 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.659 ; -1.032 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.540 ; -0.891 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; -0.528 ; -0.871 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.766 ; -1.099 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -2.602 ; -2.930 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -2.602 ; -2.930 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.904 ; 4.894 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.441 ; 4.421 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.904 ; 4.894 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.351 ; 4.324 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.523 ; 4.483 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.817 ; 4.796 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.421 ; 4.416 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.817 ; 4.796 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.680 ; 4.617 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.508 ; 4.461 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.627 ; 4.644 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.959 ; 4.931 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.822 ; 4.891 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.959 ; 4.931 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.352 ; 4.420 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.592 ; 4.561 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.352 ; 5.254 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.937 ; 3.910 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.023 ; 4.003 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.468 ; 4.457 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.937 ; 3.910 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.102 ; 4.063 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.004 ; 3.999 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.004 ; 3.999 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.384 ; 4.363 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.251 ; 4.190 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.087 ; 4.042 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.201 ; 4.216 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.937 ; 4.002 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.389 ; 4.455 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.520 ; 4.492 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.937 ; 4.002 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.169 ; 4.138 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.897 ; 4.803 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -8.272 ; -784.067      ;
; clk12M                                              ; -4.356 ; -635.218      ;
; SW[0]                                               ; -2.505 ; -429.454      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.368  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -2.379 ; -276.331      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.380 ; -0.380        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.188  ; 0.000         ;
; clk12M                                              ; 0.303  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.120 ; -111.772      ;
; clk12M                                            ; -0.458 ; -6.632        ;
; SW[0]                                             ; -0.232 ; -0.598        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -2.662 ; -62.156       ;
; clk12M                                            ; 0.256  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.776  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -687.644      ;
; clk12M                                              ; -1.000  ; -188.000      ;
; CLOCK_50                                            ; 9.585   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.606  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.785 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -8.272 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 4.734      ;
; -8.220 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.457     ; 4.691      ;
; -8.205 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 4.667      ;
; -8.195 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 4.657      ;
; -8.194 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 4.656      ;
; -8.191 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.571     ; 4.548      ;
; -8.188 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.695     ; 4.421      ;
; -8.185 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 4.354      ;
; -8.182 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 4.644      ;
; -8.179 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 4.641      ;
; -8.153 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.457     ; 4.624      ;
; -8.149 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.511     ; 4.566      ;
; -8.143 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.457     ; 4.614      ;
; -8.142 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.457     ; 4.613      ;
; -8.130 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.457     ; 4.601      ;
; -8.127 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.457     ; 4.598      ;
; -8.124 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.571     ; 4.481      ;
; -8.121 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.695     ; 4.354      ;
; -8.118 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 4.287      ;
; -8.114 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.571     ; 4.471      ;
; -8.113 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.571     ; 4.470      ;
; -8.111 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.695     ; 4.344      ;
; -8.110 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.695     ; 4.343      ;
; -8.108 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 4.277      ;
; -8.107 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 4.569      ;
; -8.107 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 4.276      ;
; -8.103 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 4.565      ;
; -8.101 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.571     ; 4.458      ;
; -8.100 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 4.562      ;
; -8.098 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.571     ; 4.455      ;
; -8.098 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.695     ; 4.331      ;
; -8.095 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.695     ; 4.328      ;
; -8.095 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 4.264      ;
; -8.092 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 4.261      ;
; -8.088 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.600     ; 4.416      ;
; -8.085 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.745     ; 4.268      ;
; -8.082 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.511     ; 4.499      ;
; -8.072 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.511     ; 4.489      ;
; -8.071 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.511     ; 4.488      ;
; -8.059 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.511     ; 4.476      ;
; -8.056 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.519     ; 4.465      ;
; -8.056 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.511     ; 4.473      ;
; -8.055 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.745     ; 4.238      ;
; -8.055 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.457     ; 4.526      ;
; -8.051 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.457     ; 4.522      ;
; -8.048 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.457     ; 4.519      ;
; -8.046 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.745     ; 4.229      ;
; -8.045 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.745     ; 4.228      ;
; -8.042 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.745     ; 4.225      ;
; -8.039 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.745     ; 4.222      ;
; -8.034 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 4.496      ;
; -8.030 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.418     ; 4.540      ;
; -8.026 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.571     ; 4.383      ;
; -8.024 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 4.486      ;
; -8.023 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.695     ; 4.256      ;
; -8.022 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.571     ; 4.379      ;
; -8.022 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.745     ; 4.205      ;
; -8.021 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.422     ; 4.527      ;
; -8.021 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.600     ; 4.349      ;
; -8.021 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.745     ; 4.204      ;
; -8.020 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 4.189      ;
; -8.019 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.571     ; 4.376      ;
; -8.019 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.695     ; 4.252      ;
; -8.016 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.695     ; 4.249      ;
; -8.016 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 4.185      ;
; -8.013 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 4.182      ;
; -8.011 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.600     ; 4.339      ;
; -8.010 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.600     ; 4.338      ;
; -8.009 ; RAMs_drive:RAM_controller|Parity_register[196] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.466     ; 4.471      ;
; -8.001 ; RAMs_drive:RAM_controller|Parity_register[68]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.971     ; 3.958      ;
; -7.998 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.600     ; 4.326      ;
; -7.995 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.703     ; 4.220      ;
; -7.995 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.600     ; 4.323      ;
; -7.989 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.519     ; 4.398      ;
; -7.984 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.511     ; 4.401      ;
; -7.982 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.457     ; 4.453      ;
; -7.980 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.511     ; 4.397      ;
; -7.979 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.519     ; 4.388      ;
; -7.978 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.519     ; 4.387      ;
; -7.977 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.511     ; 4.394      ;
; -7.972 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.457     ; 4.443      ;
; -7.971 ; RAMs_drive:RAM_controller|Parity_register[7]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.487     ; 4.412      ;
; -7.966 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.519     ; 4.375      ;
; -7.965 ; RAMs_drive:RAM_controller|Parity_register[134] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.918     ; 3.975      ;
; -7.963 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.418     ; 4.473      ;
; -7.963 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.519     ; 4.372      ;
; -7.957 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.457     ; 4.428      ;
; -7.954 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.422     ; 4.460      ;
; -7.953 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.418     ; 4.463      ;
; -7.953 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.571     ; 4.310      ;
; -7.952 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.418     ; 4.462      ;
; -7.951 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.379     ; 4.500      ;
; -7.950 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.695     ; 4.183      ;
; -7.947 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 4.116      ;
; -7.944 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.422     ; 4.450      ;
; -7.943 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.422     ; 4.449      ;
; -7.943 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.571     ; 4.300      ;
; -7.940 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.418     ; 4.450      ;
; -7.940 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.403     ; 4.465      ;
; -7.940 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.695     ; 4.173      ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk12M'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.356 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.110     ; 1.745      ;
; -4.356 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.110     ; 1.745      ;
; -4.354 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.107     ; 1.746      ;
; -4.312 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.104     ; 1.707      ;
; -4.312 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.104     ; 1.707      ;
; -4.310 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.101     ; 1.708      ;
; -4.279 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.112     ; 1.666      ;
; -4.279 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.112     ; 1.666      ;
; -4.277 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.109     ; 1.667      ;
; -4.227 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.102     ; 1.624      ;
; -4.227 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.102     ; 1.624      ;
; -4.225 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.099     ; 1.625      ;
; -4.193 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.110     ; 1.582      ;
; -4.193 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.110     ; 1.582      ;
; -4.192 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.103     ; 1.588      ;
; -4.192 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.103     ; 1.588      ;
; -4.191 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.107     ; 1.583      ;
; -4.190 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.100     ; 1.589      ;
; -4.184 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.125     ; 1.558      ;
; -4.177 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.114     ; 1.562      ;
; -4.173 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.107     ; 1.565      ;
; -4.173 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.107     ; 1.565      ;
; -4.171 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.104     ; 1.566      ;
; -4.169 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.115     ; 1.553      ;
; -4.169 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.115     ; 1.553      ;
; -4.167 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.112     ; 1.554      ;
; -4.126 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.096     ; 1.529      ;
; -4.126 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.096     ; 1.529      ;
; -4.124 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.117     ; 1.506      ;
; -4.124 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.093     ; 1.530      ;
; -4.122 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.110     ; 1.511      ;
; -4.118 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.112     ; 1.505      ;
; -4.097 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.108     ; 1.488      ;
; -4.093 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.108     ; 1.484      ;
; -4.093 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.108     ; 1.484      ;
; -4.092 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.109     ; 1.482      ;
; -4.091 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.105     ; 1.485      ;
; -4.085 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.106     ; 1.478      ;
; -4.085 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.106     ; 1.478      ;
; -4.083 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.103     ; 1.479      ;
; -4.080 ; RAMs_drive:RAM_controller|writeDir_16[10] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.174     ; 1.405      ;
; -4.075 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.105     ; 1.469      ;
; -4.075 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.105     ; 1.469      ;
; -4.073 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.102     ; 1.470      ;
; -4.073 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.105     ; 1.467      ;
; -4.073 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.105     ; 1.467      ;
; -4.071 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.102     ; 1.468      ;
; -4.070 ; RAMs_drive:RAM_controller|writeDir_16[8]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.124     ; 1.445      ;
; -4.069 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.113     ; 1.455      ;
; -4.069 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.113     ; 1.455      ;
; -4.067 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.110     ; 1.456      ;
; -4.049 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.108     ; 1.440      ;
; -4.049 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.108     ; 1.440      ;
; -4.047 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.106     ; 1.440      ;
; -4.047 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.105     ; 1.441      ;
; -4.028 ; RAMs_drive:RAM_controller|writeDir_16[10] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.180     ; 1.347      ;
; -4.021 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.102     ; 1.418      ;
; -4.021 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.102     ; 1.418      ;
; -4.019 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.099     ; 1.419      ;
; -4.019 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.107     ; 1.411      ;
; -4.009 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.098     ; 1.410      ;
; -4.009 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.098     ; 1.410      ;
; -4.007 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.095     ; 1.411      ;
; -4.005 ; RAMs_drive:RAM_controller|writeDir_16[7]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.121     ; 1.383      ;
; -4.003 ; RAMs_drive:RAM_controller|writeDir_16[9]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.181     ; 1.321      ;
; -4.000 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.104     ; 1.395      ;
; -4.000 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.104     ; 1.395      ;
; -3.998 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.101     ; 1.396      ;
; -3.989 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.105     ; 1.383      ;
; -3.989 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.105     ; 1.383      ;
; -3.987 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.102     ; 1.384      ;
; -3.987 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.110     ; 1.376      ;
; -3.987 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.110     ; 1.376      ;
; -3.985 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.091     ; 1.393      ;
; -3.985 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.107     ; 1.377      ;
; -3.982 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.109     ; 1.372      ;
; -3.974 ; RAMs_drive:RAM_controller|writeDir_16[12] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.124     ; 1.349      ;
; -3.973 ; RAMs_drive:RAM_controller|writeDir_16[8]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.118     ; 1.354      ;
; -3.965 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.104     ; 1.360      ;
; -3.965 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.104     ; 1.360      ;
; -3.963 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.101     ; 1.361      ;
; -3.959 ; RAMs_drive:RAM_controller|writeDir_16[3]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.105     ; 1.353      ;
; -3.932 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.106     ; 1.325      ;
; -3.932 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.110     ; 1.321      ;
; -3.932 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.110     ; 1.321      ;
; -3.930 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.107     ; 1.322      ;
; -3.926 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.107     ; 1.318      ;
; -3.926 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.104     ; 1.321      ;
; -3.926 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.104     ; 1.321      ;
; -3.924 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.101     ; 1.322      ;
; -3.921 ; RAMs_drive:RAM_controller|writeDir_16[7]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.122     ; 1.298      ;
; -3.921 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.107     ; 1.313      ;
; -3.914 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.113     ; 1.300      ;
; -3.910 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.112     ; 1.297      ;
; -3.910 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.112     ; 1.297      ;
; -3.909 ; RAMs_drive:RAM_controller|writeDir_16[8]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.125     ; 1.283      ;
; -3.908 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.109     ; 1.298      ;
; -3.907 ; RAMs_drive:RAM_controller|writeDir_16[4]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.113     ; 1.293      ;
; -3.904 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.104     ; 1.299      ;
; -3.904 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.104     ; 1.299      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                             ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.505 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.987      ; 4.959      ;
; -2.416 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.987      ; 4.870      ;
; -2.381 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.987      ; 4.835      ;
; -2.365 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.987      ; 4.819      ;
; -2.344 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.987      ; 4.798      ;
; -2.220 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.976      ; 4.663      ;
; -2.137 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 3.095      ; 4.987      ;
; -2.112 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 3.095      ; 4.962      ;
; -2.103 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.947      ; 4.517      ;
; -2.097 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.947      ; 4.511      ;
; -2.096 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.987      ; 4.550      ;
; -2.076 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.947      ; 4.490      ;
; -2.054 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 3.084      ; 4.893      ;
; -2.048 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 3.095      ; 4.898      ;
; -2.038 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.947      ; 4.452      ;
; -2.037 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.947      ; 4.451      ;
; -2.013 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 3.095      ; 4.863      ;
; -2.006 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.976      ; 4.449      ;
; -1.991 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.947      ; 4.405      ;
; -1.983 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.594      ; 3.629      ;
; -1.976 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 3.095      ; 4.826      ;
; -1.976 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.594      ; 3.622      ;
; -1.964 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.472      ; 3.490      ;
; -1.957 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.472      ; 3.483      ;
; -1.952 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.594      ; 3.598      ;
; -1.944 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.370      ; 3.366      ;
; -1.941 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 3.084      ; 4.780      ;
; -1.937 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.594      ; 3.583      ;
; -1.937 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.370      ; 3.359      ;
; -1.933 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.472      ; 3.459      ;
; -1.918 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.472      ; 3.444      ;
; -1.913 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.370      ; 3.335      ;
; -1.902 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.976      ; 4.345      ;
; -1.900 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.877      ; 5.235      ;
; -1.898 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.370      ; 3.320      ;
; -1.892 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.583      ; 3.527      ;
; -1.879 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.976      ; 4.322      ;
; -1.873 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.948      ; 3.812      ;
; -1.873 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.461      ; 3.388      ;
; -1.866 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.948      ; 3.805      ;
; -1.860 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[97]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.155      ; 3.163      ;
; -1.856 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[33]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.156      ; 3.161      ;
; -1.853 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.359      ; 3.264      ;
; -1.853 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[97]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.155      ; 3.156      ;
; -1.849 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[33]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.156      ; 3.154      ;
; -1.846 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.277      ; 3.172      ;
; -1.844 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.594      ; 3.490      ;
; -1.842 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.948      ; 3.781      ;
; -1.839 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.277      ; 3.165      ;
; -1.831 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[174] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.607      ; 3.493      ;
; -1.829 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[97]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.155      ; 3.132      ;
; -1.828 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.583      ; 3.463      ;
; -1.827 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.948      ; 3.766      ;
; -1.825 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.472      ; 3.351      ;
; -1.825 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[33]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.156      ; 3.130      ;
; -1.824 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[174] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.607      ; 3.486      ;
; -1.815 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.277      ; 3.141      ;
; -1.814 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 3.131      ; 4.937      ;
; -1.814 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[97]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.155      ; 3.117      ;
; -1.813 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.877      ; 5.148      ;
; -1.810 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[33]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.156      ; 3.115      ;
; -1.809 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.461      ; 3.324      ;
; -1.806 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.875      ; 5.155      ;
; -1.805 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.370      ; 3.227      ;
; -1.800 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.277      ; 3.126      ;
; -1.800 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[174] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.607      ; 3.462      ;
; -1.797 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.876      ; 5.131      ;
; -1.789 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.359      ; 3.200      ;
; -1.785 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[174] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.607      ; 3.447      ;
; -1.782 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.937      ; 3.710      ;
; -1.781 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[29]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.506      ; 3.341      ;
; -1.775 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.728      ; 3.491      ;
; -1.774 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[29]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.506      ; 3.334      ;
; -1.772 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[14]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.640      ; 3.464      ;
; -1.769 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[97]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.144      ; 3.061      ;
; -1.768 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.875      ; 5.103      ;
; -1.768 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[72]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.377      ; 3.194      ;
; -1.768 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.728      ; 3.484      ;
; -1.765 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[33]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.145      ; 3.059      ;
; -1.765 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[14]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.640      ; 3.457      ;
; -1.763 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[195] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.615      ; 3.394      ;
; -1.761 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[72]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.377      ; 3.187      ;
; -1.756 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.876      ; 5.090      ;
; -1.756 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[195] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.615      ; 3.387      ;
; -1.755 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.266      ; 3.070      ;
; -1.754 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.874      ; 5.102      ;
; -1.750 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[38]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.598      ; 3.496      ;
; -1.750 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[29]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.506      ; 3.310      ;
; -1.749 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.876      ; 5.083      ;
; -1.747 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.742      ; 4.964      ;
; -1.744 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.728      ; 3.460      ;
; -1.743 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 3.131      ; 4.866      ;
; -1.743 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[38]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.598      ; 3.489      ;
; -1.741 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[14]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.640      ; 3.433      ;
; -1.740 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[174] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.596      ; 3.391      ;
; -1.737 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 3.095      ; 4.587      ;
; -1.737 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[72]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.377      ; 3.163      ;
; -1.735 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 3.055      ; 4.545      ;
; -1.735 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[29]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.506      ; 3.295      ;
; -1.734 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.948      ; 3.673      ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                         ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.368 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.164      ; 0.338      ;
; 0.847 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.164      ; 0.359      ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                        ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.379 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.256      ; 1.957      ;
; -2.313 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.190      ; 1.957      ;
; -2.311 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.963      ;
; -2.292 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.254      ; 2.042      ;
; -2.245 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.963      ;
; -2.226 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.188      ; 2.042      ;
; -2.141 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.169      ; 2.108      ;
; -2.125 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.254      ; 2.209      ;
; -2.116 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.254      ; 2.218      ;
; -2.084 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.170      ; 2.166      ;
; -2.075 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.103      ; 2.108      ;
; -2.074 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 2.199      ;
; -2.067 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.256      ; 2.269      ;
; -2.065 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 2.209      ;
; -2.065 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 2.208      ;
; -2.059 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.170      ; 2.191      ;
; -2.059 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.188      ; 2.209      ;
; -2.058 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.256      ; 2.278      ;
; -2.056 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 2.218      ;
; -2.050 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.188      ; 2.218      ;
; -2.033 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.171      ; 2.218      ;
; -2.018 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.104      ; 2.166      ;
; -2.012 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.256      ; 2.324      ;
; -2.011 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.254      ; 2.323      ;
; -2.010 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 2.263      ;
; -2.008 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.127      ; 2.199      ;
; -2.005 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.197      ; 2.272      ;
; -2.001 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.190      ; 2.269      ;
; -1.999 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 2.209      ;
; -1.999 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.127      ; 2.208      ;
; -1.997 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 2.277      ;
; -1.997 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.434      ; 2.517      ;
; -1.993 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.104      ; 2.191      ;
; -1.992 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.190      ; 2.278      ;
; -1.990 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 2.218      ;
; -1.988 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.372      ; 2.464      ;
; -1.988 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 2.286      ;
; -1.978 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 2.295      ;
; -1.967 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.105      ; 2.218      ;
; -1.960 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.297      ; 2.417      ;
; -1.953 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.432      ; 2.559      ;
; -1.951 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 2.323      ;
; -1.946 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.190      ; 2.324      ;
; -1.945 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.188      ; 2.323      ;
; -1.944 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.127      ; 2.263      ;
; -1.941 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.242      ; 2.381      ;
; -1.931 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 2.277      ;
; -1.931 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.368      ; 2.517      ;
; -1.930 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.000        ; 3.673      ; 1.773      ;
; -1.924 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.254      ; 2.410      ;
; -1.922 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 2.351      ;
; -1.922 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.306      ; 2.464      ;
; -1.922 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 2.286      ;
; -1.916 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.432      ; 2.596      ;
; -1.913 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 2.360      ;
; -1.912 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.127      ; 2.295      ;
; -1.910 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 2.364      ;
; -1.904 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.199      ; 2.375      ;
; -1.904 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.433      ; 2.609      ;
; -1.903 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.431      ; 2.608      ;
; -1.902 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.371      ; 2.549      ;
; -1.901 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 2.373      ;
; -1.901 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 2.373      ;
; -1.898 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.431      ; 2.613      ;
; -1.895 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.296      ; 2.481      ;
; -1.894 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.433      ; 2.619      ;
; -1.892 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.371      ; 2.559      ;
; -1.890 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.181      ; 2.371      ;
; -1.890 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.254      ; 2.444      ;
; -1.888 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.377      ; 2.569      ;
; -1.887 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.559      ;
; -1.885 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 2.323      ;
; -1.882 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.244      ; 2.442      ;
; -1.881 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.182      ; 2.381      ;
; -1.878 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.319      ; 2.521      ;
; -1.876 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.140      ; 2.344      ;
; -1.875 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.176      ; 2.381      ;
; -1.874 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.297      ; 2.503      ;
; -1.873 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 2.400      ;
; -1.867 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.140      ; 2.353      ;
; -1.866 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.433      ; 2.647      ;
; -1.866 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.256      ; 2.470      ;
; -1.864 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 2.410      ;
; -1.861 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.197      ; 2.416      ;
; -1.858 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.188      ; 2.410      ;
; -1.857 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.371      ; 2.594      ;
; -1.857 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.431      ; 2.654      ;
; -1.857 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.434      ; 2.657      ;
; -1.856 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.296      ; 2.520      ;
; -1.856 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.372      ; 2.596      ;
; -1.856 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.127      ; 2.351      ;
; -1.855 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 2.419      ;
; -1.853 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.431      ; 2.658      ;
; -1.852 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.197      ; 2.425      ;
; -1.851 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; clk12M                                            ; SW[0]       ; 0.000        ; 3.612      ; 1.791      ;
; -1.850 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.596      ;
; -1.848 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.000        ; 3.662      ; 1.844      ;
; -1.847 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.433      ; 2.666      ;
; -1.847 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.127      ; 2.360      ;
; -1.846 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.372      ; 2.606      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                           ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.380 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.323      ;
; 0.111  ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.414      ; 0.314      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.188 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.261 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.271 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.274 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.290 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.294 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.306 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.311 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.325 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.357 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.477      ;
; 0.360 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.480      ;
; 0.362 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.482      ;
; 0.362 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.482      ;
; 0.368 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.377 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.497      ;
; 0.399 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.519      ;
; 0.413 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.533      ;
; 0.444 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.458 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.469 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.476 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.485 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.605      ;
; 0.494 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.614      ;
; 0.495 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.615      ;
; 0.495 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.615      ;
; 0.498 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.618      ;
; 0.504 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.624      ;
; 0.507 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.513 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.517 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.523 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.835      ;
; 0.532 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.536 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.540 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.542 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.548 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.668      ;
; 0.551 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.671      ;
; 0.558 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.678      ;
; 0.558 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.678      ;
; 0.559 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.679      ;
; 0.559 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.679      ;
; 0.559 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.679      ;
; 0.575 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.579 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.586 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.605 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.725      ;
; 0.606 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.726      ;
; 0.607 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.614 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.734      ;
; 0.617 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.737      ;
; 0.617 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.737      ;
; 0.621 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.741      ;
; 0.621 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.920      ;
; 0.621 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.741      ;
; 0.623 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.743      ;
; 0.624 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.744      ;
; 0.628 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.748      ;
; 0.629 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.749      ;
; 0.629 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.749      ;
; 0.630 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.750      ;
; 0.632 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.752      ;
; 0.632 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.752      ;
; 0.633 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.753      ;
; 0.633 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.753      ;
; 0.634 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.754      ;
; 0.634 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.754      ;
; 0.638 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.937      ;
; 0.656 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.776      ;
; 0.657 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.777      ;
; 0.666 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.669 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.789      ;
; 0.670 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.790      ;
; 0.679 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.799      ;
; 0.680 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.800      ;
; 0.682 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.802      ;
; 0.682 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.802      ;
; 0.683 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.803      ;
; 0.683 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.803      ;
; 0.687 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.807      ;
; 0.691 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.811      ;
; 0.692 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.812      ;
; 0.708 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.828      ;
; 0.710 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.823      ;
; 0.711 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.831      ;
; 0.717 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.837      ;
; 0.719 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.839      ;
; 0.719 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.839      ;
; 0.726 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.839      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk12M'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.411      ;
; 0.303 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.425      ;
; 0.327 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.435      ;
; 0.327 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.435      ;
; 0.333 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.441      ;
; 0.338 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.446      ;
; 0.339 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.447      ;
; 0.339 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.447      ;
; 0.341 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.449      ;
; 0.368 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.489      ;
; 0.388 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.509      ;
; 0.452 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.573      ;
; 0.473 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.584      ;
; 0.478 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.590      ;
; 0.482 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.593      ;
; 0.484 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.596      ;
; 0.484 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.596      ;
; 0.485 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.596      ;
; 0.485 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.596      ;
; 0.487 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.599      ;
; 0.488 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.599      ;
; 0.496 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.607      ;
; 0.515 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.636      ;
; 0.526 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.647      ;
; 0.535 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.643      ;
; 0.537 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.658      ;
; 0.539 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.650      ;
; 0.540 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.661      ;
; 0.541 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.653      ;
; 0.544 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.656      ;
; 0.546 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.657      ;
; 0.550 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.662      ;
; 0.551 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.662      ;
; 0.553 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.665      ;
; 0.603 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.724      ;
; 0.635 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.743      ;
; 0.645 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.756      ;
; 0.679 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.791      ;
; 0.688 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.799      ;
; 0.689 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.801      ;
; 0.691 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.802      ;
; 0.692 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.804      ;
; 0.700 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.811      ;
; 0.705 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.816      ;
; 0.739 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.851      ;
; 0.748 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.860      ;
; 0.752 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.863      ;
; 0.759 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.870      ;
; 0.770 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.881      ;
; 0.787 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.898      ;
; 0.812 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.923      ;
; 0.813 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.924      ;
; 0.825 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.936      ;
; 0.887 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.999      ;
; 0.921 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 1.033      ;
; 0.978 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 1.091      ;
; 0.988 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.121      ;
; 1.001 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.705      ; 2.840      ;
; 1.005 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.704      ; 2.843      ;
; 1.015 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.704      ; 2.853      ;
; 1.020 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 1.133      ;
; 1.042 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.175      ;
; 1.048 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.181      ;
; 1.057 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.190      ;
; 1.089 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.709      ; 2.932      ;
; 1.094 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.708      ; 2.936      ;
; 1.102 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.235      ;
; 1.111 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.244      ;
; 1.113 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.718      ; 2.965      ;
; 1.129 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.262      ;
; 1.134 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 1.247      ;
; 1.135 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 1.248      ;
; 1.140 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 1.253      ;
; 1.145 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.278      ;
; 1.148 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.281      ;
; 1.149 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.712      ; 2.995      ;
; 1.155 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 1.268      ;
; 1.165 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.705      ; 3.004      ;
; 1.169 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 1.282      ;
; 1.172 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.711      ; 3.017      ;
; 1.172 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.703      ; 3.009      ;
; 1.178 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.715      ; 3.027      ;
; 1.179 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.710      ; 3.023      ;
; 1.186 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.714      ; 3.034      ;
; 1.189 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.322      ;
; 1.191 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.709      ; 3.034      ;
; 1.191 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.711      ; 3.036      ;
; 1.194 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 1.307      ;
; 1.196 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.329      ;
; 1.209 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.342      ;
; 1.217 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 1.706      ; 3.057      ;
; 1.217 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 1.704      ; 3.055      ;
; 1.223 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 1.707      ; 3.064      ;
; 1.223 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 1.705      ; 3.062      ;
; 1.230 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.363      ;
; 1.237 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.708      ; 3.079      ;
; 1.244 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.712      ; 3.090      ;
; 1.250 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 1.383      ;
; 1.251 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 1.706      ; 3.091      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.120 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 2.152      ;
; -2.120 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 2.152      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 2.145      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 2.145      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 2.145      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 2.145      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 2.145      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 2.145      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 2.145      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 2.145      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 2.145      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 2.145      ;
; -1.983 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 1.823      ;
; -1.983 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 1.823      ;
; -1.982 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.823      ;
; -1.973 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.814      ;
; -1.973 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.814      ;
; -1.973 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.814      ;
; -1.973 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.814      ;
; -1.935 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.782      ;
; -1.935 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.782      ;
; -1.935 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.782      ;
; -1.913 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.760      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.909 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.755      ;
; -1.856 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.874      ;
; -1.856 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.874      ;
; -1.856 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.874      ;
; -1.856 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.874      ;
; -1.856 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.874      ;
; -1.856 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.874      ;
; -1.856 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.874      ;
; -1.816 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.663      ;
; -1.816 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.663      ;
; -1.816 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.663      ;
; -1.816 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.663      ;
; -1.816 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.663      ;
; -1.816 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.663      ;
; -1.784 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.102      ; 1.814      ;
; -1.784 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.102      ; 1.814      ;
; -1.777 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.624      ;
; -1.777 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.624      ;
; -1.777 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.624      ;
; -1.777 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.624      ;
; -1.777 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.624      ;
; -1.777 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.624      ;
; -1.636 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 1.668      ;
; -1.636 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 1.668      ;
; -1.620 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 1.652      ;
; -1.620 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 1.652      ;
; -1.620 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 1.652      ;
; -1.620 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 1.652      ;
; -1.620 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 1.652      ;
; -1.620 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 1.652      ;
; -1.620 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 1.652      ;
; -1.620 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 1.652      ;
; -1.620 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 1.652      ;
; -1.620 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.104      ; 1.652      ;
; -1.536 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 1.376      ;
; -1.536 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 1.376      ;
; -1.530 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.371      ;
; -1.527 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.368      ;
; -1.527 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.368      ;
; -1.527 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.368      ;
; -1.527 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.368      ;
; -1.494 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.341      ;
; -1.494 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.341      ;
; -1.494 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.341      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.476 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.082     ; 1.322      ;
; -1.474 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.321      ;
; -1.405 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.423      ;
; -1.405 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.423      ;
; -1.405 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.423      ;
; -1.405 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.423      ;
; -1.405 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.423      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk12M'                                                                                               ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.458 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 0.707      ; 2.142      ;
; -0.458 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 0.707      ; 2.142      ;
; -0.458 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 0.707      ; 2.142      ;
; -0.458 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 0.707      ; 2.142      ;
; -0.442 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 0.707      ; 1.626      ;
; -0.442 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 0.707      ; 1.626      ;
; -0.442 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 0.707      ; 1.626      ;
; -0.442 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 0.707      ; 1.626      ;
; -0.441 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 0.696      ; 2.114      ;
; -0.441 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 0.696      ; 2.114      ;
; -0.441 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 0.696      ; 2.114      ;
; -0.441 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 0.696      ; 2.114      ;
; -0.441 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 0.696      ; 2.114      ;
; -0.441 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 0.696      ; 2.114      ;
; -0.437 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 0.696      ; 1.610      ;
; -0.437 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 0.696      ; 1.610      ;
; -0.437 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 0.696      ; 1.610      ;
; -0.437 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 0.696      ; 1.610      ;
; -0.437 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 0.696      ; 1.610      ;
; -0.437 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 0.696      ; 1.610      ;
; -0.359 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 0.734      ; 1.570      ;
; -0.359 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 0.734      ; 1.570      ;
; -0.359 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 0.734      ; 1.570      ;
; -0.359 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 0.734      ; 1.570      ;
; -0.359 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 0.734      ; 1.570      ;
; -0.359 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 0.734      ; 1.570      ;
; -0.348 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 0.734      ; 2.059      ;
; -0.348 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 0.734      ; 2.059      ;
; -0.348 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 0.734      ; 2.059      ;
; -0.348 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 0.734      ; 2.059      ;
; -0.348 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 0.734      ; 2.059      ;
; -0.348 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 0.734      ; 2.059      ;
; 0.456  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 1.549      ; 1.570      ;
; 0.456  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 1.549      ; 1.570      ;
; 0.456  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 1.549      ; 1.570      ;
; 0.456  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 1.549      ; 1.570      ;
; 0.467  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 1.549      ; 2.059      ;
; 0.467  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 1.549      ; 2.059      ;
; 0.467  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 1.549      ; 2.059      ;
; 0.467  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 1.549      ; 2.059      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SW[0]'                                                                                                                                                                    ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.232 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.767      ; 3.236      ;
; -0.206 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.768      ; 3.211      ;
; -0.195 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.314      ; 2.868      ;
; -0.142 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.254      ; 2.867      ;
; -0.134 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.314      ; 2.807      ;
; -0.128 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.768      ; 3.133      ;
; -0.125 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.874      ; 3.236      ;
; -0.124 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.303      ; 2.786      ;
; -0.099 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.875      ; 3.211      ;
; -0.081 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.254      ; 2.806      ;
; -0.078 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.314      ; 2.751      ;
; -0.073 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.767      ; 3.077      ;
; -0.071 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.243      ; 2.785      ;
; -0.064 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.314      ; 2.737      ;
; -0.062 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.767      ; 3.066      ;
; -0.049 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.767      ; 3.053      ;
; -0.038 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.570      ; 2.845      ;
; -0.029 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.846      ; 3.287      ;
; -0.025 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.254      ; 2.750      ;
; -0.021 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.875      ; 3.133      ;
; -0.011 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.254      ; 2.736      ;
; -0.011 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.314      ; 2.684      ;
; -0.003 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.847      ; 3.262      ;
; 0.008  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.762      ; 3.223      ;
; 0.025  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.303      ; 2.637      ;
; 0.034  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.848      ; 3.232      ;
; 0.034  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.763      ; 3.198      ;
; 0.034  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.874      ; 3.077      ;
; 0.035  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.788      ; 3.232      ;
; 0.037  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.789      ; 3.231      ;
; 0.038  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.582      ; 2.781      ;
; 0.042  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.254      ; 2.683      ;
; 0.045  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.874      ; 3.066      ;
; 0.048  ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.570      ; 2.759      ;
; 0.048  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.303      ; 2.614      ;
; 0.049  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.303      ; 2.613      ;
; 0.058  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.874      ; 3.053      ;
; 0.060  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.849      ; 3.207      ;
; 0.061  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.789      ; 3.207      ;
; 0.063  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.790      ; 3.206      ;
; 0.069  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.677      ; 2.845      ;
; 0.075  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.847      ; 3.184      ;
; 0.078  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.789      ; 3.180      ;
; 0.078  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.243      ; 2.636      ;
; 0.078  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.953      ; 3.287      ;
; 0.088  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.765      ; 3.157      ;
; 0.101  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.243      ; 2.613      ;
; 0.102  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.243      ; 2.612      ;
; 0.104  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.790      ; 3.155      ;
; 0.104  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.954      ; 3.262      ;
; 0.106  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.766      ; 3.225      ;
; 0.112  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.763      ; 3.120      ;
; 0.114  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.766      ; 3.132      ;
; 0.115  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.869      ; 3.223      ;
; 0.129  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.788      ; 3.224      ;
; 0.130  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.846      ; 3.128      ;
; 0.132  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.767      ; 3.200      ;
; 0.138  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.849      ; 3.129      ;
; 0.139  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.789      ; 3.129      ;
; 0.141  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.846      ; 3.117      ;
; 0.141  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.790      ; 3.128      ;
; 0.141  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.955      ; 3.232      ;
; 0.141  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.870      ; 3.198      ;
; 0.142  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.895      ; 3.232      ;
; 0.144  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.896      ; 3.231      ;
; 0.145  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.689      ; 2.781      ;
; 0.154  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.846      ; 3.104      ;
; 0.155  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.789      ; 3.199      ;
; 0.155  ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.677      ; 2.759      ;
; 0.157  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.274      ; 2.476      ;
; 0.163  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.766      ; 3.155      ;
; 0.163  ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[11] ; SW[0]                                             ; SW[0]       ; 0.500        ; 4.051      ; 3.257      ;
; 0.165  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.649      ; 2.896      ;
; 0.167  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.762      ; 3.064      ;
; 0.167  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.956      ; 3.207      ;
; 0.168  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.896      ; 3.207      ;
; 0.170  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.897      ; 3.206      ;
; 0.173  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.766      ; 3.158      ;
; 0.178  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.762      ; 3.053      ;
; 0.182  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.789      ; 3.172      ;
; 0.182  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.790      ; 3.077      ;
; 0.182  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.954      ; 3.184      ;
; 0.185  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.789      ; 3.074      ;
; 0.185  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.896      ; 3.180      ;
; 0.189  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.767      ; 3.130      ;
; 0.191  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.762      ; 3.040      ;
; 0.192  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.766      ; 3.054      ;
; 0.193  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.848      ; 3.073      ;
; 0.194  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.788      ; 3.073      ;
; 0.195  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.872      ; 3.157      ;
; 0.196  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.789      ; 3.072      ;
; 0.199  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.767      ; 3.133      ;
; 0.202  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.565      ; 2.832      ;
; 0.204  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.848      ; 3.062      ;
; 0.205  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.788      ; 3.062      ;
; 0.207  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.789      ; 3.061      ;
; 0.208  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.790      ; 3.147      ;
; 0.210  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.767      ; 3.122      ;
; 0.210  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.214      ; 2.475      ;
; 0.211  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.790      ; 3.049      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SW[0]'                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.662 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.612      ;
; -2.653 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.621      ;
; -2.630 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.256      ; 1.706      ;
; -2.621 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.256      ; 1.715      ;
; -2.612 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.662      ;
; -2.603 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.671      ;
; -2.602 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.170      ; 1.648      ;
; -2.601 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.673      ;
; -2.599 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.170      ; 1.651      ;
; -2.598 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.168      ; 1.650      ;
; -2.596 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.612      ;
; -2.593 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.170      ; 1.657      ;
; -2.592 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.682      ;
; -2.590 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.170      ; 1.660      ;
; -2.589 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.168      ; 1.659      ;
; -2.587 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.621      ;
; -2.581 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.254      ; 1.753      ;
; -2.572 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.254      ; 1.762      ;
; -2.569 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.705      ;
; -2.567 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 1.706      ;
; -2.566 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.708      ;
; -2.564 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.190      ; 1.706      ;
; -2.560 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.714      ;
; -2.558 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 1.715      ;
; -2.558 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 1.715      ;
; -2.555 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.190      ; 1.715      ;
; -2.549 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 1.724      ;
; -2.546 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.171      ; 1.705      ;
; -2.546 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.662      ;
; -2.538 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.169      ; 1.711      ;
; -2.537 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.171      ; 1.714      ;
; -2.537 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.671      ;
; -2.536 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.104      ; 1.648      ;
; -2.535 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.673      ;
; -2.534 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.256      ; 1.802      ;
; -2.533 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.104      ; 1.651      ;
; -2.532 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.102      ; 1.650      ;
; -2.529 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.169      ; 1.720      ;
; -2.527 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.104      ; 1.657      ;
; -2.526 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.682      ;
; -2.524 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.104      ; 1.660      ;
; -2.523 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.102      ; 1.659      ;
; -2.516 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.758      ;
; -2.515 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.188      ; 1.753      ;
; -2.509 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.165      ; 1.736      ;
; -2.506 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.170      ; 1.744      ;
; -2.506 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.188      ; 1.762      ;
; -2.505 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.769      ;
; -2.505 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.769      ;
; -2.503 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.170      ; 1.747      ;
; -2.503 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.705      ;
; -2.502 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.168      ; 1.746      ;
; -2.501 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.127      ; 1.706      ;
; -2.500 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.165      ; 1.745      ;
; -2.500 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.708      ;
; -2.494 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.714      ;
; -2.492 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.127      ; 1.715      ;
; -2.492 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.127      ; 1.715      ;
; -2.485 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.254      ; 1.849      ;
; -2.483 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.127      ; 1.724      ;
; -2.480 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.105      ; 1.705      ;
; -2.473 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.256      ; 1.863      ;
; -2.473 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.801      ;
; -2.472 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.103      ; 1.711      ;
; -2.471 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 1.802      ;
; -2.471 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.105      ; 1.714      ;
; -2.468 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.190      ; 1.802      ;
; -2.463 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.103      ; 1.720      ;
; -2.462 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 1.811      ;
; -2.461 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.813      ;
; -2.455 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.819      ;
; -2.450 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.171      ; 1.801      ;
; -2.450 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.758      ;
; -2.445 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.170      ; 1.805      ;
; -2.444 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.830      ;
; -2.443 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.099      ; 1.736      ;
; -2.442 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.170      ; 1.808      ;
; -2.442 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.169      ; 1.807      ;
; -2.441 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.168      ; 1.807      ;
; -2.440 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.104      ; 1.744      ;
; -2.439 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.769      ;
; -2.439 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.769      ;
; -2.437 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.104      ; 1.747      ;
; -2.436 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.102      ; 1.746      ;
; -2.434 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.099      ; 1.745      ;
; -2.429 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.256      ; 1.907      ;
; -2.428 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.182      ; 1.834      ;
; -2.427 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.847      ;
; -2.424 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.254      ; 1.910      ;
; -2.419 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.188      ; 1.849      ;
; -2.413 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.165      ; 1.832      ;
; -2.412 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.862      ;
; -2.411 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.863      ;
; -2.410 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 1.863      ;
; -2.407 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.190      ; 1.863      ;
; -2.407 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 1.801      ;
; -2.405 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.127      ; 1.802      ;
; -2.401 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.193      ; 1.872      ;
; -2.401 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.170      ; 1.849      ;
; -2.400 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.194      ; 1.874      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk12M'                                                                                               ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.256 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 1.625      ; 1.995      ;
; 0.256 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 1.625      ; 1.995      ;
; 0.256 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 1.625      ; 1.995      ;
; 0.256 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 1.625      ; 1.995      ;
; 0.275 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 1.625      ; 1.514      ;
; 0.275 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 1.625      ; 1.514      ;
; 0.275 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 1.625      ; 1.514      ;
; 0.275 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 1.625      ; 1.514      ;
; 1.104 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 0.777      ; 1.995      ;
; 1.104 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 0.777      ; 1.995      ;
; 1.104 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 0.777      ; 1.995      ;
; 1.104 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 0.777      ; 1.995      ;
; 1.104 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 0.777      ; 1.995      ;
; 1.104 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 0.777      ; 1.995      ;
; 1.123 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 0.777      ; 1.514      ;
; 1.123 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 0.777      ; 1.514      ;
; 1.123 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 0.777      ; 1.514      ;
; 1.123 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 0.777      ; 1.514      ;
; 1.123 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 0.777      ; 1.514      ;
; 1.123 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 0.777      ; 1.514      ;
; 1.198 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 0.737      ; 2.049      ;
; 1.198 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 0.737      ; 2.049      ;
; 1.198 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 0.737      ; 2.049      ;
; 1.198 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 0.737      ; 2.049      ;
; 1.198 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 0.737      ; 2.049      ;
; 1.198 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 0.737      ; 2.049      ;
; 1.201 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 0.737      ; 1.552      ;
; 1.201 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 0.737      ; 1.552      ;
; 1.201 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 0.737      ; 1.552      ;
; 1.201 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 0.737      ; 1.552      ;
; 1.201 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 0.737      ; 1.552      ;
; 1.201 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 0.737      ; 1.552      ;
; 1.205 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 0.748      ; 1.567      ;
; 1.205 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 0.748      ; 1.567      ;
; 1.205 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 0.748      ; 1.567      ;
; 1.205 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 0.748      ; 1.567      ;
; 1.213 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 0.748      ; 2.075      ;
; 1.213 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 0.748      ; 2.075      ;
; 1.213 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 0.748      ; 2.075      ;
; 1.213 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 0.748      ; 2.075      ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.776 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.320      ;
; 0.776 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.320      ;
; 0.804 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.158      ;
; 0.804 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.158      ;
; 0.804 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.158      ;
; 0.804 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.158      ;
; 0.804 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.158      ;
; 0.804 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.158      ;
; 0.827 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.181      ;
; 0.827 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.181      ;
; 0.827 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.181      ;
; 0.827 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.181      ;
; 0.827 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.181      ;
; 0.827 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.181      ;
; 0.841 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.373      ;
; 0.841 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.373      ;
; 0.841 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.373      ;
; 0.841 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.373      ;
; 0.841 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.373      ;
; 0.841 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.373      ;
; 0.841 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.373      ;
; 0.921 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.275      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.923 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.276      ;
; 0.941 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.294      ;
; 0.941 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.294      ;
; 0.941 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.294      ;
; 0.973 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.320      ;
; 0.973 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.320      ;
; 0.973 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.320      ;
; 0.973 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.320      ;
; 0.975 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.322      ;
; 0.982 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 1.328      ;
; 0.982 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 1.328      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.593      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.593      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.593      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.593      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.593      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.593      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.593      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.593      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.593      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.593      ;
; 1.061 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.607      ;
; 1.061 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.607      ;
; 1.216 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.760      ;
; 1.216 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.760      ;
; 1.224 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.578      ;
; 1.224 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.578      ;
; 1.224 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.578      ;
; 1.224 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.578      ;
; 1.224 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.578      ;
; 1.224 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.578      ;
; 1.261 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.615      ;
; 1.261 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.615      ;
; 1.261 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.615      ;
; 1.261 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.615      ;
; 1.261 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.615      ;
; 1.261 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.615      ;
; 1.286 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.818      ;
; 1.286 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.818      ;
; 1.286 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.818      ;
; 1.286 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.818      ;
; 1.286 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.818      ;
; 1.286 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.818      ;
; 1.286 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.818      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.350 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.703      ;
; 1.354 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.708      ;
; 1.377 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.730      ;
; 1.377 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.730      ;
; 1.377 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.730      ;
; 1.413 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.760      ;
; 1.413 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.760      ;
; 1.413 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.760      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -1.160 ; -1.160       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[30]    ;
; -1.157 ; -1.157       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]|datac         ;
; -1.142 ; -1.142       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|datad    ;
; -1.137 ; -1.137       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|combout  ;
; -1.134 ; -1.134       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[68]|datad         ;
; -1.133 ; -1.133       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[152]|datad        ;
; -1.129 ; -1.129       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[68]    ;
; -1.128 ; -1.128       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[152]   ;
; -1.127 ; -1.127       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]|datad        ;
; -1.125 ; -1.125       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1947|combout  ;
; -1.122 ; -1.122       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[157]   ;
; -1.115 ; -1.115       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[152]~1826|combout ;
; -1.110 ; -1.110       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1824|combout ;
; -1.106 ; -1.106       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[152]~1826|dataa   ;
; -1.099 ; -1.099       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1824|datab   ;
; -1.089 ; -1.089       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]|datad          ;
; -1.087 ; -1.087       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]|datad        ;
; -1.084 ; -1.084       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2]     ;
; -1.082 ; -1.082       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[174]   ;
; -1.080 ; -1.080       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[230]   ;
; -1.077 ; -1.077       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]|datac        ;
; -1.076 ; -1.076       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[152]~1825|combout ;
; -1.073 ; -1.073       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]|datad         ;
; -1.070 ; -1.070       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1823|combout ;
; -1.070 ; -1.070       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1804|combout ;
; -1.068 ; -1.068       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[64]    ;
; -1.061 ; -1.061       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1804|dataa   ;
; -1.054 ; -1.054       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[119]   ;
; -1.051 ; -1.051       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]|datac        ;
; -1.044 ; -1.044       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[66]    ;
; -1.041 ; -1.041       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]|datad        ;
; -1.041 ; -1.041       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]|datac         ;
; -1.039 ; -1.039       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]|datad        ;
; -1.037 ; -1.037       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[165]|datad        ;
; -1.036 ; -1.036       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[142]   ;
; -1.034 ; -1.034       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[135]|datad        ;
; -1.034 ; -1.034       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[68]~1890|combout  ;
; -1.034 ; -1.034       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[128]   ;
; -1.032 ; -1.032       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[165]   ;
; -1.029 ; -1.029       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1866|combout ;
; -1.029 ; -1.029       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[135]   ;
; -1.025 ; -1.025       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[68]~1890|dataa    ;
; -1.020 ; -1.020       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]|datad          ;
; -1.020 ; -1.020       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1866|dataa   ;
; -1.018 ; -1.018       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[126]   ;
; -1.015 ; -1.015       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]|datac        ;
; -1.015 ; -1.015       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0]     ;
; -1.009 ; -1.009       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[62]    ;
; -1.008 ; -1.008       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[109]|datad        ;
; -1.006 ; -1.006       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[62]|datac         ;
; -1.005 ; -1.005       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[202]   ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[109]   ;
; -1.002 ; -1.002       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[202]|datac        ;
; -0.999 ; -0.999       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[192]|datad        ;
; -0.997 ; -0.997       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[195]   ;
; -0.996 ; -0.996       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|combout   ;
; -0.995 ; -0.995       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1803|combout ;
; -0.995 ; -0.995       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[196]|datad        ;
; -0.995 ; -0.995       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[134]   ;
; -0.994 ; -0.994       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[68]~1889|combout  ;
; -0.994 ; -0.994       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[192]   ;
; -0.992 ; -0.992       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[134]|datac        ;
; -0.992 ; -0.992       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|combout  ;
; -0.990 ; -0.990       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]|datad        ;
; -0.990 ; -0.990       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[196]   ;
; -0.990 ; -0.990       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[200]   ;
; -0.989 ; -0.989       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|combout ;
; -0.989 ; -0.989       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1865|combout ;
; -0.987 ; -0.987       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[200]|datac        ;
; -0.987 ; -0.987       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]~2010|combout  ;
; -0.985 ; -0.985       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]|datad        ;
; -0.985 ; -0.985       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|datab     ;
; -0.985 ; -0.985       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[231]   ;
; -0.984 ; -0.984       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]~2010|datac    ;
; -0.982 ; -0.982       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|datad     ;
; -0.981 ; -0.981       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[195]|dataa        ;
; -0.981 ; -0.981       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|datab    ;
; -0.980 ; -0.980       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[151]   ;
; -0.978 ; -0.978       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]|datad        ;
; -0.978 ; -0.978       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|datab   ;
; -0.978 ; -0.978       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]~1817|datad   ;
; -0.977 ; -0.977       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|combout   ;
; -0.976 ; -0.976       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]~1848|datad   ;
; -0.975 ; -0.975       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[63]    ;
; -0.974 ; -0.974       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]~1817|combout ;
; -0.973 ; -0.973       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[165]~1802|combout ;
; -0.973 ; -0.973       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[110]   ;
; -0.972 ; -0.972       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]~1848|combout ;
; -0.972 ; -0.972       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]|datac         ;
; -0.970 ; -0.970       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[165]~1802|datac   ;
; -0.969 ; -0.969       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[173]|datad        ;
; -0.967 ; -0.967       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]~1952|datad   ;
; -0.966 ; -0.966       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[202]~1763|combout ;
; -0.965 ; -0.965       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1905|combout   ;
; -0.964 ; -0.964       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]~2009|combout  ;
; -0.964 ; -0.964       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[173]   ;
; -0.962 ; -0.962       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]~1952|combout ;
; -0.962 ; -0.962       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]~1816|combout ;
; -0.960 ; -0.960       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]~1847|combout ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk12M'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.630  ; 9.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.370 ; 10.370       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.606 ; 19.822       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[0]                 ;
; 19.606 ; 19.822       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[1]                 ;
; 19.606 ; 19.822       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 19.606 ; 19.822       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 19.606 ; 19.822       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|rden_b_store                     ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|rden_b_store                       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; 639.785  ; 640.001      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.813  ; 639.997      ; 0.184          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.993  ; 639.993      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 639.998  ; 639.998      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 639.998  ; 639.998      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 640.002  ; 640.002      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 640.002  ; 640.002      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 640.007  ; 640.007      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 1278.000 ; 1280.000     ; 2.000          ; Min Period       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.811 ; 6.605 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.929 ; 4.299 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 5.811 ; 6.605 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.520 ; 6.440 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.764 ; 4.008 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 4.764 ; 5.560 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 5.520 ; 6.440 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 3.423 ; 4.486 ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.897 ; 2.055 ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 3.423 ; 4.486 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 2.630 ; 3.564 ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.130 ; 1.718 ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 2.630 ; 3.564 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 4.168 ; 4.986 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 2.397 ; 2.800 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 4.168 ; 4.986 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 1.065 ; 1.751 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 1.526 ; 2.312 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 1.158 ; 1.885 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 1.592 ; 2.385 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 3.078 ; 3.821 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 3.078 ; 3.821 ; Fall       ; clk12M                                            ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -0.886 ; -1.337 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -0.886 ; -1.337 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.083 ; -2.683 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.541 ; -1.912 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.541 ; -1.912 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -2.058 ; -2.686 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.341 ; -4.111 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.320  ; 0.949  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.320  ; 0.949  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.318 ; -1.134 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.174  ; 0.791  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.174  ; 0.791  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.476 ; -1.280 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; -0.328 ; -0.910 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -1.031 ; -1.446 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -2.713 ; -3.485 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.439 ; -1.045 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.334 ; -0.934 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; -0.328 ; -0.910 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.471 ; -1.083 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -1.559 ; -2.243 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -1.559 ; -2.243 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.001 ; 3.154 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.708 ; 2.813 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.001 ; 3.154 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.650 ; 2.732 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.758 ; 2.836 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.946 ; 3.061 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.711 ; 2.799 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.946 ; 3.061 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.834 ; 2.924 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.735 ; 2.818 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.854 ; 2.991 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.033 ; 3.144 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.985 ; 3.141 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.033 ; 3.144 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.705 ; 2.817 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.805 ; 2.892 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.237 ; 3.403 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.373 ; 2.451 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.429 ; 2.528 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.710 ; 2.856 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.373 ; 2.451 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.476 ; 2.551 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.432 ; 2.516 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.432 ; 2.516 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.656 ; 2.766 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.549 ; 2.635 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.455 ; 2.534 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.569 ; 2.700 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.425 ; 2.532 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.695 ; 2.844 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.740 ; 2.846 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.425 ; 2.532 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.522 ; 2.605 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.935 ; 3.095 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+------------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Clock                                                ; Setup     ; Hold     ; Recovery ; Removal  ; Minimum Pulse Width ;
+------------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Worst-case Slack                                     ; -13.888   ; -3.794   ; -2.978   ; -4.366   ; -3.000              ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -13.888   ; 0.188    ; -2.978   ; 0.776    ; 19.606              ;
;  CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.324     ; -0.634   ; N/A      ; N/A      ; 639.749             ;
;  CLOCK_50                                            ; N/A       ; N/A      ; N/A      ; N/A      ; 9.585               ;
;  SW[0]                                               ; -4.666    ; -3.794   ; -0.550   ; -4.366   ; -3.000              ;
;  clk12M                                              ; -7.235    ; 0.303    ; -1.251   ; 0.023    ; -2.174              ;
; Design-wide TNS                                      ; -3418.706 ; -337.193 ; -178.295 ; -103.44  ; -1795.074           ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -1338.284 ; 0.000    ; -156.906 ; 0.000    ; 0.000               ;
;  CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; -0.634   ; N/A      ; N/A      ; 0.000               ;
;  CLOCK_50                                            ; N/A       ; N/A      ; N/A      ; N/A      ; 0.000               ;
;  SW[0]                                               ; -909.248  ; -336.615 ; -2.321   ; -103.440 ; -1409.842           ;
;  clk12M                                              ; -1171.174 ; 0.000    ; -19.068  ; 0.000    ; -385.232            ;
+------------------------------------------------------+-----------+----------+----------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 10.360 ; 10.846 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.969  ; 7.156  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 10.360 ; 10.846 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 9.841  ; 10.403 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.526  ; 6.637  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 8.174  ; 8.714  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 9.841  ; 10.403 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 6.075  ; 6.761  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 3.043  ; 3.044  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 6.075  ; 6.761  ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 5.296  ; 5.739  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.661  ; 2.884  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 5.296  ; 5.739  ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 7.338  ; 7.911  ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 4.193  ; 4.307  ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 7.338  ; 7.911  ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 1.893  ; 2.379  ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 2.619  ; 3.185  ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 2.051  ; 2.576  ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 2.738  ; 3.307  ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 5.439  ; 5.923  ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 5.439  ; 5.923  ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -0.886 ; -1.337 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -0.886 ; -1.337 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.083 ; -2.683 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.541 ; -1.912 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.541 ; -1.912 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -2.058 ; -2.686 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.341 ; -4.111 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 2.109  ; 1.941  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.109  ; 1.941  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.318 ; -1.134 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.401  ; 1.245  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.401  ; 1.245  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.476 ; -1.280 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; -0.328 ; -0.871 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -1.031 ; -1.446 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -2.713 ; -3.485 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.439 ; -1.032 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.334 ; -0.891 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; -0.328 ; -0.871 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.471 ; -1.083 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -1.559 ; -2.243 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -1.559 ; -2.243 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.035 ; 5.073 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.533 ; 4.574 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 5.035 ; 5.073 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.434 ; 4.455 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.616 ; 4.645 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.939 ; 4.997 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.508 ; 4.548 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.939 ; 4.997 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.780 ; 4.769 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.595 ; 4.604 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.724 ; 4.830 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.088 ; 5.109 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.942 ; 5.057 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.088 ; 5.109 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.441 ; 4.536 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.692 ; 4.720 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.496 ; 5.512 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.373 ; 2.451 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.429 ; 2.528 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.710 ; 2.856 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.373 ; 2.451 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.476 ; 2.551 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.432 ; 2.516 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.432 ; 2.516 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.656 ; 2.766 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.549 ; 2.635 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.455 ; 2.534 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.569 ; 2.700 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.425 ; 2.532 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.695 ; 2.844 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.740 ; 2.846 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.425 ; 2.532 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.522 ; 2.605 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.935 ; 3.095 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; clk12M                                            ; clk12M                                              ; 0        ; 17664    ; 0        ; 310      ;
; SW[0]                                             ; clk12M                                              ; 1688     ; 888      ; 0        ; 0        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 233354   ; 336      ; 10050    ; 112      ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 69361    ; 114481   ; 1183     ; 298      ;
; clk12M                                            ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                               ; 0        ; 32002    ; 0        ; 28778    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 16835    ; 0        ; 6788     ; 0        ;
; SW[0]                                             ; SW[0]                                               ; 1099     ; 1099     ; 1074     ; 1074     ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; clk12M                                            ; clk12M                                              ; 0        ; 17664    ; 0        ; 310      ;
; SW[0]                                             ; clk12M                                              ; 1688     ; 888      ; 0        ; 0        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 233354   ; 336      ; 10050    ; 112      ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 69361    ; 114481   ; 1183     ; 298      ;
; clk12M                                            ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                               ; 0        ; 32002    ; 0        ; 28778    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 16835    ; 0        ; 6788     ; 0        ;
; SW[0]                                             ; SW[0]                                               ; 1099     ; 1099     ; 1074     ; 1074     ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; SW[0]                                             ; clk12M                                            ; 0        ; 0        ; 20       ; 20       ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 58       ; 58       ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                             ; 0        ; 868      ; 0        ; 868      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                             ; 1092     ; 0        ; 1092     ; 0        ;
; SW[0]                                             ; SW[0]                                             ; 56       ; 56       ; 56       ; 56       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; SW[0]                                             ; clk12M                                            ; 0        ; 0        ; 20       ; 20       ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 58       ; 58       ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                             ; 0        ; 868      ; 0        ; 868      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                             ; 1092     ; 0        ; 1092     ; 0        ;
; SW[0]                                             ; SW[0]                                             ; 56       ; 56       ; 56       ; 56       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 629   ; 629  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Jun 09 13:17:08 2024
Info: Command: quartus_sta RAMCore2 -c RAMCore2
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 328 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RAMCore2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK25|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK25|altpll_component|auto_generated|pll1|clk[0]} {CLK25|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 64 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk12M clk12M
    Info (332105): create_clock -period 1.000 -name SW[0] SW[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.888           -1338.284 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.235           -1171.174 clk12M 
    Info (332119):    -4.666            -909.248 SW[0] 
    Info (332119):     0.324               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -3.794
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.794            -336.615 SW[0] 
    Info (332119):    -0.578              -0.578 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.569               0.000 clk12M 
Info (332146): Worst-case recovery slack is -2.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.978            -156.906 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.251             -19.068 clk12M 
    Info (332119):    -0.550              -2.321 SW[0] 
Info (332146): Worst-case removal slack is -4.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.366            -103.440 SW[0] 
    Info (332119):     0.023               0.000 clk12M 
    Info (332119):     1.442               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1409.842 SW[0] 
    Info (332119):    -2.174            -385.232 clk12M 
    Info (332119):     9.825               0.000 CLOCK_50 
    Info (332119):    19.619               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.754               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.453           -1199.318 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.497           -1043.497 clk12M 
    Info (332119):    -3.992            -782.119 SW[0] 
    Info (332119):     0.442               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -3.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.298            -307.305 SW[0] 
    Info (332119):    -0.634              -0.634 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.512               0.000 clk12M 
Info (332146): Worst-case recovery slack is -2.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.644            -139.669 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.184             -18.088 clk12M 
    Info (332119):    -0.522              -2.076 SW[0] 
Info (332146): Worst-case removal slack is -3.842
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.842             -91.203 SW[0] 
    Info (332119):     0.127               0.000 clk12M 
    Info (332119):     1.264               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1175.460 SW[0] 
    Info (332119):    -2.174            -385.232 clk12M 
    Info (332119):     9.785               0.000 CLOCK_50 
    Info (332119):    19.615               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.749               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.272
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.272            -784.067 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.356            -635.218 clk12M 
    Info (332119):    -2.505            -429.454 SW[0] 
    Info (332119):     0.368               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -2.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.379            -276.331 SW[0] 
    Info (332119):    -0.380              -0.380 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.188               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.303               0.000 clk12M 
Info (332146): Worst-case recovery slack is -2.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.120            -111.772 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.458              -6.632 clk12M 
    Info (332119):    -0.232              -0.598 SW[0] 
Info (332146): Worst-case removal slack is -2.662
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.662             -62.156 SW[0] 
    Info (332119):     0.256               0.000 clk12M 
    Info (332119):     0.776               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -687.644 SW[0] 
    Info (332119):    -1.000            -188.000 clk12M 
    Info (332119):     9.585               0.000 CLOCK_50 
    Info (332119):    19.606               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.785               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4705 megabytes
    Info: Processing ended: Sun Jun 09 13:17:10 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


