$date
	Mon Dec 13 10:55:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! D_OUT [7:0] $end
$var reg 1 " CLK $end
$var reg 8 # D_IN [7:0] $end
$var reg 1 $ EN $end
$scope module x $end
$var wire 1 " CLK $end
$var wire 8 % D_IN [7:0] $end
$var wire 1 $ EN $end
$var reg 8 & D_OUT [7:0] $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
b1 %
1$
b1 #
0"
bx !
$end
#5
b1 !
b1 &
b1000 '
1"
#10
0"
#15
b1000 '
1"
#20
0"
0$
b0 #
b0 %
#25
b1000 '
1"
#30
0"
#35
b1000 '
1"
#40
0"
b1 #
b1 %
#45
b1000 '
1"
#50
0"
#55
b1000 '
1"
#60
0"
1$
b0 #
b0 %
#65
b0 !
b0 &
b1000 '
1"
#70
0"
#75
b1000 '
1"
#80
0"
b11 #
b11 %
#85
b11 !
b11 &
b1000 '
1"
#90
0"
#95
b1000 '
1"
#100
0"
0$
b1101 #
b1101 %
#105
b1000 '
1"
#110
0"
#115
b1000 '
1"
#120
0"
1$
#125
b1101 !
b1101 &
b1000 '
1"
#130
0"
#135
b1000 '
1"
#140
0"
#145
b1000 '
1"
#150
0"
#155
b1000 '
1"
#160
0"
b1111110 #
b1111110 %
#165
b1111110 !
b1111110 &
b1000 '
1"
#170
0"
