field logic repair deep micron cmos processor massoud mokhtarpour ghahroodi mark comput scienc univers southampton southampton ibj abstract ultra deep micron cmos chip function correct reliabl earli post fabric life entir life span paper architectur level field repair techniqu key idea trade area reliabl repair featur system keep power perform overhead low case perman fault spare block will replac faulti block fli shut main logic block partial threshold voltag recoveri achiev will allevi age delay time issu techniqu avoid fatal shut down system will decreas time avail system will preserv implement propos idea pipelin processor core convent asic design flow simul toler area overhead power overhead dramat increas reliabl decreas downtim processor introduct semiconductor manufactur continu provid smaller featur size lower power higher densiti lower cost function trend posit number negat side effect includ increas semiconductor paramet variabl increas sensit soft error lower devic yield lifetim generat devic decreas lower reliabl margin shorter product lifetim demonstr averag time failur mttf modern day superscalar pro cessor drop technolog node design reliabl resili long term identifi major challeng key focus area upcom year intern technolog roadmap semiconductor itr report reliabl factor safeti robust well resili malfunct address depend system infrastructur system internet bank stock market electr power network requir depend ensur social stabil case hour day day year provid level depend avail make reliabl electron system unreli cmos compon keep overhead low major challeng paper techniqu retain function cmos circuit processor pres enc reliabl issu lead perman fault keep overhead afford evalu reliabl propos techniqu markov model nasa sure reliabl program major reliabl issu ultra deep micron cmos time depend dielectr breakdown tddb wear continu scale mosfet devic requir ultra thin gate dielectr control short channel reduc reliabl dielectr layer lead dielectr breakdown time format conduct path oxid substrat studi electron fluenc current energi voltag drive factor wear eventu breakdown oxid breakdown categor hard breakdown hbd soft breakdown sbd hbd fatal design sbd event failur cmos devic will affect perform circuit typic soft breakdown leakag current larger pre stress tunnel charac terist time leakag current continu increas final hard breakdown tddb studi three decad exact physic mechan remain unclear process driven voltag temperatur limit thermal damag caus tddb power dissip reduc suppli voltag reduc percol path current decreas negat bias temperatur instabl nbti hot carrier inject hci negat bias temperatur instabl nbti pmosfet consid major reliabl issu ultra deep micron analogu digit integr circuit phenomenon occur pmos tran sistor turn high temperatur gate pmos transistor negat bias respect substrat reduc drive current threshold voltag vth shift result princip degrad issu mosfet hot electron induc depassiv inter face limit oper lifetim transistor hot carrier inject degrad transconduct cmos devic shift key devic paramet threshold voltag threshold voltag partial recov gate bias switch vth recoveri logarithm time depend illustr substanti recoveri vth observ electr stress interrupt reliabl depend avail reliabl typic quantifi mtbf time failur repair devic mttf time failur repair devic repair system mtbf sum time mttfs devic mttr time repair restor system assum function proper lifetim determin level fault system malfunct accept rang util avail factor avail defin time total time time time time practic assess avail factor system tempor element replac ele ment repres requir function system depend situat desir purpos system avail factor defin respect effect time work time time repair mainten time definit avail call inher avail repres mttf mttf mttr mttf mtbf simplic extra time compon ignor wait mainten time recoveri time ideal time compon comput mttr mainten time correct consid increas reliabl system fault toler techniqu base redund time spatial main hardwar base redund major vote redund tmr stand redund hybrid modular redund hmr major techniqu general believ modular redun danci system reliabl stand redund system instanc reliabl modular redund system tmr three redund compon equal reliabl compon assum fault detect coverag formul rtmr hand reliabl stand redund system redund compon equal reliabl compon assum fault detect coverag general express rstand reliabl stand redund system higher reliabl tmr system allr decept comparison tmr system higher fault detect coverag featur data comparison natur higher reliabl shorter tmr system life critic applic shorter mission time overhead system term power consumpt extrem high field repair cmos circuit design motiv discuss reliabl issu time depend dielectr breakdown tddb hot carrier inject hci negat bias temperatur instabl nbti degrad inevit ultra deep micron era phenomena manifest perform degrad time error hard error chip lead total perman failur processor challeng increas maintain cmos system circuit malfunct detect major reliabl issu inevit goal decreas downtim mttr system mtbf countdown clock start devic stress hardwar power devic degrad happen devic perman electr field transistor channel report impact aforement reliabl issu threshold voltag shift cmos devic recov remov stress devic turn fact account propos idea logic field repair increas avail factor provid logic spare block chip cold swap scope will logic part design memori block ram cell protect memori block ecc method architectur solut increas reliabl processor logic spare block key point trade area reliabl power perform overhead low keep processor run presenc perman fault field logic repair hard error fatal system shut set failur prevent system carri applic subset applic drop applic aliv concept grace degrad main idea provid logic spare block architectur event perman fault defect faulti logic block replac spare block depict fig maintain function grace degrad preserv vital function faulti logic block sphere replic level granular sphere replic determin logic boundari logic block physic replic size level granular sphere replic vari will lead differ implement complex versus avail trade off spare block vari simpl logic gate processor core spare block exact replica logic block function equival structur logic block canon form physic implement propos exampl reviriego figur general idea logic field repair spare logic block exact replica relev logic block function equival structur reduc function spare block simplifi version logic block smaller size reduc level function servic presenc perman fault defect main logic block fail complet spare block design util grace degrad phase perman fault defect easiest approach processor core spare block replic procedur event perman fault dual core processor faulti core shut core power core level cost clock cycl initi execut instruct switch spare block pipelin level cost clock cycl system higher avail lower downtim case safeti critic comput applic work defin logic spare block pipelin stage processor core favour increas avail decreas downtim noteworthi mention huge differ power consumpt propos method modular redund method dmr tmr main core switch con troller spare block turn need time logic spare block turn faulti defect counterpart will turn power consumpt overhead low spare block will immun age nbti hci effect time system will lower replac swap faulti chip replac will happen chip switch logic block happen chip delay downtim limit clock cycl reliabl system consid equal reliabl stand redund system redund compon power overhead field repair system lower stand tmr system chip cold swap mechan reliabl field repair system rifr number spare block reliabl block activ block spare block assum fault detect switch mechan flawless express rifr rifr function number spare block spare block detriment reliabl system accompani unaccept overhead evalu reliabl system nasa sure program sure reliabl analysi tool comput solv semi markov model base bound theorem probabl system mission time enter death state bound lower bound upper bound sure tool analyz fault toler featur reconfigur system investig reliabl mission critic comput system probabilist boundari comput close complex system sure bound theorem algebra solut comput effici sure option paramet variabl rang valu autom sensit analysi system analys markov reliabl model system sure state transit defin earli analysi process system experiment reliabl data simplic start assumpt exact issu process compon mission time failur rate instanc assum tmr system processor failur rate rang mission time hour sure program calcul upper lower bound probabl system failur bound provid accur estim system failur plot fig probabl failur tmr system ifr system failur rate mission time probabl failur order magnitud fig figur sure plot tmr system mission time hour field logic repair pipelin level evalu propos field logic repair method simpl custom processor core technolog convent asic design flow bit processor core stage pipelin pipelin stage logic block fig pipelin stage connect switch box switch box implement multiplexor cell standard cell librari pariti error detect pariti bit bit signal pipelin stage pariti circuit pipelin regist pipelin stage cost error code decod logic typic amort bit note idea replic logic part regist file memori block memori block protect ecc usual design multiplex base switch box pariti error detect circuit control unit core rtl power gate circuit place rout stage pariti error last number clock cycl figur sure plot general field repair system mission time hour consid perman fault faulti pipelin stage will shut pipelin will flush spare pipelin block will turn control unit control unit charg power manag avoid drop simultan switch capacit turn block daisi chain style avoid rush current control implement rail checker scheme switch box compris multiplexor cell bit fig vhdl structur block instanti rtl code connect pipelin block check control control base duplic comparison scheme duplic copi control complement output comparison total check tsc rail checker trc copi control function receiv input differenti transient fault perman fault techniqu adjust counter control block error number clock cycl error will assum perman perman fault will clock cycl input output valu flip flop compar clock cycl identifi transient effect event perman delay fault logic block pipelin stage case control flush pipelin avoid ongo instruct commit turn faulti block turn spare block figur propos architectur figur switch singl bit cost transistor cell librari equal flip flop size run instruct case system lose clock cycl longer period time swap faulti chip avoid total shut system reliabl architectur equal rifr pipelin rswrctrl reliabl logic block pipelin stage case fault coverag factor rctrl reliabl control rsw reliabl switch box assumpt fault coverag fig markov model system system state compon oper processor switch box control fail failur rate current pipelin stage function core run consid processor pipelin stage current failur rate switch box failur rate control note sum rate failur transit state add sum failur rate fail compon properti true oper state reliabl model figur markov model ifr pipelin level overhead comparison fig total area overhead simpl core logic block duplic control unit switch box spare block dynam power overhead leakag power overhead control unit switch box delay overhead caus error detect mechan switch box figur area power perform comparison origin core field repair core test phase circuit reliabl issu age effect model singl stuck fault delay fault inject main pipelin decod execut unit core clock frequenc mhz pre defin set instruct origin core ifr core level perman fault origin core fatal shut core ifr core normal function status microsecond tabl tabl ifr core fault test design fault recoveri time ifr core stuck decod unit ifr core stuck execut unit ifr core delay decod unit ifr core delay execut unit fig contribut logic compon includ pipelin stage predecod unit decod unit execut unit total area power consumpt specif simpl core noteworthi mention contribut logic total area decreas modern processor size chip memori block cach increas rapid appli techniqu realist modern processor will result proport lower area overhead report itr roadmap report trend processor chip contribut memori part term area predict order magnitud higher logic area overhead propos techniqu will justifi reliabl comparison compar reliabl system sure program probabl failur simplex core failur rate rang mission time hour fig figur contribut processor pipelin stage total area power consumpt failur rate mission time graph fig probabl failur ifr system lower simplex core depict fig compon higher failur rate compon processor higher failur rate simplex system higher failur probabl ifr system consid rang failur rate probabl failur simplex core start failur rate probabl failur ifr version core start failur rate probabl failur simplex core close ifr core ifr core reliabl compar simplex cost toler minor power perform overhead area overhead conclus paper logic field repair techniqu udsm cmos processor design present mtbf countdown clock start devic stress hardwar power devic degrad happen devic perman trade area increas reliabl provid spare logic block will turn case logic block lose function fatal shut will prevent implement propos idea pipelin processor core convent asic design flow simul toler area overhead power overhead dramat increas reliabl decreas downtim processor report itr roadmap report trend processor chip contribut memori part term area predict order magnitud higher logic area overhead propos techniqu will justifi reliabl benefit architectur assess markov model nasa sure reliabl program turn block threshold voltag partial recov initi gate bias switch relat vth recoveri reward allevi probabl figur sure plot probabl failur simplex core delay fault logic block group critic path need turn age induc delay fault secondari spare block refer srinivasan adv bose river lifetim reliabl architectur solut micro ieee june intern technolog roadmap semiconductor intern technolog roadmap semicon ductor semiconductor industri associ link htm access semiconductor industri associ lapri depend comput fault toler concept terminolog fault toler comput highlight twenti year twenti intern symposium jun kanekawa ibe suga uematsu depend electron system mitig hardwar failur soft error electro magnet disturb springer nov figur sure plot probabl failur ifr core lee marculescu chieh mitig lifetim underestim system level approach consid temperatur variat correl failur mechan march fleetwood schrimpf defect microelectron materi devic crc press nov nan choi tddb base perform variat combin logic deepli scale cmos technolog qualiti electron design isq intern symposium march schroder babcock negat bias temperatur instabl road cross deep submicron silicon semiconductor manufactur journal appli physic jul krishnan reddi chakravarthi rodriguez john krishnan nbti impact transistor circuit model mechan scale effect mosfet electron devic meet iedm technic digest ieee intern dec hess regist mcmahon tuttl akta ravaioli lyde kizily theori channel hot carrier degrad mosfet physica condens matter denai parthasarathi ribe rey tauriac revil bravaix huard perrier fli character nbti ultra thin gate oxid electron devic meet iedm technic digest ieee intern dec ershov saxena karbasi winter minehan babcock lindley clifton redford shibkov dynam recoveri negat bias temperatur instabl type metal semiconductor field transistor appli physic letter aug chen chuah chan ang zheng jin kwong dynam nbti pmos transistor impact devic lifetim reliabl physic symposium proceed annual ieee intern march april denai bravaix huard parthasarathi guerin ribe perrier mairi roy paradigm shift nbti character ultra scale cmos technolog reliabl physic sym posium proceed annual ieee intern march lazzaroni reliabl engin basic concept applic ict springer sep lala check fault toler digit design morgan kaufmann mishra mitra gauthier ioannou konto chatti seguin halbach teract esd nbti hci technolog reliabl physic symposium proceed annual ieee intern april glass lukasiewycz haubelt teich incorpor grace degrad embed system design design autom test europ confer exhibit april randel lee treleaven reliabl issu comput system design acm comput surv jun onlin http reviriego bleakley maestro divers doubl modular redund direct soft error detect correct design test ieee april butler johnson techniqu model reliabl fault toler system markov state space approach nasa refer public 