#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Mon Apr 10 15:37:10 2017
# Process ID: 4020
# Log file: C:/Users/13400002/sigma_delta/vivado.log
# Journal file: C:/Users/13400002/sigma_delta\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/13400002/sigma_delta/sigma_delta.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_64bit/Vivado/2014.4/data/ip'.
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sigma_delta' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
"xvlog -m64 -prj sigma_delta_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sources_1/new/sigma_delta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_64bit/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 81bff3d55dbd4933a7fa64b86f281bfb --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sigma_delta_behav xil_defaultlib.sigma_delta xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sigma_delta
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sigma_delta_behav

****** Webtalk v2014.4.1 (64-bit)
  **** SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
  **** IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 10 15:37:37 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx_64bit/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 15:37:37 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 737.512 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sigma_delta_behav -key {Behavioral:sim_1:Functional:sigma_delta} -tclbatch {sigma_delta.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source sigma_delta.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sigma_delta_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 737.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 751.496 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sigma_delta' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
"xvlog -m64 -prj sigma_delta_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sources_1/new/sigma_delta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_64bit/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 81bff3d55dbd4933a7fa64b86f281bfb --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sigma_delta_behav xil_defaultlib.sigma_delta xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sigma_delta
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sigma_delta_behav

****** Webtalk v2014.4.1 (64-bit)
  **** SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
  **** IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 10 15:40:43 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx_64bit/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 15:40:43 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 751.496 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sigma_delta_behav -key {Behavioral:sim_1:Functional:sigma_delta} -tclbatch {sigma_delta.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source sigma_delta.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sigma_delta_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 751.496 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/sigma_delta_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sigma_delta_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
"xvlog -m64 -prj sigma_delta_tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sources_1/new/sigma_delta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sim_1/new/sigma_delta_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_64bit/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 81bff3d55dbd4933a7fa64b86f281bfb --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sigma_delta_tb_behav xil_defaultlib.sigma_delta_tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sigma_delta
Compiling module xil_defaultlib.sigma_delta_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sigma_delta_tb_behav

****** Webtalk v2014.4.1 (64-bit)
  **** SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
  **** IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 10 15:43:18 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx_64bit/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 15:43:18 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 751.496 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sigma_delta_tb_behav -key {Behavioral:sim_1:Functional:sigma_delta_tb} -tclbatch {sigma_delta_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source sigma_delta_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File data.txt referenced on C:/Users/13400002/sigma_delta/sigma_delta.srcs/sim_1/new/sigma_delta_tb.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sigma_delta_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 753.781 ; gain = 2.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 757.473 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/sigma_delta_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sigma_delta_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
"xvlog -m64 -prj sigma_delta_tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sources_1/new/sigma_delta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sim_1/new/sigma_delta_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_64bit/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 81bff3d55dbd4933a7fa64b86f281bfb --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sigma_delta_tb_behav xil_defaultlib.sigma_delta_tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sigma_delta
Compiling module xil_defaultlib.sigma_delta_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sigma_delta_tb_behav

****** Webtalk v2014.4.1 (64-bit)
  **** SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
  **** IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 10 15:46:41 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx_64bit/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 15:46:41 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 757.473 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sigma_delta_tb_behav -key {Behavioral:sim_1:Functional:sigma_delta_tb} -tclbatch {sigma_delta_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source sigma_delta_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File data.txt referenced on C:/Users/13400002/sigma_delta/sigma_delta.srcs/sim_1/new/sigma_delta_tb.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
rdata:
          0:xxxx
          1:xxxx
          2:xxxx
          3:xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sigma_delta_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 757.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 763.086 ; gain = 5.277
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/sigma_delta_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sigma_delta_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
"xvlog -m64 -prj sigma_delta_tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sources_1/new/sigma_delta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sim_1/new/sigma_delta_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_64bit/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 81bff3d55dbd4933a7fa64b86f281bfb --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sigma_delta_tb_behav xil_defaultlib.sigma_delta_tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sigma_delta
Compiling module xil_defaultlib.sigma_delta_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sigma_delta_tb_behav

****** Webtalk v2014.4.1 (64-bit)
  **** SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
  **** IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 10 15:47:47 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx_64bit/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 15:47:47 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 763.086 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sigma_delta_tb_behav -key {Behavioral:sim_1:Functional:sigma_delta_tb} -tclbatch {sigma_delta_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source sigma_delta_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File data.txt referenced on C:/Users/13400002/sigma_delta/sigma_delta.srcs/sim_1/new/sigma_delta_tb.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
rdata:
          0:xxxx
          1:xxxx
          2:xxxx
          3:xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sigma_delta_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 772.938 ; gain = 9.852
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 772.938 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/sigma_delta_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sigma_delta_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
"xvlog -m64 -prj sigma_delta_tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sources_1/new/sigma_delta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sim_1/new/sigma_delta_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_64bit/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 81bff3d55dbd4933a7fa64b86f281bfb --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sigma_delta_tb_behav xil_defaultlib.sigma_delta_tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sigma_delta
Compiling module xil_defaultlib.sigma_delta_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sigma_delta_tb_behav

****** Webtalk v2014.4.1 (64-bit)
  **** SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
  **** IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 10 15:49:26 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx_64bit/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 15:49:26 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 772.938 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sigma_delta_tb_behav -key {Behavioral:sim_1:Functional:sigma_delta_tb} -tclbatch {sigma_delta_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source sigma_delta_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
rdata:
          0:4000
          1:4645
          2:4c7c
          3:5293
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sigma_delta_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 772.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 850.500 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/sigma_delta_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sigma_delta_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
"xvlog -m64 -prj sigma_delta_tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sources_1/new/sigma_delta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sim_1/new/sigma_delta_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_64bit/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 81bff3d55dbd4933a7fa64b86f281bfb --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sigma_delta_tb_behav xil_defaultlib.sigma_delta_tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sigma_delta
Compiling module xil_defaultlib.sigma_delta_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sigma_delta_tb_behav

****** Webtalk v2014.4.1 (64-bit)
  **** SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
  **** IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 10 15:53:04 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx_64bit/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 15:53:04 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 850.500 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sigma_delta_tb_behav -key {Behavioral:sim_1:Functional:sigma_delta_tb} -tclbatch {sigma_delta_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source sigma_delta_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sigma_delta_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 850.500 ; gain = 0.000
run all
$finish called at time : 2550 ns : File "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sim_1/new/sigma_delta_tb.v" Line 50
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 855.684 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 855.684 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 2560 ns
run 2560 ns
set_property -name {xsim.simulate.runtime} -value {2560ns} -objects [current_fileset -simset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 855.684 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/sigma_delta_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sigma_delta_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
"xvlog -m64 -prj sigma_delta_tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sources_1/new/sigma_delta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sim_1/new/sigma_delta_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_64bit/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 81bff3d55dbd4933a7fa64b86f281bfb --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sigma_delta_tb_behav xil_defaultlib.sigma_delta_tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sigma_delta
Compiling module xil_defaultlib.sigma_delta_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sigma_delta_tb_behav

****** Webtalk v2014.4.1 (64-bit)
  **** SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
  **** IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/xsim.dir/sigma_delta_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 10 15:56:49 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx_64bit/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 15:56:49 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 855.684 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sigma_delta_tb_behav -key {Behavioral:sim_1:Functional:sigma_delta_tb} -tclbatch {sigma_delta_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source sigma_delta_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2560ns
$finish called at time : 2550 ns : File "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sim_1/new/sigma_delta_tb.v" Line 50
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sigma_delta_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2560ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 859.258 ; gain = 3.574
