- status: 0 - openlane design prep
  runtime_s: 5.18
  runtime_ts: 0h0m5s182ms
- status: 1 - synthesis - yosys
  runtime_s: 2.34
  runtime_ts: 0h0m2s343ms
- status: 2 - sta - openroad
  runtime_s: 0.72
  runtime_ts: 0h0m0s722ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 1.46
  runtime_ts: 0h0m1s455ms
- status: 4 - ioplace - openroad
  runtime_s: 0.72
  runtime_ts: 0h0m0s721ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.71
  runtime_ts: 0h0m0s711ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.74
  runtime_ts: 0h0m0s738ms
- status: 7 - global placement - openroad
  runtime_s: 1.35
  runtime_ts: 0h0m1s350ms
- status: 8 - sta - openroad
  runtime_s: 0.71
  runtime_ts: 0h0m0s710ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 2.58
  runtime_ts: 0h0m2s577ms
- status: 10 - detailed placement - openroad
  runtime_s: 1.04
  runtime_ts: 0h0m1s36ms
- status: 11 - sta - openroad
  runtime_s: 0.85
  runtime_ts: 0h0m0s846ms
- status: 12 - cts - openroad
  runtime_s: 61.69
  runtime_ts: 0h1m1s691ms
- status: 13 - sta - openroad
  runtime_s: 1.28
  runtime_ts: 0h0m1s278ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 3.58
  runtime_ts: 0h0m3s577ms
- status: 15 - resizer design optimizations - openroad
  runtime_s: 2.98
  runtime_ts: 0h0m2s982ms
- status: 16 - sta - openroad
  runtime_s: 1.56
  runtime_ts: 0h0m1s560ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 3.25
  runtime_ts: 0h0m3s246ms
- status: 18 - sta - openroad
  runtime_s: 1.54
  runtime_ts: 0h0m1s544ms
- status: 20 - write verilog - openroad
  runtime_s: 1.16
  runtime_ts: 0h0m1s159ms
- status: 21 - sta - openroad
  runtime_s: 1.14
  runtime_ts: 0h0m1s143ms
- status: 21 - global routing - openroad
  runtime_s: 1.14
  runtime_ts: 0h0m1s143ms
- status: 22 - fill insertion - openroad
  runtime_s: 1.31
  runtime_ts: 0h0m1s312ms
- status: 23 - detailed_routing - openroad
  runtime_s: 28.69
  runtime_ts: 0h0m28s692ms
- status: 24 - wire lengths - openlane
  runtime_s: 2.07
  runtime_ts: 0h0m2s73ms
- status: 25 - parasitics extraction - openroad
  runtime_s: 2.09
  runtime_ts: 0h0m2s88ms
- status: 26 - sta - openroad
  runtime_s: 3.91
  runtime_ts: 0h0m3s914ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 0.91
  runtime_ts: 0h0m0s912ms
- status: 28 - sta - openroad
  runtime_s: 2.17
  runtime_ts: 0h0m2s172ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 0.87
  runtime_ts: 0h0m0s874ms
- status: 30 - sta - openroad
  runtime_s: 2.3
  runtime_ts: 0h0m2s297ms
- status: 31 - sta - openroad
  runtime_s: 0.94
  runtime_ts: 0h0m0s942ms
- status: 32 - ir drop report - openroad
  runtime_s: 0.8
  runtime_ts: 0h0m0s804ms
- status: 33 - gdsii - magic
  runtime_s: 1.85
  runtime_ts: 0h0m1s854ms
- status: 33 - lef - magic
  runtime_s: 1.01
  runtime_ts: 0h0m1s12ms
- status: 34 - gdsii - klayout
  runtime_s: 1.72
  runtime_ts: 0h0m1s716ms
- status: 35 - xor - klayout
  runtime_s: 1.12
  runtime_ts: 0h0m1s116ms
- status: 36 - spice extraction - magic
  runtime_s: 1.53
  runtime_ts: 0h0m1s527ms
- status: 38 - write verilog - openroad
  runtime_s: 0.97
  runtime_ts: 0h0m0s966ms
- status: 38 - write powered verilog - openlane
  runtime_s: 1.13
  runtime_ts: 0h0m1s129ms
- status: 39 - lvs - netgen
  runtime_s: 0.48
  runtime_ts: 0h0m0s478ms
- status: 40 - drc - magic
  runtime_s: 2.92
  runtime_ts: 0h0m2s919ms
- status: 41 - antenna check - openroad
  runtime_s: 0.98
  runtime_ts: 0h0m0s977ms
- status: 42 - erc - circuit validity checker
  runtime_s: 0.51
  runtime_ts: 0h0m0s509ms
---
- status: routed
  runtime_s: 135.0
  runtime_ts: 0h2m15s0ms
- status: flow completed
  runtime_s: 167.0
  runtime_ts: 0h2m47s0ms
