verilog xil_defaultlib --include "../../../ip/parallel_ntt_0/src" \
"../../../ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_S_AXIS.v" \
"../../../ip/parallel_ntt_0/src/NTT_processor.v" \
"../../../ip/parallel_ntt_0/src/mem_sp.v" \
"../../../ip/parallel_ntt_0/src/Barret_reduce.v" \
"../../../ip/parallel_ntt_0/src/parallel_NTT_top.v" \
"../../../ip/parallel_ntt_0/src/mem_dp.v" \
"../../../ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_M_AXIS.v" \
"../../../ip/parallel_ntt_0/hdl/parallel_ntt_v2_0.v" \
"../../../ip/parallel_ntt_0/sim/parallel_ntt_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
