[08/26 23:51:37      0s] 
[08/26 23:51:37      0s] Cadence Innovus(TM) Implementation System.
[08/26 23:51:37      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/26 23:51:37      0s] 
[08/26 23:51:37      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[08/26 23:51:37      0s] Options:	-log ./log/PD1_20250826_235137.log 
[08/26 23:51:37      0s] Date:		Tue Aug 26 23:51:37 2025
[08/26 23:51:37      0s] Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.32.1.el9_6.x86_64) (16cores*24cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[08/26 23:51:37      0s] OS:		Rocky Linux release 9.6 (Blue Onyx)
[08/26 23:51:37      0s] 
[08/26 23:51:37      0s] License:
[08/26 23:51:37      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[08/26 23:51:37      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[08/26 23:51:51     20s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[08/26 23:51:53     22s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/26 23:51:53     22s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[08/26 23:51:53     22s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/26 23:51:53     22s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[08/26 23:51:53     22s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[08/26 23:51:53     22s] @(#)CDS: CPE v20.10-p006
[08/26 23:51:53     22s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/26 23:51:53     22s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[08/26 23:51:53     22s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[08/26 23:51:53     22s] @(#)CDS: RCDB 11.15.0
[08/26 23:51:53     22s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[08/26 23:51:53     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3766978_ictc-eda-be-9-ldap-1_vantruong_mUaCaa.

[08/26 23:51:53     22s] Change the soft stacksize limit to 0.2%RAM (321 mbytes). Set global soft_stack_size_limit to change the value.
[08/26 23:51:54     23s] 
[08/26 23:51:54     23s] **INFO:  MMMC transition support version v31-84 
[08/26 23:51:54     23s] 
[08/26 23:51:54     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[08/26 23:51:54     23s] <CMD> suppressMessage ENCEXT-2799
[08/26 23:51:54     23s] <CMD> win
[08/26 23:51:59     23s] <CMD> setMultiCpuUsage -localCpu 4
[08/26 23:51:59     23s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/26 23:51:59     23s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/26 23:51:59     23s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/26 23:51:59     23s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/26 23:51:59     23s] <CMD> setPreference SnapAllCorners 1
[08/26 23:51:59     23s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/26 23:51:59     23s] <CMD> set init_design_uniquify 1
[08/26 23:51:59     23s] <CMD> set init_design_settop 1
[08/26 23:51:59     23s] <CMD> set init_top_cell croc_chip
[08/26 23:51:59     23s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/26 23:51:59     23s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/26 23:51:59     23s] <CMD> set init_pwr_net VDD
[08/26 23:51:59     23s] <CMD> set init_gnd_net VSS
[08/26 23:51:59     23s] <CMD> init_design
[08/26 23:51:59     23s] #% Begin Load MMMC data ... (date=08/26 23:51:59, mem=671.5M)
[08/26 23:51:59     23s] #% End Load MMMC data ... (date=08/26 23:51:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=671.7M, current mem=671.7M)
[08/26 23:51:59     23s] 
[08/26 23:51:59     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/26 23:51:59     23s] 
[08/26 23:51:59     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/26 23:51:59     23s] Set DBUPerIGU to M1 pitch 480.
[08/26 23:51:59     23s] 
[08/26 23:51:59     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/26 23:51:59     23s] 
[08/26 23:51:59     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/26 23:51:59     23s] 
[08/26 23:51:59     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/26 23:51:59     24s] 
[08/26 23:51:59     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/26 23:51:59     24s] 
[08/26 23:51:59     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/26 23:51:59     24s] 
[08/26 23:51:59     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/26 23:51:59     24s] 
[08/26 23:51:59     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/26 23:51:59     24s] 
[08/26 23:51:59     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/26 23:51:59     24s] 
[08/26 23:51:59     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/26 23:51:59     24s] 
[08/26 23:51:59     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/26 23:51:59     24s] 
[08/26 23:51:59     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/26 23:51:59     24s] 
[08/26 23:51:59     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-58' for more detail.
[08/26 23:51:59     24s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/26 23:51:59     24s] To increase the message display limit, refer to the product command reference manual.
[08/26 23:51:59     24s] 
[08/26 23:51:59     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/26 23:51:59     24s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/26 23:51:59     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/26 23:51:59     24s] Type 'man IMPLF-61' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-200' for more detail.
[08/26 23:51:59     24s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/26 23:51:59     24s] To increase the message display limit, refer to the product command reference manual.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/26 23:51:59     24s] Type 'man IMPLF-201' for more detail.
[08/26 23:51:59     24s] 
[08/26 23:51:59     24s] viaInitial starts at Tue Aug 26 23:51:59 2025
viaInitial ends at Tue Aug 26 23:51:59 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/26 23:51:59     24s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/26 23:51:59     24s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/26 23:51:59     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/26 23:51:59     24s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/26 23:51:59     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/26 23:51:59     24s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/26 23:51:59     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/26 23:51:59     24s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/26 23:51:59     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/26 23:51:59     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/26 23:51:59     24s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/26 23:51:59     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/26 23:51:59     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/26 23:51:59     24s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/26 23:51:59     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/26 23:51:59     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
[08/26 23:51:59     24s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/26 23:51:59     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/26 23:51:59     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
[08/26 23:51:59     24s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/26 23:51:59     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/26 23:51:59     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
[08/26 23:51:59     24s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/26 23:51:59     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/26 23:51:59     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/26 23:51:59     24s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/26 23:51:59     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/26 23:51:59     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/26 23:51:59     24s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/26 23:51:59     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/26 23:51:59     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
[08/26 23:51:59     24s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/26 23:51:59     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/26 23:51:59     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
[08/26 23:51:59     24s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/26 23:51:59     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/26 23:51:59     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/26 23:51:59     24s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/26 23:51:59     24s] Library reading multithread flow ended.
[08/26 23:51:59     24s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/26 23:51:59     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/26 23:51:59     25s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/26 23:51:59     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/26 23:51:59     25s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/26 23:51:59     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/26 23:51:59     25s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/26 23:51:59     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/26 23:51:59     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/26 23:51:59     25s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/26 23:51:59     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/26 23:51:59     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
[08/26 23:51:59     25s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/26 23:51:59     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/26 23:51:59     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/26 23:51:59     25s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/26 23:51:59     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/26 23:51:59     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
[08/26 23:51:59     25s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/26 23:51:59     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/26 23:51:59     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/26 23:51:59     25s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/26 23:51:59     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/26 23:51:59     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
[08/26 23:51:59     25s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/26 23:51:59     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/26 23:51:59     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/26 23:51:59     25s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/26 23:51:59     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/26 23:51:59     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
[08/26 23:51:59     25s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/26 23:51:59     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/26 23:51:59     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
[08/26 23:51:59     25s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/26 23:51:59     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/26 23:51:59     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/26 23:51:59     25s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/26 23:51:59     25s] Library reading multithread flow ended.
[08/26 23:51:59     25s] Ending "PreSetAnalysisView" (total cpu=0:00:01.7, real=0:00:00.0, peak res=836.2M, current mem=701.9M)
[08/26 23:51:59     25s] *** End library_loading (cpu=0.03min, real=0.00min, mem=132.0M, fe_cpu=0.43min, fe_real=0.37min, fe_mem=811.9M) ***
[08/26 23:51:59     25s] #% Begin Load netlist data ... (date=08/26 23:51:59, mem=701.9M)
[08/26 23:51:59     25s] *** Begin netlist parsing (mem=811.9M) ***
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/26 23:51:59     25s] Type 'man IMPVL-159' for more detail.
[08/26 23:51:59     25s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/26 23:51:59     25s] To increase the message display limit, refer to the product command reference manual.
[08/26 23:51:59     25s] Created 102 new cells from 26 timing libraries.
[08/26 23:51:59     25s] Reading netlist ...
[08/26 23:51:59     25s] Backslashed names will retain backslash and a trailing blank character.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/26 23:51:59     25s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/26 23:51:59     25s] To increase the message display limit, refer to the product command reference manual.
[08/26 23:52:00     25s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/26 23:52:00     26s] 
[08/26 23:52:00     26s] *** Memory Usage v#1 (Current mem = 813.883M, initial mem = 273.906M) ***
[08/26 23:52:00     26s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=813.9M) ***
[08/26 23:52:00     26s] #% End Load netlist data ... (date=08/26 23:52:00, total cpu=0:00:00.3, real=0:00:01.0, peak res=726.7M, current mem=726.7M)
[08/26 23:52:00     26s] Set top cell to croc_chip.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/26 23:52:00     26s] Type 'man IMPTS-282' for more detail.
[08/26 23:52:00     26s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/26 23:52:00     26s] To increase the message display limit, refer to the product command reference manual.
[08/26 23:52:00     26s] Hooked 232 DB cells to tlib cells.
[08/26 23:52:00     26s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=735.0M, current mem=735.0M)
[08/26 23:52:00     26s] Starting recursive module instantiation check.
[08/26 23:52:00     26s] No recursion found.
[08/26 23:52:00     26s] Building hierarchical netlist for Cell croc_chip ...
[08/26 23:52:00     26s] *** Netlist is unique.
[08/26 23:52:00     26s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/26 23:52:00     26s] ** info: there are 329 modules.
[08/26 23:52:00     26s] ** info: there are 34132 stdCell insts.
[08/26 23:52:00     26s] ** info: there are 64 Pad insts.
[08/26 23:52:00     26s] ** info: there are 2 macros.
[08/26 23:52:00     26s] 
[08/26 23:52:00     26s] *** Memory Usage v#1 (Current mem = 846.797M, initial mem = 273.906M) ***
[08/26 23:52:00     26s] Initializing I/O assignment ...
[08/26 23:52:00     26s] Adjusting Core to Bottom to: 0.1800.
[08/26 23:52:00     26s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/26 23:52:00     26s] Type 'man IMPFP-3961' for more detail.
[08/26 23:52:00     26s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/26 23:52:00     26s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/26 23:52:00     26s] Set Default Net Delay as 1000 ps.
[08/26 23:52:00     26s] Set Default Net Load as 0.5 pF. 
[08/26 23:52:00     26s] Set Default Input Pin Transition as 0.1 ps.
[08/26 23:52:00     26s] Extraction setup Started 
[08/26 23:52:00     26s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/26 23:52:00     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/26 23:52:00     26s] Type 'man IMPEXT-2773' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/26 23:52:00     26s] Type 'man IMPEXT-2776' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/26 23:52:00     26s] Type 'man IMPEXT-2776' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/26 23:52:00     26s] Type 'man IMPEXT-2776' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/26 23:52:00     26s] Type 'man IMPEXT-2776' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/26 23:52:00     26s] Type 'man IMPEXT-2776' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/26 23:52:00     26s] Type 'man IMPEXT-2776' for more detail.
[08/26 23:52:00     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/26 23:52:00     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/26 23:52:00     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/26 23:52:00     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/26 23:52:00     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/26 23:52:00     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/26 23:52:00     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/26 23:52:00     26s] Summary of Active RC-Corners : 
[08/26 23:52:00     26s]  
[08/26 23:52:00     26s]  Analysis View: func_view_wc
[08/26 23:52:00     26s]     RC-Corner Name        : default_rc_corner
[08/26 23:52:00     26s]     RC-Corner Index       : 0
[08/26 23:52:00     26s]     RC-Corner Temperature : 25 Celsius
[08/26 23:52:00     26s]     RC-Corner Cap Table   : ''
[08/26 23:52:00     26s]     RC-Corner PreRoute Res Factor         : 1
[08/26 23:52:00     26s]     RC-Corner PreRoute Cap Factor         : 1
[08/26 23:52:00     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/26 23:52:00     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/26 23:52:00     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/26 23:52:00     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/26 23:52:00     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/26 23:52:00     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/26 23:52:00     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/26 23:52:00     26s]  
[08/26 23:52:00     26s]  Analysis View: func_view_bc
[08/26 23:52:00     26s]     RC-Corner Name        : default_rc_corner
[08/26 23:52:00     26s]     RC-Corner Index       : 0
[08/26 23:52:00     26s]     RC-Corner Temperature : 25 Celsius
[08/26 23:52:00     26s]     RC-Corner Cap Table   : ''
[08/26 23:52:00     26s]     RC-Corner PreRoute Res Factor         : 1
[08/26 23:52:00     26s]     RC-Corner PreRoute Cap Factor         : 1
[08/26 23:52:00     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/26 23:52:00     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/26 23:52:00     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/26 23:52:00     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/26 23:52:00     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/26 23:52:00     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/26 23:52:00     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/26 23:52:00     26s] LayerId::1 widthSet size::1
[08/26 23:52:00     26s] LayerId::2 widthSet size::1
[08/26 23:52:00     26s] LayerId::3 widthSet size::1
[08/26 23:52:00     26s] LayerId::4 widthSet size::1
[08/26 23:52:00     26s] LayerId::5 widthSet size::1
[08/26 23:52:00     26s] LayerId::6 widthSet size::1
[08/26 23:52:00     26s] LayerId::7 widthSet size::1
[08/26 23:52:00     26s] Updating RC grid for preRoute extraction ...
[08/26 23:52:00     26s] Initializing multi-corner resistance tables ...
[08/26 23:52:00     26s] **Info: Trial Route has Max Route Layer 15/7.
[08/26 23:52:00     26s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/26 23:52:00     26s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/26 23:52:00     26s] *Info: initialize multi-corner CTS.
[08/26 23:52:01     26s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=940.0M, current mem=772.4M)
[08/26 23:52:01     27s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/26 23:52:01     27s] Current (total cpu=0:00:27.1, real=0:00:24.0, peak res=951.6M, current mem=951.6M)
[08/26 23:52:01     27s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/26 23:52:01     27s] 
[08/26 23:52:01     27s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/26 23:52:01     27s] 
[08/26 23:52:01     27s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/26 23:52:01     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1004.8M, current mem=1004.8M)
[08/26 23:52:01     27s] Current (total cpu=0:00:27.2, real=0:00:24.0, peak res=1004.8M, current mem=1004.8M)
[08/26 23:52:01     27s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/26 23:52:01     27s] Current (total cpu=0:00:27.3, real=0:00:24.0, peak res=1004.8M, current mem=1004.8M)
[08/26 23:52:01     27s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/26 23:52:01     27s] 
[08/26 23:52:01     27s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/26 23:52:01     27s] 
[08/26 23:52:01     27s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/26 23:52:01     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1005.2M, current mem=1005.2M)
[08/26 23:52:01     27s] Current (total cpu=0:00:27.3, real=0:00:24.0, peak res=1005.2M, current mem=1005.2M)
[08/26 23:52:01     27s] Creating Cell Server ...(0, 1, 1, 1)
[08/26 23:52:01     27s] Summary for sequential cells identification: 
[08/26 23:52:01     27s]   Identified SBFF number: 3
[08/26 23:52:01     27s]   Identified MBFF number: 0
[08/26 23:52:01     27s]   Identified SB Latch number: 0
[08/26 23:52:01     27s]   Identified MB Latch number: 0
[08/26 23:52:01     27s]   Not identified SBFF number: 0
[08/26 23:52:01     27s]   Not identified MBFF number: 0
[08/26 23:52:01     27s]   Not identified SB Latch number: 0
[08/26 23:52:01     27s]   Not identified MB Latch number: 0
[08/26 23:52:01     27s]   Number of sequential cells which are not FFs: 7
[08/26 23:52:01     27s] Total number of combinational cells: 62
[08/26 23:52:01     27s] Total number of sequential cells: 10
[08/26 23:52:01     27s] Total number of tristate cells: 6
[08/26 23:52:01     27s] Total number of level shifter cells: 0
[08/26 23:52:01     27s] Total number of power gating cells: 0
[08/26 23:52:01     27s] Total number of isolation cells: 0
[08/26 23:52:01     27s] Total number of power switch cells: 0
[08/26 23:52:01     27s] Total number of pulse generator cells: 0
[08/26 23:52:01     27s] Total number of always on buffers: 0
[08/26 23:52:01     27s] Total number of retention cells: 0
[08/26 23:52:01     27s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/26 23:52:01     27s] Total number of usable buffers: 5
[08/26 23:52:01     27s] List of unusable buffers:
[08/26 23:52:01     27s] Total number of unusable buffers: 0
[08/26 23:52:01     27s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/26 23:52:01     27s] Total number of usable inverters: 5
[08/26 23:52:01     27s] List of unusable inverters:
[08/26 23:52:01     27s] Total number of unusable inverters: 0
[08/26 23:52:01     27s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/26 23:52:01     27s] Total number of identified usable delay cells: 3
[08/26 23:52:01     27s] List of identified unusable delay cells:
[08/26 23:52:01     27s] Total number of identified unusable delay cells: 0
[08/26 23:52:01     27s] Creating Cell Server, finished. 
[08/26 23:52:01     27s] 
[08/26 23:52:01     27s] Deleting Cell Server ...
[08/26 23:52:01     27s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1007.1M, current mem=1007.1M)
[08/26 23:52:01     27s] Creating Cell Server ...(0, 0, 0, 0)
[08/26 23:52:01     27s] Summary for sequential cells identification: 
[08/26 23:52:01     27s]   Identified SBFF number: 3
[08/26 23:52:01     27s]   Identified MBFF number: 0
[08/26 23:52:01     27s]   Identified SB Latch number: 0
[08/26 23:52:01     27s]   Identified MB Latch number: 0
[08/26 23:52:01     27s]   Not identified SBFF number: 0
[08/26 23:52:01     27s]   Not identified MBFF number: 0
[08/26 23:52:01     27s]   Not identified SB Latch number: 0
[08/26 23:52:01     27s]   Not identified MB Latch number: 0
[08/26 23:52:01     27s]   Number of sequential cells which are not FFs: 7
[08/26 23:52:01     27s]  Visiting view : func_view_wc
[08/26 23:52:01     27s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/26 23:52:01     27s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/26 23:52:01     27s]  Visiting view : func_view_bc
[08/26 23:52:01     27s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/26 23:52:01     27s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/26 23:52:01     27s]  Setting StdDelay to 37.70
[08/26 23:52:01     27s] Creating Cell Server, finished. 
[08/26 23:52:01     27s] 
[08/26 23:52:01     27s] 
[08/26 23:52:01     27s] *** Summary of all messages that are not suppressed in this session:
[08/26 23:52:01     27s] Severity  ID               Count  Summary                                  
[08/26 23:52:01     27s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/26 23:52:01     27s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/26 23:52:01     27s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/26 23:52:01     27s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/26 23:52:01     27s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/26 23:52:01     27s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/26 23:52:01     27s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/26 23:52:01     27s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/26 23:52:01     27s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/26 23:52:01     27s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/26 23:52:01     27s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/26 23:52:01     27s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/26 23:52:01     27s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/26 23:52:01     27s] *** Message Summary: 497 warning(s), 0 error(s)
[08/26 23:52:01     27s] 
[08/26 23:52:01     27s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 210 210 210 210
[08/26 23:52:01     27s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 209.760000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/26 23:52:01     27s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 209.760000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/26 23:52:01     27s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/26 23:52:01     27s] Type 'man IMPFP-3961' for more detail.
[08/26 23:52:01     27s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/26 23:52:01     27s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/26 23:52:01     27s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/26 23:52:01     27s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/26 23:52:01     27s] #% Begin save design ... (date=08/26 23:52:01, mem=1010.6M)
[08/26 23:52:01     27s] % Begin Save ccopt configuration ... (date=08/26 23:52:01, mem=1013.7M)
[08/26 23:52:01     27s] % End Save ccopt configuration ... (date=08/26 23:52:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1015.5M, current mem=1015.5M)
[08/26 23:52:01     27s] % Begin Save netlist data ... (date=08/26 23:52:01, mem=1015.5M)
[08/26 23:52:01     27s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/26 23:52:01     27s] % End Save netlist data ... (date=08/26 23:52:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1031.9M, current mem=1017.2M)
[08/26 23:52:01     27s] Saving symbol-table file in separate thread ...
[08/26 23:52:01     27s] Saving congestion map file in separate thread ...
[08/26 23:52:01     27s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/26 23:52:01     27s] % Begin Save AAE data ... (date=08/26 23:52:01, mem=1018.5M)
[08/26 23:52:01     27s] Saving AAE Data ...
[08/26 23:52:01     27s] % End Save AAE data ... (date=08/26 23:52:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1018.5M, current mem=1018.5M)
[08/26 23:52:01     27s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/26 23:52:01     27s] Saving mode setting ...
[08/26 23:52:01     27s] Saving global file ...
[08/26 23:52:02     27s] Saving Drc markers ...
[08/26 23:52:02     27s] ... No Drc file written since there is no markers found.
[08/26 23:52:02     27s] % Begin Save routing data ... (date=08/26 23:52:02, mem=1021.0M)
[08/26 23:52:02     27s] Saving route file ...
[08/26 23:52:02     28s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1098.0M) ***
[08/26 23:52:02     28s] % End Save routing data ... (date=08/26 23:52:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1021.1M, current mem=1021.1M)
[08/26 23:52:02     28s] Saving special route data file in separate thread ...
[08/26 23:52:02     28s] Saving PG Conn data in separate thread ...
[08/26 23:52:02     28s] Saving placement file in separate thread ...
[08/26 23:52:02     28s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/26 23:52:02     28s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:02     28s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:02     28s] Save Adaptive View Pruning View Names to Binary file
[08/26 23:52:02     28s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1114.0M) ***
[08/26 23:52:02     28s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:02     28s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/26 23:52:02     28s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1114.0M) ***
[08/26 23:52:02     28s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:02     28s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:02     28s] % Begin Save power constraints data ... (date=08/26 23:52:02, mem=1023.9M)
[08/26 23:52:02     28s] % End Save power constraints data ... (date=08/26 23:52:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1024.3M, current mem=1024.3M)
[08/26 23:52:07     32s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/26 23:52:07     32s] #% End save design ... (date=08/26 23:52:07, total cpu=0:00:04.9, real=0:00:06.0, peak res=1051.4M, current mem=1027.8M)
[08/26 23:52:07     32s] *** Message Summary: 0 warning(s), 0 error(s)
[08/26 23:52:07     32s] 
[08/26 23:52:07     32s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/26 23:52:07     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:1134.2M
[08/26 23:52:07     32s] # Building croc_chip llgBox search-tree.
[08/26 23:52:07     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1139.2M
[08/26 23:52:07     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1139.2M
[08/26 23:52:07     32s] Core basic site is CoreSite
[08/26 23:52:07     32s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/26 23:52:07     32s] Use non-trimmed site array because memory saving is not enough.
[08/26 23:52:07     32s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/26 23:52:07     32s] SiteArray: use 2,580,480 bytes
[08/26 23:52:07     32s] SiteArray: current memory after site array memory allocation 1142.7M
[08/26 23:52:07     32s] SiteArray: FP blocked sites are writable
[08/26 23:52:07     32s] Estimated cell power/ground rail width = 0.472 um
[08/26 23:52:07     32s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/26 23:52:07     32s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1142.7M
[08/26 23:52:07     32s] Process 0 wires and vias for routing blockage analysis
[08/26 23:52:07     32s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1142.7M
[08/26 23:52:07     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.035, REAL:0.026, MEM:1142.7M
[08/26 23:52:07     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.034, MEM:1142.7M
[08/26 23:52:07     32s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1142.7MB).
[08/26 23:52:07     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.116, REAL:0.108, MEM:1142.7M
[08/26 23:52:07     32s] *info: running library checker ... with 4 cpus
[08/26 23:52:07     32s] 
[08/26 23:52:07     32s] 
[08/26 23:52:07     32s] *info: total 81 cells checked.
[08/26 23:52:07     32s] [check_library] saving report file "check_library.rpt" ... 
[08/26 23:52:07     32s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/26 23:52:07     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1142.7M
[08/26 23:52:07     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1142.7M
[08/26 23:52:07     32s] All LLGs are deleted
[08/26 23:52:07     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1142.7M
[08/26 23:52:07     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1142.7M
[08/26 23:52:07     32s] [CPU] check_library (cpu=0:00:00.2, real=0:00:00.0, mem=1142.7MB) @(0:00:32.4 - 0:00:32.6).
[08/26 23:52:07     32s] <CMD> deleteRow -all
[08/26 23:52:07     32s] <CMD> initCoreRow
[08/26 23:52:07     32s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/26 23:52:07     32s] Type 'man IMPFP-3961' for more detail.
[08/26 23:52:07     32s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/26 23:52:07     32s] Type 'man IMPFP-3961' for more detail.
[08/26 23:52:07     32s] <CMD> cutRow
[08/26 23:52:07     32s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/26 23:52:07     32s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/26 23:52:07     32s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/26 23:52:07     32s] Checking routing tracks.....
[08/26 23:52:07     32s] Checking other grids.....
[08/26 23:52:07     32s] Checking FINFET Grid is on Manufacture Grid.....
[08/26 23:52:07     32s] Checking core/die box is on Grid.....
[08/26 23:52:07     32s] **WARN: (IMPFP-7238):	CORE's corner: (389.7600000000 , 390.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/26 23:52:07     32s] **WARN: (IMPFP-7238):	CORE's corner: (1450.5600000000 , 1450.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/26 23:52:07     32s] Checking snap rule ......
[08/26 23:52:07     32s] Checking Row is on grid......
[08/26 23:52:07     32s] Checking AreaIO row.....
[08/26 23:52:07     32s] Checking row out of die ...
[08/26 23:52:07     32s] Checking routing blockage.....
[08/26 23:52:07     32s] Checking components.....
[08/26 23:52:07     32s] Checking IO Pads out of die...
[08/26 23:52:07     32s] Checking constraints (guide/region/fence).....
[08/26 23:52:07     32s] Checking groups.....
[08/26 23:52:07     32s] 
[08/26 23:52:07     32s] Checking Preroutes.....
[08/26 23:52:07     32s] No. of regular pre-routes not on tracks : 0 
[08/26 23:52:07     32s] 
[08/26 23:52:07     32s] Reporting Utilizations.....
[08/26 23:52:07     32s] 
[08/26 23:52:07     32s] Core utilization  = 67.634233
[08/26 23:52:07     32s] Effective Utilizations
[08/26 23:52:07     32s] Extracting standard cell pins and blockage ...... 
[08/26 23:52:07     32s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/26 23:52:07     32s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/26 23:52:07     32s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/26 23:52:07     32s] Type 'man IMPTR-2108' for more detail.
[08/26 23:52:07     32s]  As a result, your trialRoute congestion could be incorrect.
[08/26 23:52:07     32s] Pin and blockage extraction finished
[08/26 23:52:07     32s] Extracting macro/IO cell pins and blockage ...... 
[08/26 23:52:07     32s] Pin and blockage extraction finished
[08/26 23:52:07     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1142.7M
[08/26 23:52:07     32s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1142.7M
[08/26 23:52:07     32s] Core basic site is CoreSite
[08/26 23:52:07     32s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/26 23:52:07     32s] Fast DP-INIT is on for default
[08/26 23:52:07     32s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/26 23:52:07     32s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.027, REAL:0.020, MEM:1142.7M
[08/26 23:52:07     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.031, MEM:1142.7M
[08/26 23:52:07     32s] Average module density = 0.677.
[08/26 23:52:07     32s] Density for the design = 0.677.
[08/26 23:52:07     32s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 618800 sites (1122751 um^2).
[08/26 23:52:07     32s] Pin Density = 0.2110.
[08/26 23:52:07     32s]             = total # of pins 130541 / total area 618800.
[08/26 23:52:07     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1142.7M
[08/26 23:52:07     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1142.7M
[08/26 23:52:07     32s] 
[08/26 23:52:07     32s] *** Summary of all messages that are not suppressed in this session:
[08/26 23:52:07     32s] Severity  ID               Count  Summary                                  
[08/26 23:52:07     32s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/26 23:52:07     32s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/26 23:52:07     32s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/26 23:52:07     32s] *** Message Summary: 4 warning(s), 0 error(s)
[08/26 23:52:07     32s] 
[08/26 23:52:07     32s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 202.06}
[08/26 23:52:07     32s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 335.84}
[08/26 23:52:07     32s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/26 23:52:07     32s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/26 23:52:07     32s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/26 23:52:07     32s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/26 23:52:07     32s] OPERPROF: Starting checkPlace at level 1, MEM:1142.7M
[08/26 23:52:07     32s] All LLGs are deleted
[08/26 23:52:07     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1142.7M
[08/26 23:52:07     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1142.7M
[08/26 23:52:08     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1142.7M
[08/26 23:52:08     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1142.7M
[08/26 23:52:08     32s] Core basic site is CoreSite
[08/26 23:52:08     32s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/26 23:52:08     32s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/26 23:52:08     32s] SiteArray: use 2,580,480 bytes
[08/26 23:52:08     32s] SiteArray: current memory after site array memory allocation 1142.7M
[08/26 23:52:08     32s] SiteArray: FP blocked sites are writable
[08/26 23:52:08     32s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/26 23:52:08     32s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1142.7M
[08/26 23:52:08     32s] Process 0 wires and vias for routing blockage analysis
[08/26 23:52:08     32s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1142.7M
[08/26 23:52:08     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.025, REAL:0.018, MEM:1142.7M
[08/26 23:52:08     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.023, MEM:1142.7M
[08/26 23:52:08     32s] Begin checking placement ... (start mem=1142.7M, init mem=1142.7M)
[08/26 23:52:08     32s] 
[08/26 23:52:08     32s] Running CheckPlace using 4 threads!...
[08/26 23:52:08     32s] 
[08/26 23:52:08     32s] ...checkPlace MT is done!
[08/26 23:52:08     32s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1142.7M
[08/26 23:52:08     32s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.005, REAL:0.005, MEM:1142.7M
[08/26 23:52:08     32s] Out of Core Area:	2
[08/26 23:52:08     32s] *info: Recommended don't use cell = 0           
[08/26 23:52:08     32s] *info: Placed = 2              (Fixed = 2)
[08/26 23:52:08     32s] *info: Unplaced = 34132       
[08/26 23:52:08     32s] Placement Density:54.07%(574165/1061896)
[08/26 23:52:08     32s] Placement Density (including fixed std cells):54.07%(574165/1061896)
[08/26 23:52:08     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1142.7M
[08/26 23:52:08     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1142.7M
[08/26 23:52:08     32s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1142.7M)
[08/26 23:52:08     32s] OPERPROF: Finished checkPlace at level 1, CPU:0.100, REAL:0.095, MEM:1142.7M
[08/26 23:52:08     32s] ############################################################################
[08/26 23:52:08     32s] # Innovus Netlist Design Rule Check
[08/26 23:52:08     32s] # Tue Aug 26 23:52:08 2025

[08/26 23:52:08     32s] ############################################################################
[08/26 23:52:08     32s] Design: croc_chip
[08/26 23:52:08     32s] 
[08/26 23:52:08     32s] ------ Design Summary:
[08/26 23:52:08     32s] Total Standard Cell Number   (cells) : 34132
[08/26 23:52:08     32s] Total Block Cell Number      (cells) : 2
[08/26 23:52:08     32s] Total I/O Pad Cell Number    (cells) : 64
[08/26 23:52:08     32s] Total Standard Cell Area     ( um^2) : 574165.07
[08/26 23:52:08     32s] Total Block Cell Area        ( um^2) : 186361.07
[08/26 23:52:08     32s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/26 23:52:08     32s] 
[08/26 23:52:08     32s] ------ Design Statistics:
[08/26 23:52:08     32s] 
[08/26 23:52:08     32s] Number of Instances            : 34198
[08/26 23:52:08     32s] Number of Non-uniquified Insts : 34197
[08/26 23:52:08     32s] Number of Nets                 : 40173
[08/26 23:52:08     32s] Average number of Pins per Net : 3.25
[08/26 23:52:08     32s] Maximum number of Pins in Net  : 5002
[08/26 23:52:08     32s] 
[08/26 23:52:08     32s] ------ I/O Port summary
[08/26 23:52:08     32s] 
[08/26 23:52:08     32s] Number of Primary I/O Ports    : 48
[08/26 23:52:08     32s] Number of Input Ports          : 9
[08/26 23:52:08     32s] Number of Output Ports         : 7
[08/26 23:52:08     32s] Number of Bidirectional Ports  : 32
[08/26 23:52:08     32s] Number of Power/Ground Ports   : 0
[08/26 23:52:08     32s] Number of Floating Ports                     *: 0
[08/26 23:52:08     32s] Number of Ports Connected to Multiple Pads   *: 0
[08/26 23:52:08     32s] Number of Ports Connected to Core Instances   : 0
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s] ------ Design Rule Checking:
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s] Number of Output Pins connect to Power/Ground *: 0
[08/26 23:52:08     33s] Number of Insts with Input Pins tied together ?: 100
[08/26 23:52:08     33s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/26 23:52:08     33s] Number of Input/InOut Floating Pins            : 0
[08/26 23:52:08     33s] Number of Output Floating Pins                 : 0
[08/26 23:52:08     33s] Number of Output Term Marked TieHi/Lo         *: 0
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/26 23:52:08     33s] Number of nets with tri-state drivers          : 32
[08/26 23:52:08     33s] Number of nets with parallel drivers           : 0
[08/26 23:52:08     33s] Number of nets with multiple drivers           : 0
[08/26 23:52:08     33s] Number of nets with no driver (No FanIn)       : 0
[08/26 23:52:08     33s] Number of Output Floating nets (No FanOut)     : 5291
[08/26 23:52:08     33s] Number of High Fanout nets (>50)               : 10
[08/26 23:52:08     33s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/26 23:52:08     33s] Checking for any assigns in the netlist...
[08/26 23:52:08     33s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/26 23:52:08     33s]   csr_pmp_cfg_o_0_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_1_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_2_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_3_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_4_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_5_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_6_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_7_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_8_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_9_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_10_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_11_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_12_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_13_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_14_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_15_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_16_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_17_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_18_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_19_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_20_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_21_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_22_ _3288_
[08/26 23:52:08     33s]   csr_pmp_cfg_o_23_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_0_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_1_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_2_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_3_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_4_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_5_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_6_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_7_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_8_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_9_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_10_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_11_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_12_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_13_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_14_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_15_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_16_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_17_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_18_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_19_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_20_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_21_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_22_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_23_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_24_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_25_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_26_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_27_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_28_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_29_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_30_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_31_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_32_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_33_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_34_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_35_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_36_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_37_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_38_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_39_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_40_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_41_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_42_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_43_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_44_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_45_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_46_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_47_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_48_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_49_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_50_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_51_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_52_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_53_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_54_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_55_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_56_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_57_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_58_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_59_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_60_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_61_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_62_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_63_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_64_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_65_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_66_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_67_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_68_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_69_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_70_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_71_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_72_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_73_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_74_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_75_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_76_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_77_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_78_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_79_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_80_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_81_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_82_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_83_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_84_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_85_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_86_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_87_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_88_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_89_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_90_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_91_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_92_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_93_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_94_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_95_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_96_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_97_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_98_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_99_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_100_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_101_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_102_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_103_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_104_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_105_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_106_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_107_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_108_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_109_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_110_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_111_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_112_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_113_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_114_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_115_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_116_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_117_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_118_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_119_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_120_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_121_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_122_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_123_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_124_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_125_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_126_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_127_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_128_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_129_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_130_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_131_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_132_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_133_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_134_ _3288_
[08/26 23:52:08     33s]   csr_pmp_addr_o_135_ _3288_
[08/26 23:52:08     33s]   csr_pmp_mseccfg_o_0_ _3288_
[08/26 23:52:08     33s]   csr_pmp_mseccfg_o_1_ _3288_
[08/26 23:52:08     33s]   csr_pmp_mseccfg_o_2_ _3288_
[08/26 23:52:08     33s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/26 23:52:08     33s]   data_addr_o_0_ _4950_
[08/26 23:52:08     33s]   data_addr_o_1_ _4950_
[08/26 23:52:08     33s]   instr_addr_o_0_ _4950_
[08/26 23:52:08     33s]   instr_addr_o_1_ _4950_
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/26 23:52:08     33s]   data_o_1_ async_data_i_1_
[08/26 23:52:08     33s]   data_o_0_ async_data_i_0_
[08/26 23:52:08     33s]   ack_dst_q async_ack_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/26 23:52:08     33s]   req_src_q async_req_o
[08/26 23:52:08     33s]   data_src_q_1_ async_data_o_1_
[08/26 23:52:08     33s]   data_src_q_0_ async_data_o_0_
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/26 23:52:08     33s]   ack_dst_q async_ack_o
[08/26 23:52:08     33s]   data_o_0_ async_data_i_0_
[08/26 23:52:08     33s]   data_o_1_ async_data_i_1_
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/26 23:52:08     33s]   req_src_q async_req_o
[08/26 23:52:08     33s]   data_src_q_1_ async_data_o_1_
[08/26 23:52:08     33s]   data_src_q_0_ async_data_o_0_
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/26 23:52:08     33s]   reg_q_2_ serial_o
[08/26 23:52:08     33s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/26 23:52:08     33s]   data_dst_q_9_ data_o_9_
[08/26 23:52:08     33s]   data_dst_q_8_ data_o_8_
[08/26 23:52:08     33s]   data_dst_q_7_ data_o_7_
[08/26 23:52:08     33s]   data_dst_q_6_ data_o_6_
[08/26 23:52:08     33s]   data_dst_q_5_ data_o_5_
[08/26 23:52:08     33s]   data_dst_q_4_ data_o_4_
[08/26 23:52:08     33s]   data_dst_q_40_ data_o_40_
[08/26 23:52:08     33s]   data_dst_q_3_ data_o_3_
[08/26 23:52:08     33s]   data_dst_q_39_ data_o_39_
[08/26 23:52:08     33s]   data_dst_q_38_ data_o_38_
[08/26 23:52:08     33s]   data_dst_q_37_ data_o_37_
[08/26 23:52:08     33s]   data_dst_q_36_ data_o_36_
[08/26 23:52:08     33s]   data_dst_q_35_ data_o_35_
[08/26 23:52:08     33s]   data_dst_q_34_ data_o_34_
[08/26 23:52:08     33s]   data_dst_q_33_ data_o_33_
[08/26 23:52:08     33s]   data_dst_q_32_ data_o_32_
[08/26 23:52:08     33s]   data_dst_q_31_ data_o_31_
[08/26 23:52:08     33s]   data_dst_q_30_ data_o_30_
[08/26 23:52:08     33s]   data_dst_q_2_ data_o_2_
[08/26 23:52:08     33s]   data_dst_q_29_ data_o_29_
[08/26 23:52:08     33s]   data_dst_q_28_ data_o_28_
[08/26 23:52:08     33s]   data_dst_q_27_ data_o_27_
[08/26 23:52:08     33s]   data_dst_q_26_ data_o_26_
[08/26 23:52:08     33s]   data_dst_q_25_ data_o_25_
[08/26 23:52:08     33s]   data_dst_q_24_ data_o_24_
[08/26 23:52:08     33s]   data_dst_q_23_ data_o_23_
[08/26 23:52:08     33s]   data_dst_q_22_ data_o_22_
[08/26 23:52:08     33s]   data_dst_q_21_ data_o_21_
[08/26 23:52:08     33s]   data_dst_q_20_ data_o_20_
[08/26 23:52:08     33s]   data_dst_q_1_ data_o_1_
[08/26 23:52:08     33s]   data_dst_q_19_ data_o_19_
[08/26 23:52:08     33s]   data_dst_q_18_ data_o_18_
[08/26 23:52:08     33s]   data_dst_q_17_ data_o_17_
[08/26 23:52:08     33s]   data_dst_q_16_ data_o_16_
[08/26 23:52:08     33s]   data_dst_q_15_ data_o_15_
[08/26 23:52:08     33s]   data_dst_q_14_ data_o_14_
[08/26 23:52:08     33s]   data_dst_q_13_ data_o_13_
[08/26 23:52:08     33s]   data_dst_q_12_ data_o_12_
[08/26 23:52:08     33s]   data_dst_q_11_ data_o_11_
[08/26 23:52:08     33s]   data_dst_q_10_ data_o_10_
[08/26 23:52:08     33s]   data_dst_q_0_ data_o_0_
[08/26 23:52:08     33s]   ack_dst_q async_ack_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/26 23:52:08     33s]   reg_q_2_ serial_o
[08/26 23:52:08     33s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/26 23:52:08     33s]   req_src_q async_req_o
[08/26 23:52:08     33s]   data_src_q_9_ async_data_o_9_
[08/26 23:52:08     33s]   data_src_q_8_ async_data_o_8_
[08/26 23:52:08     33s]   data_src_q_7_ async_data_o_7_
[08/26 23:52:08     33s]   data_src_q_6_ async_data_o_6_
[08/26 23:52:08     33s]   data_src_q_5_ async_data_o_5_
[08/26 23:52:08     33s]   data_src_q_4_ async_data_o_4_
[08/26 23:52:08     33s]   data_src_q_40_ async_data_o_40_
[08/26 23:52:08     33s]   data_src_q_3_ async_data_o_3_
[08/26 23:52:08     33s]   data_src_q_39_ async_data_o_39_
[08/26 23:52:08     33s]   data_src_q_38_ async_data_o_38_
[08/26 23:52:08     33s]   data_src_q_37_ async_data_o_37_
[08/26 23:52:08     33s]   data_src_q_36_ async_data_o_36_
[08/26 23:52:08     33s]   data_src_q_35_ async_data_o_35_
[08/26 23:52:08     33s]   data_src_q_34_ async_data_o_34_
[08/26 23:52:08     33s]   data_src_q_33_ async_data_o_33_
[08/26 23:52:08     33s]   data_src_q_32_ async_data_o_32_
[08/26 23:52:08     33s]   data_src_q_31_ async_data_o_31_
[08/26 23:52:08     33s]   data_src_q_30_ async_data_o_30_
[08/26 23:52:08     33s]   data_src_q_2_ async_data_o_2_
[08/26 23:52:08     33s]   data_src_q_29_ async_data_o_29_
[08/26 23:52:08     33s]   data_src_q_28_ async_data_o_28_
[08/26 23:52:08     33s]   data_src_q_27_ async_data_o_27_
[08/26 23:52:08     33s]   data_src_q_26_ async_data_o_26_
[08/26 23:52:08     33s]   data_src_q_25_ async_data_o_25_
[08/26 23:52:08     33s]   data_src_q_24_ async_data_o_24_
[08/26 23:52:08     33s]   data_src_q_23_ async_data_o_23_
[08/26 23:52:08     33s]   data_src_q_22_ async_data_o_22_
[08/26 23:52:08     33s]   data_src_q_21_ async_data_o_21_
[08/26 23:52:08     33s]   data_src_q_20_ async_data_o_20_
[08/26 23:52:08     33s]   data_src_q_1_ async_data_o_1_
[08/26 23:52:08     33s]   data_src_q_19_ async_data_o_19_
[08/26 23:52:08     33s]   data_src_q_18_ async_data_o_18_
[08/26 23:52:08     33s]   data_src_q_17_ async_data_o_17_
[08/26 23:52:08     33s]   data_src_q_16_ async_data_o_16_
[08/26 23:52:08     33s]   data_src_q_15_ async_data_o_15_
[08/26 23:52:08     33s]   data_src_q_14_ async_data_o_14_
[08/26 23:52:08     33s]   data_src_q_13_ async_data_o_13_
[08/26 23:52:08     33s]   data_src_q_12_ async_data_o_12_
[08/26 23:52:08     33s]   data_src_q_11_ async_data_o_11_
[08/26 23:52:08     33s]   data_src_q_10_ async_data_o_10_
[08/26 23:52:08     33s]   data_src_q_0_ async_data_o_0_
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/26 23:52:08     33s]   data_o_1_ async_data_i_1_
[08/26 23:52:08     33s]   data_o_0_ async_data_i_0_
[08/26 23:52:08     33s]   ack_dst_q async_ack_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/26 23:52:08     33s]   req_src_q async_req_o
[08/26 23:52:08     33s]   data_src_q_1_ async_data_o_1_
[08/26 23:52:08     33s]   data_src_q_0_ async_data_o_0_
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/26 23:52:08     33s]   data_o_1_ async_data_i_1_
[08/26 23:52:08     33s]   data_o_0_ async_data_i_0_
[08/26 23:52:08     33s]   ack_dst_q async_ack_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/26 23:52:08     33s]   req_src_q async_req_o
[08/26 23:52:08     33s]   data_src_q_1_ async_data_o_1_
[08/26 23:52:08     33s]   data_src_q_0_ async_data_o_0_
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/26 23:52:08     33s]   reg_q_2_ serial_o
[08/26 23:52:08     33s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/26 23:52:08     33s]   data_dst_q_9_ data_o_9_
[08/26 23:52:08     33s]   data_dst_q_8_ data_o_8_
[08/26 23:52:08     33s]   data_dst_q_7_ data_o_7_
[08/26 23:52:08     33s]   data_dst_q_6_ data_o_6_
[08/26 23:52:08     33s]   data_dst_q_5_ data_o_5_
[08/26 23:52:08     33s]   data_dst_q_4_ data_o_4_
[08/26 23:52:08     33s]   data_dst_q_3_ data_o_3_
[08/26 23:52:08     33s]   data_dst_q_33_ data_o_33_
[08/26 23:52:08     33s]   data_dst_q_32_ data_o_32_
[08/26 23:52:08     33s]   data_dst_q_31_ data_o_31_
[08/26 23:52:08     33s]   data_dst_q_30_ data_o_30_
[08/26 23:52:08     33s]   data_dst_q_2_ data_o_2_
[08/26 23:52:08     33s]   data_dst_q_29_ data_o_29_
[08/26 23:52:08     33s]   data_dst_q_28_ data_o_28_
[08/26 23:52:08     33s]   data_dst_q_27_ data_o_27_
[08/26 23:52:08     33s]   data_dst_q_26_ data_o_26_
[08/26 23:52:08     33s]   data_dst_q_25_ data_o_25_
[08/26 23:52:08     33s]   data_dst_q_24_ data_o_24_
[08/26 23:52:08     33s]   data_dst_q_23_ data_o_23_
[08/26 23:52:08     33s]   data_dst_q_22_ data_o_22_
[08/26 23:52:08     33s]   data_dst_q_21_ data_o_21_
[08/26 23:52:08     33s]   data_dst_q_20_ data_o_20_
[08/26 23:52:08     33s]   data_dst_q_1_ data_o_1_
[08/26 23:52:08     33s]   data_dst_q_19_ data_o_19_
[08/26 23:52:08     33s]   data_dst_q_18_ data_o_18_
[08/26 23:52:08     33s]   data_dst_q_17_ data_o_17_
[08/26 23:52:08     33s]   data_dst_q_16_ data_o_16_
[08/26 23:52:08     33s]   data_dst_q_15_ data_o_15_
[08/26 23:52:08     33s]   data_dst_q_14_ data_o_14_
[08/26 23:52:08     33s]   data_dst_q_13_ data_o_13_
[08/26 23:52:08     33s]   data_dst_q_12_ data_o_12_
[08/26 23:52:08     33s]   data_dst_q_11_ data_o_11_
[08/26 23:52:08     33s]   data_dst_q_10_ data_o_10_
[08/26 23:52:08     33s]   data_dst_q_0_ data_o_0_
[08/26 23:52:08     33s]   ack_dst_q async_ack_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/26 23:52:08     33s]   reg_q_2_ serial_o
[08/26 23:52:08     33s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/26 23:52:08     33s]   req_src_q async_req_o
[08/26 23:52:08     33s]   data_src_q_9_ async_data_o_9_
[08/26 23:52:08     33s]   data_src_q_8_ async_data_o_8_
[08/26 23:52:08     33s]   data_src_q_7_ async_data_o_7_
[08/26 23:52:08     33s]   data_src_q_6_ async_data_o_6_
[08/26 23:52:08     33s]   data_src_q_5_ async_data_o_5_
[08/26 23:52:08     33s]   data_src_q_4_ async_data_o_4_
[08/26 23:52:08     33s]   data_src_q_3_ async_data_o_3_
[08/26 23:52:08     33s]   data_src_q_33_ async_data_o_33_
[08/26 23:52:08     33s]   data_src_q_32_ async_data_o_32_
[08/26 23:52:08     33s]   data_src_q_31_ async_data_o_31_
[08/26 23:52:08     33s]   data_src_q_30_ async_data_o_30_
[08/26 23:52:08     33s]   data_src_q_2_ async_data_o_2_
[08/26 23:52:08     33s]   data_src_q_29_ async_data_o_29_
[08/26 23:52:08     33s]   data_src_q_28_ async_data_o_28_
[08/26 23:52:08     33s]   data_src_q_27_ async_data_o_27_
[08/26 23:52:08     33s]   data_src_q_26_ async_data_o_26_
[08/26 23:52:08     33s]   data_src_q_25_ async_data_o_25_
[08/26 23:52:08     33s]   data_src_q_24_ async_data_o_24_
[08/26 23:52:08     33s]   data_src_q_23_ async_data_o_23_
[08/26 23:52:08     33s]   data_src_q_22_ async_data_o_22_
[08/26 23:52:08     33s]   data_src_q_21_ async_data_o_21_
[08/26 23:52:08     33s]   data_src_q_20_ async_data_o_20_
[08/26 23:52:08     33s]   data_src_q_1_ async_data_o_1_
[08/26 23:52:08     33s]   data_src_q_19_ async_data_o_19_
[08/26 23:52:08     33s]   data_src_q_18_ async_data_o_18_
[08/26 23:52:08     33s]   data_src_q_17_ async_data_o_17_
[08/26 23:52:08     33s]   data_src_q_16_ async_data_o_16_
[08/26 23:52:08     33s]   data_src_q_15_ async_data_o_15_
[08/26 23:52:08     33s]   data_src_q_14_ async_data_o_14_
[08/26 23:52:08     33s]   data_src_q_13_ async_data_o_13_
[08/26 23:52:08     33s]   data_src_q_12_ async_data_o_12_
[08/26 23:52:08     33s]   data_src_q_11_ async_data_o_11_
[08/26 23:52:08     33s]   data_src_q_10_ async_data_o_10_
[08/26 23:52:08     33s]   data_src_q_0_ async_data_o_0_
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/26 23:52:08     33s]   obi_rsp_o_6_ _0946_
[08/26 23:52:08     33s]   obi_rsp_o_5_ _0946_
[08/26 23:52:08     33s]   obi_rsp_o_2_ _0946_
[08/26 23:52:08     33s]   obi_rsp_o_1_ obi_req_i_0_
[08/26 23:52:08     33s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/26 23:52:08     33s]   reg_rsp_o_0_ _235_
[08/26 23:52:08     33s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/26 23:52:08     33s]   r_opc_o _1470_
[08/26 23:52:08     33s]   gnt_o _1469_
[08/26 23:52:08     33s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/26 23:52:08     33s]   reg_rsp_o_33_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_32_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_1_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_10_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_11_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_12_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_13_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_14_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_15_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_16_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_17_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_18_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_19_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_20_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_21_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_22_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_23_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_24_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_25_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_26_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_27_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_28_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_29_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_30_ _05969_
[08/26 23:52:08     33s]   reg_rsp_o_31_ _05969_
[08/26 23:52:08     33s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/26 23:52:08     33s]   user_sbr_obi_req_o_73_ _3688_
[08/26 23:52:08     33s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/26 23:52:08     33s]   reg_q_1_ serial_o
[08/26 23:52:08     33s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_38_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_34_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_33_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_37_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_36_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_32_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_35_ _40_
[08/26 23:52:08     33s]   interrupts_o_0_ _41_
[08/26 23:52:08     33s]   interrupts_o_1_ _41_
[08/26 23:52:08     33s]   interrupts_o_2_ _41_
[08/26 23:52:08     33s]   interrupts_o_3_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_0_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_1_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_2_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_3_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_4_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_5_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_6_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_7_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_8_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_9_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_10_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_11_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_12_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_13_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_14_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_15_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_16_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_17_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_18_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_19_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_20_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_21_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_22_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_23_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_24_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_25_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_26_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_27_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_28_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_29_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_30_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_31_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_32_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_33_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_34_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_35_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_36_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_37_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_38_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_39_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_40_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_41_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_42_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_43_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_44_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_45_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_46_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_47_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_48_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_49_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_50_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_51_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_52_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_53_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_54_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_55_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_56_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_57_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_58_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_59_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_60_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_61_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_62_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_63_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_64_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_65_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_66_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_67_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_68_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_69_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_70_ _41_
[08/26 23:52:08     33s]   user_mgr_obi_req_o_71_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_2_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_3_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_7_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_8_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_9_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_10_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_11_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_12_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_13_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_14_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_15_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_16_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_17_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_18_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_19_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_20_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_21_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_22_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_23_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_24_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_25_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_26_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_27_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_28_ _41_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_29_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_30_ _40_
[08/26 23:52:08     33s]   user_sbr_obi_rsp_o_31_ _41_
[08/26 23:52:08     33s] Checking routing tracks.....
[08/26 23:52:08     33s] Checking other grids.....
[08/26 23:52:08     33s] Checking routing blockage.....
[08/26 23:52:08     33s] Checking components.....
[08/26 23:52:08     33s] Checking constraints (guide/region/fence).....
[08/26 23:52:08     33s] Checking groups.....
[08/26 23:52:08     33s] Checking Ptn Core Box.....
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s] Checking Preroutes.....
[08/26 23:52:08     33s] No. of regular pre-routes not on tracks : 0 
[08/26 23:52:08     33s]  Design check done.
[08/26 23:52:08     33s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s] *** Summary of all messages that are not suppressed in this session:
[08/26 23:52:08     33s] Severity  ID               Count  Summary                                  
[08/26 23:52:08     33s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/26 23:52:08     33s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/26 23:52:08     33s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/26 23:52:08     33s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/26 23:52:08     33s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/26 23:52:08     33s] *** Message Summary: 5 warning(s), 0 error(s)
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s] <CMD> clearGlobalNets
[08/26 23:52:08     33s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/26 23:52:08     33s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/26 23:52:08     33s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/26 23:52:08     33s] <CMD> addEndCap
[08/26 23:52:08     33s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/26 23:52:08     33s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/26 23:52:08     33s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/26 23:52:08     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1142.7M
[08/26 23:52:08     33s] #spOpts: VtWidth 
[08/26 23:52:08     33s] All LLGs are deleted
[08/26 23:52:08     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1143.7M
[08/26 23:52:08     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1143.7M
[08/26 23:52:08     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1144.7M
[08/26 23:52:08     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1144.7M
[08/26 23:52:08     33s] Core basic site is CoreSite
[08/26 23:52:08     33s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/26 23:52:08     33s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/26 23:52:08     33s] SiteArray: use 2,580,480 bytes
[08/26 23:52:08     33s] SiteArray: current memory after site array memory allocation 1144.7M
[08/26 23:52:08     33s] SiteArray: FP blocked sites are writable
[08/26 23:52:08     33s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/26 23:52:08     33s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1144.7M
[08/26 23:52:08     33s] Process 0 wires and vias for routing blockage analysis
[08/26 23:52:08     33s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.002, MEM:1145.7M
[08/26 23:52:08     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.028, REAL:0.021, MEM:1145.7M
[08/26 23:52:08     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.032, MEM:1145.7M
[08/26 23:52:08     33s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1145.7MB).
[08/26 23:52:08     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.064, MEM:1145.7M
[08/26 23:52:08     33s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1145.7M
[08/26 23:52:08     33s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.004, REAL:0.005, MEM:1145.7M
[08/26 23:52:08     33s] Minimum row-size in sites for endcap insertion = 7.
[08/26 23:52:08     33s] Minimum number of sites for row blockage       = 1.
[08/26 23:52:08     33s] Inserted 300 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/26 23:52:08     33s] Inserted 300 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/26 23:52:08     33s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1145.7M
[08/26 23:52:08     33s] For 600 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/26 23:52:08     33s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.001, REAL:0.001, MEM:1145.7M
[08/26 23:52:08     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1145.7M
[08/26 23:52:08     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1145.7M
[08/26 23:52:08     33s] All LLGs are deleted
[08/26 23:52:08     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1145.7M
[08/26 23:52:08     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1145.7M
[08/26 23:52:08     33s] <CMD> verifyEndCap
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s] ******Begin verifyEndCap******
[08/26 23:52:08     33s] End edge value: 1
[08/26 23:52:08     33s] Outter corner value: 0
[08/26 23:52:08     33s] Inner corner  value: 0
[08/26 23:52:08     33s] Found no problem.
[08/26 23:52:08     33s] ******End verifyEndCap******
[08/26 23:52:08     33s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/26 23:52:08     33s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/26 23:52:08     33s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/26 23:52:08     33s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/26 23:52:08     33s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/26 23:52:08     33s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/26 23:52:08     33s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{610.07 192.06 1414.55 464.62}}
[08/26 23:52:08     33s] # set corebox [dbget top.fplan.coreBox]
# sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[08/26 23:52:08     33s] #% Begin sroute (date=08/26 23:52:08, mem=1049.1M)
[08/26 23:52:08     33s] *** Begin SPECIAL ROUTE on Tue Aug 26 23:52:08 2025 ***
[08/26 23:52:08     33s] SPECIAL ROUTE ran on directory: /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd
[08/26 23:52:08     33s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap-1 (Linux 5.14.0-570.32.1.el9_6.x86_64 x86_64 2.60Ghz)
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s] Begin option processing ...
[08/26 23:52:08     33s] srouteConnectPowerBump set to false
[08/26 23:52:08     33s] routeSelectNet set to "VDD VSS"
[08/26 23:52:08     33s] routeSpecial set to true
[08/26 23:52:08     33s] srouteBlockPin set to "useLef"
[08/26 23:52:08     33s] srouteBottomLayerLimit set to 1
[08/26 23:52:08     33s] srouteBottomTargetLayerLimit set to 1
[08/26 23:52:08     33s] srouteConnectConverterPin set to false
[08/26 23:52:08     33s] srouteConnectPadPin set to false
[08/26 23:52:08     33s] srouteCrossoverViaBottomLayer set to 1
[08/26 23:52:08     33s] srouteCrossoverViaTopLayer set to 7
[08/26 23:52:08     33s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/26 23:52:08     33s] srouteFollowCorePinEnd set to 3
[08/26 23:52:08     33s] srouteFollowPadPin set to false
[08/26 23:52:08     33s] srouteJogControl set to "preferWithChanges differentLayer"
[08/26 23:52:08     33s] sroutePadPinAllPorts set to true
[08/26 23:52:08     33s] sroutePreserveExistingRoutes set to true
[08/26 23:52:08     33s] srouteRoutePowerBarPortOnBothDir set to true
[08/26 23:52:08     33s] srouteStopBlockPin set to "nearestTarget"
[08/26 23:52:08     33s] srouteTopLayerLimit set to 7
[08/26 23:52:08     33s] srouteTopTargetLayerLimit set to 7
[08/26 23:52:08     33s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2024.00 megs.
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s] Reading DB technology information...
[08/26 23:52:08     33s] Finished reading DB technology information.
[08/26 23:52:08     33s] Reading floorplan and netlist information...
[08/26 23:52:08     33s] Finished reading floorplan and netlist information.
[08/26 23:52:08     33s] Read in 15 layers, 7 routing layers, 1 overlap layer
[08/26 23:52:08     33s] Read in 89 macros, 57 used
[08/26 23:52:08     33s] Read in 713 components
[08/26 23:52:08     33s]   647 core components: 47 unplaced, 0 placed, 600 fixed
[08/26 23:52:08     33s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[08/26 23:52:08     33s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[08/26 23:52:08     33s] Read in 48 logical pins
[08/26 23:52:08     33s] Read in 4 blockages
[08/26 23:52:08     33s] Read in 48 nets
[08/26 23:52:08     33s] Read in 2 special nets
[08/26 23:52:08     33s] Read in 1306 terminals
[08/26 23:52:08     33s] 2 nets selected.
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s] Begin power routing ...
[08/26 23:52:08     33s] CPU time for FollowPin 0 seconds
[08/26 23:52:08     33s] CPU time for FollowPin 0 seconds
[08/26 23:52:08     33s]   Number of Block ports routed: 0  open: 400
[08/26 23:52:08     33s]   Number of Stripe ports routed: 0
[08/26 23:52:08     33s]   Number of Core ports routed: 0  open: 602
[08/26 23:52:08     33s]   Number of Power Bump ports routed: 0
[08/26 23:52:08     33s]   Number of Followpin connections: 301
[08/26 23:52:08     33s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2034.00 megs.
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s]  Begin updating DB with routing results ...
[08/26 23:52:08     33s]  Updating DB with 0 via definition ...
[08/26 23:52:08     33s] sroute created 301 wires.
[08/26 23:52:08     33s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/26 23:52:08     33s] +--------+----------------+----------------+
[08/26 23:52:08     33s] |  Layer |     Created    |     Deleted    |
[08/26 23:52:08     33s] +--------+----------------+----------------+
[08/26 23:52:08     33s] | Metal1 |       301      |       NA       |
[08/26 23:52:08     33s] +--------+----------------+----------------+
[08/26 23:52:08     33s] #% End sroute (date=08/26 23:52:08, total cpu=0:00:00.2, real=0:00:00.0, peak res=1064.6M, current mem=1056.9M)
[08/26 23:52:08     33s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/26 23:52:08     33s] # setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[08/26 23:52:08     33s] # addstripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/26 23:52:08     33s] 
[08/26 23:52:08     33s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1155.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_268' was increased to (1449.180054 817.140015) (1450.560059 821.159973) because cell geometry (1449.180054 820.679993) (1450.560059 821.159973) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_267' was increased to (389.760010 817.140015) (391.140015 821.159973) because cell geometry (389.760010 820.679993) (391.140015 821.159973) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_22' was increased to (608.219971 408.899994) (609.599976 412.920013) because cell geometry (608.219971 412.440002) (609.599976 412.920013) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_21' was increased to (389.760010 408.899994) (391.140015 412.920013) because cell geometry (389.760010 412.440002) (391.140015 412.920013) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_1' was increased to (389.760010 390.000000) (391.140015 394.019989) because cell geometry (389.760010 393.540009) (391.140015 394.019989) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_2' was increased to (608.219971 390.000000) (609.599976 394.019989) because cell geometry (608.219971 393.540009) (609.599976 394.019989) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_5' was increased to (389.760010 393.779999) (391.140015 397.799988) because cell geometry (389.760010 397.320007) (391.140015 397.799988) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_6' was increased to (608.219971 393.779999) (609.599976 397.799988) because cell geometry (608.219971 397.320007) (609.599976 397.799988) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_9' was increased to (389.760010 397.559998) (391.140015 401.579987) because cell geometry (389.760010 401.100006) (391.140015 401.579987) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_10' was increased to (608.219971 397.559998) (609.599976 401.579987) because cell geometry (608.219971 401.100006) (609.599976 401.579987) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_13' was increased to (389.760010 401.339996) (391.140015 405.359985) because cell geometry (389.760010 404.880005) (391.140015 405.359985) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_14' was increased to (608.219971 401.339996) (609.599976 405.359985) because cell geometry (608.219971 404.880005) (609.599976 405.359985) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_17' was increased to (389.760010 405.119995) (391.140015 409.140015) because cell geometry (389.760010 408.660004) (391.140015 409.140015) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_18' was increased to (608.219971 405.119995) (609.599976 409.140015) because cell geometry (608.219971 408.660004) (609.599976 409.140015) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_159' was increased to (389.760010 613.020020) (391.140015 617.039978) because cell geometry (389.760010 616.559998) (391.140015 617.039978) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_105' was increased to (389.760010 510.959991) (391.140015 514.979980) because cell geometry (389.760010 514.500000) (391.140015 514.979980) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_77' was increased to (389.760010 461.820007) (391.140015 465.839996) because cell geometry (389.760010 465.359985) (391.140015 465.839996) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_73' was increased to (389.760010 458.040009) (391.140015 462.059998) because cell geometry (389.760010 461.579987) (391.140015 462.059998) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_69' was increased to (389.760010 454.260010) (391.140015 458.279999) because cell geometry (389.760010 457.799988) (391.140015 458.279999) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_65' was increased to (389.760010 450.480011) (391.140015 454.500000) because cell geometry (389.760010 454.019989) (391.140015 454.500000) was outside the original block boundary.
[08/26 23:52:08     33s] Type 'man IMPPP-133' for more detail.
[08/26 23:52:08     33s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[08/26 23:52:08     33s] To increase the message display limit, refer to the product command reference manual.
[08/26 23:52:08     33s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:08     33s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:08     33s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:08     33s] Starting stripe generation ...
[08/26 23:52:08     33s] Non-Default Mode Option Settings :
[08/26 23:52:08     33s]   -stapling_nets_style side_to_side
[08/26 23:52:08     33s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:08     33s] Stripe generation is complete.
[08/26 23:52:08     33s] vias are now being generated.
[08/26 23:52:08     33s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:09     33s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:09     34s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:09     34s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:10     34s] addStripe created 142 wires.
[08/26 23:52:10     34s] ViaGen created 37742 vias, deleted 0 via to avoid violation.
[08/26 23:52:10     34s] +--------+----------------+----------------+
[08/26 23:52:10     34s] |  Layer |     Created    |     Deleted    |
[08/26 23:52:10     34s] +--------+----------------+----------------+
[08/26 23:52:10     34s] |  Via1  |      18871     |        0       |
[08/26 23:52:10     34s] |  Via2  |      18871     |        0       |
[08/26 23:52:10     34s] | Metal3 |       142      |       NA       |
[08/26 23:52:10     34s] +--------+----------------+----------------+
[08/26 23:52:10     34s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/26 23:52:10     34s] -stacked_via_bottom_layer bottomLayer
[08/26 23:52:10     34s] -stacked_via_top_layer topLayer
[08/26 23:52:10     34s] -stapling_nets_style end_to_end
[08/26 23:52:10     34s] # setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[08/26 23:52:10     34s] # addstripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area $corebox
<CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area {{389.76 390.0 1450.56 1450.02}}
[08/26 23:52:10     34s] 
[08/26 23:52:10     34s] **ERROR: (IMPPP-305):	The absolute limits start 15.000000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1155.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:10     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:10     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:10     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:10     34s] Starting stripe generation ...
[08/26 23:52:10     34s] Non-Default Mode Option Settings :
[08/26 23:52:10     34s]   -stapling_nets_style side_to_side
[08/26 23:52:10     34s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:10     34s] Stripe generation is complete.
[08/26 23:52:10     34s] vias are now being generated.
[08/26 23:52:10     34s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:10     34s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:10     34s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:10     34s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:10     34s] addStripe created 74 wires.
[08/26 23:52:10     34s] ViaGen created 4760 vias, deleted 0 via to avoid violation.
[08/26 23:52:10     34s] +--------+----------------+----------------+
[08/26 23:52:10     34s] |  Layer |     Created    |     Deleted    |
[08/26 23:52:10     34s] +--------+----------------+----------------+
[08/26 23:52:10     34s] |  Via3  |      4760      |        0       |
[08/26 23:52:10     34s] | Metal4 |       74       |       NA       |
[08/26 23:52:10     34s] +--------+----------------+----------------+
[08/26 23:52:10     34s] # setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[08/26 23:52:10     34s] # addstripe -layer Metal5 -direction vertical   -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/26 23:52:10     34s] 
[08/26 23:52:10     34s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1155.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:10     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:10     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:10     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:10     34s] Starting stripe generation ...
[08/26 23:52:10     34s] Non-Default Mode Option Settings :
[08/26 23:52:10     34s]   -stapling_nets_style side_to_side
[08/26 23:52:10     34s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:10     34s] Stripe generation is complete.
[08/26 23:52:10     34s] vias are now being generated.
[08/26 23:52:10     34s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:10     34s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:10     34s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:11     34s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:11     35s] addStripe created 142 wires.
[08/26 23:52:11     35s] ViaGen created 4700 vias, deleted 0 via to avoid violation.
[08/26 23:52:11     35s] +--------+----------------+----------------+
[08/26 23:52:11     35s] |  Layer |     Created    |     Deleted    |
[08/26 23:52:11     35s] +--------+----------------+----------------+
[08/26 23:52:11     35s] |  Via4  |      4700      |        0       |
[08/26 23:52:11     35s] | Metal5 |       142      |       NA       |
[08/26 23:52:11     35s] +--------+----------------+----------------+
[08/26 23:52:11     35s] # setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[08/26 23:52:11     35s] # addstripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area $corebox
<CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/26 23:52:11     35s] 
[08/26 23:52:11     35s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1155.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Starting stripe generation ...
[08/26 23:52:11     35s] Non-Default Mode Option Settings :
[08/26 23:52:11     35s]   -stapling_nets_style side_to_side
[08/26 23:52:11     35s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:11     35s] Stripe generation is complete.
[08/26 23:52:11     35s] vias are now being generated.
[08/26 23:52:11     35s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:11     35s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:11     35s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:11     35s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:11     35s] addStripe created 71 wires.
[08/26 23:52:11     35s] ViaGen created 4717 vias, deleted 0 via to avoid violation.
[08/26 23:52:11     35s] +--------+----------------+----------------+
[08/26 23:52:11     35s] |  Layer |     Created    |     Deleted    |
[08/26 23:52:11     35s] +--------+----------------+----------------+
[08/26 23:52:11     35s] | TopVia1|      4717      |        0       |
[08/26 23:52:11     35s] |TopMetal1|       71       |       NA       |
[08/26 23:52:11     35s] +--------+----------------+----------------+
[08/26 23:52:11     35s] # setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[08/26 23:52:11     35s] # addstripe -layer TopMetal2 -direction vertical   -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area $corebox
<CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area {{389.76 390.0 1450.56 1450.02}}
[08/26 23:52:11     35s] 
[08/26 23:52:11     35s] Initialize fgc environment(mem: 1155.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Starting stripe generation ...
[08/26 23:52:11     35s] Non-Default Mode Option Settings :
[08/26 23:52:11     35s]   -stapling_nets_style side_to_side
[08/26 23:52:11     35s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[08/26 23:52:11     35s] Type 'man IMPPP-4055' for more detail.
[08/26 23:52:11     35s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.0M)
[08/26 23:52:11     35s] Stripe generation is complete.
[08/26 23:52:11     35s] vias are now being generated.
[08/26 23:52:12     35s] addStripe created 71 wires.
[08/26 23:52:12     35s] ViaGen created 2521 vias, deleted 0 via to avoid violation.
[08/26 23:52:12     35s] +--------+----------------+----------------+
[08/26 23:52:12     35s] |  Layer |     Created    |     Deleted    |
[08/26 23:52:12     35s] +--------+----------------+----------------+
[08/26 23:52:12     35s] | TopVia2|      2521      |        0       |
[08/26 23:52:12     35s] |TopMetal2|       71       |       NA       |
[08/26 23:52:12     35s] +--------+----------------+----------------+
[08/26 23:52:12     35s] # deleteRouteBlk -name sram_rblk
<CMD> deleteRouteBlk -name sram_rblk
[08/26 23:52:12     35s] # set cmd "editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area {610.07 192.06 1414.55 464.62} -uda -orthogonal_only
[08/26 23:52:12     35s] #% Begin editPowerVia (date=08/26 23:52:12, mem=1063.6M)
[08/26 23:52:12     35s] 
[08/26 23:52:12     35s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:12     35s] ViaGen created 426 vias, deleted 0 via to avoid violation.
[08/26 23:52:12     35s] +--------+----------------+----------------+
[08/26 23:52:12     35s] |  Layer |     Created    |     Deleted    |
[08/26 23:52:12     35s] +--------+----------------+----------------+
[08/26 23:52:12     35s] |  Via3  |        6       |        0       |
[08/26 23:52:12     35s] |  Via4  |       210      |        0       |
[08/26 23:52:12     35s] | TopVia1|       210      |        0       |
[08/26 23:52:12     35s] +--------+----------------+----------------+
[08/26 23:52:12     35s] #% End editPowerVia (date=08/26 23:52:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1072.3M, current mem=1063.1M)
[08/26 23:52:12     35s] # set cmd "editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area {610.07 192.06 1414.55 464.62} -uda -orthogonal_only
[08/26 23:52:12     35s] #% Begin editPowerVia (date=08/26 23:52:12, mem=1063.1M)
[08/26 23:52:12     35s] 
[08/26 23:52:12     35s] Multi-CPU acceleration using 4 CPU(s).
[08/26 23:52:12     35s] ViaGen created 440 vias, deleted 0 via to avoid violation.
[08/26 23:52:12     35s] +--------+----------------+----------------+
[08/26 23:52:12     35s] |  Layer |     Created    |     Deleted    |
[08/26 23:52:12     35s] +--------+----------------+----------------+
[08/26 23:52:12     35s] |  Via3  |       56       |        0       |
[08/26 23:52:12     35s] |  Via4  |       192      |        0       |
[08/26 23:52:12     35s] | TopVia1|       192      |        0       |
[08/26 23:52:12     35s] +--------+----------------+----------------+
[08/26 23:52:12     35s] #% End editPowerVia (date=08/26 23:52:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1063.8M, current mem=1063.8M)
[08/26 23:52:12     35s] ### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/26 23:52:12     35s] <CMD> verifyPowerVia
[08/26 23:52:12     35s] 
[08/26 23:52:12     35s] ******** Start: VERIFY POWER VIA ********
[08/26 23:52:12     35s] Start Time: Tue Aug 26 23:52:12 2025
[08/26 23:52:12     35s] 
[08/26 23:52:12     35s] Check all 2 Power/Ground nets
[08/26 23:52:12     35s] *** Checking Net VDD
[08/26 23:52:12     35s] *** Checking Net VSS
[08/26 23:52:12     36s] Actually Checked 2 Power/Ground nets with physical connectivity
[08/26 23:52:12     36s] 
[08/26 23:52:12     36s] Begin Summary 
[08/26 23:52:12     36s]   Found no problems or warnings.
[08/26 23:52:12     36s] End Summary
[08/26 23:52:12     36s] 
[08/26 23:52:12     36s] End Time: Tue Aug 26 23:52:12 2025
[08/26 23:52:12     36s] ******** End: VERIFY POWER VIA ********
[08/26 23:52:12     36s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/26 23:52:12     36s]   (CPU Time: 0:00:00.3  MEM: 3.000M)
[08/26 23:52:12     36s] 
[08/26 23:52:12     36s] <CMD> verify_connectivity -net {VDD VSS}
[08/26 23:52:12     36s] VERIFY_CONNECTIVITY use new engine.
[08/26 23:52:12     36s] 
[08/26 23:52:12     36s] ******** Start: VERIFY CONNECTIVITY ********
[08/26 23:52:12     36s] Start Time: Tue Aug 26 23:52:12 2025
[08/26 23:52:12     36s] 
[08/26 23:52:12     36s] Design Name: croc_chip
[08/26 23:52:12     36s] Database Units: 1000
[08/26 23:52:12     36s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[08/26 23:52:12     36s] Error Limit = 1000; Warning Limit = 50
[08/26 23:52:12     36s] Check specified nets
[08/26 23:52:12     36s] Use 4 pthreads
[08/26 23:52:12     36s] Net VDD: has an unconnected terminal, has special routes with opens, dangling Wire.
[08/26 23:52:12     36s] Net VSS: has an unconnected terminal, has special routes with opens, dangling Wire.
[08/26 23:52:12     36s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[08/26 23:52:12     36s] Type 'man IMPVFC-3' for more detail.
[08/26 23:52:12     36s] 
[08/26 23:52:12     36s] Begin Summary 
[08/26 23:52:12     36s]     264 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[08/26 23:52:12     36s]     2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[08/26 23:52:12     36s]     734 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[08/26 23:52:12     36s]     1000 total info(s) created.
[08/26 23:52:12     36s] End Summary
[08/26 23:52:12     36s] 
[08/26 23:52:12     36s] End Time: Tue Aug 26 23:52:12 2025
[08/26 23:52:12     36s] Time Elapsed: 0:00:00.0
[08/26 23:52:12     36s] 
[08/26 23:52:12     36s] ******** End: VERIFY CONNECTIVITY ********
[08/26 23:52:12     36s]   Verification Complete : 1000 Viols.  0 Wrngs.
[08/26 23:52:12     36s]   (CPU Time: 0:00:00.2  MEM: 25.000M)
[08/26 23:52:12     36s] 
[08/26 23:52:12     36s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[08/26 23:52:12     36s] #% Begin save design ... (date=08/26 23:52:12, mem=1067.7M)
[08/26 23:52:12     36s] % Begin Save ccopt configuration ... (date=08/26 23:52:12, mem=1067.7M)
[08/26 23:52:12     36s] % End Save ccopt configuration ... (date=08/26 23:52:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1067.7M, current mem=1067.7M)
[08/26 23:52:12     36s] % Begin Save netlist data ... (date=08/26 23:52:12, mem=1067.7M)
[08/26 23:52:12     36s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/26 23:52:12     36s] % End Save netlist data ... (date=08/26 23:52:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=1068.0M, current mem=1068.0M)
[08/26 23:52:12     36s] Saving symbol-table file in separate thread ...
[08/26 23:52:12     36s] Saving congestion map file in separate thread ...
[08/26 23:52:12     36s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/26 23:52:12     36s] % Begin Save AAE data ... (date=08/26 23:52:12, mem=1068.4M)
[08/26 23:52:12     36s] Saving AAE Data ...
[08/26 23:52:12     36s] % End Save AAE data ... (date=08/26 23:52:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1068.4M, current mem=1068.4M)
[08/26 23:52:13     36s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[08/26 23:52:13     36s] Saving mode setting ...
[08/26 23:52:13     36s] Saving global file ...
[08/26 23:52:13     36s] Saving Drc markers ...
[08/26 23:52:13     36s] ... 1006 markers are saved ...
[08/26 23:52:13     36s] ... 0 geometry drc markers are saved ...
[08/26 23:52:13     36s] ... 0 antenna drc markers are saved ...
[08/26 23:52:13     36s] % Begin Save routing data ... (date=08/26 23:52:13, mem=1068.8M)
[08/26 23:52:13     36s] Saving route file ...
[08/26 23:52:13     37s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1174.6M) ***
[08/26 23:52:13     37s] % End Save routing data ... (date=08/26 23:52:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1069.1M, current mem=1069.1M)
[08/26 23:52:13     37s] Saving special route data file in separate thread ...
[08/26 23:52:13     37s] Saving PG file in separate thread ...
[08/26 23:52:13     37s] Saving placement file in separate thread ...
[08/26 23:52:13     37s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/26 23:52:13     37s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Aug 26 23:52:13 2025)
[08/26 23:52:13     37s] Save Adaptive View Pruning View Names to Binary file
[08/26 23:52:13     37s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1228.6M) ***
[08/26 23:52:13     37s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:13     37s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1212.6M) ***
[08/26 23:52:13     37s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:13     37s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:13     37s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[08/26 23:52:13     37s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1196.6M) ***
[08/26 23:52:13     37s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[08/26 23:52:13     37s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:13     37s] % Begin Save power constraints data ... (date=08/26 23:52:13, mem=1070.0M)
[08/26 23:52:13     37s] % End Save power constraints data ... (date=08/26 23:52:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1070.0M, current mem=1070.0M)
[08/26 23:52:19     41s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[08/26 23:52:19     41s] #% End save design ... (date=08/26 23:52:19, total cpu=0:00:05.2, real=0:00:07.0, peak res=1099.3M, current mem=1069.6M)
[08/26 23:52:19     41s] *** Message Summary: 0 warning(s), 0 error(s)
[08/26 23:52:19     41s] 
[08/26 23:52:19     41s] <CMD> addWellTap -cell sky130_fd_sc_hd__tapvpwrvgnd_1 -cellInterval 40 -inRowOffset 25 -prefix WELLTAP
[08/26 23:52:19     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:1170.6M
[08/26 23:52:19     41s] #spOpts: VtWidth mergeVia=F 
[08/26 23:52:19     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1170.6M
[08/26 23:52:19     41s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1170.6M
[08/26 23:52:19     41s] Core basic site is CoreSite
[08/26 23:52:19     41s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/26 23:52:19     41s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/26 23:52:19     41s] SiteArray: use 2,580,480 bytes
[08/26 23:52:19     41s] SiteArray: current memory after site array memory allocation 1170.6M
[08/26 23:52:19     41s] SiteArray: FP blocked sites are writable
[08/26 23:52:19     41s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/26 23:52:19     41s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1170.6M
[08/26 23:52:19     41s] Process 56107 wires and vias for routing blockage analysis
[08/26 23:52:19     41s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.118, REAL:0.031, MEM:1170.6M
[08/26 23:52:19     41s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.188, REAL:0.065, MEM:1170.6M
[08/26 23:52:19     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.198, REAL:0.075, MEM:1170.6M
[08/26 23:52:19     41s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1170.6MB).
[08/26 23:52:19     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.264, REAL:0.141, MEM:1170.6M
[08/26 23:52:19     41s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/26 23:52:19     41s] Type 'man IMPSP-5134' for more detail.
[08/26 23:52:19     41s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/26 23:52:19     41s] Type 'man IMPSP-5134' for more detail.
[08/26 23:52:19     41s] For 7180 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[08/26 23:52:19     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1171.4M
[08/26 23:52:19     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1171.4M
[08/26 23:52:19     41s] All LLGs are deleted
[08/26 23:52:19     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1171.4M
[08/26 23:52:19     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1171.4M
[08/26 23:52:19     41s] Inserted 7180 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[08/26 23:52:19     41s] <CMD> saveDesign SAVED/00_init_design.invs
[08/26 23:52:19     42s] #% Begin save design ... (date=08/26 23:52:19, mem=1071.2M)
[08/26 23:52:19     42s] % Begin Save ccopt configuration ... (date=08/26 23:52:19, mem=1071.2M)
[08/26 23:52:19     42s] % End Save ccopt configuration ... (date=08/26 23:52:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.2M, current mem=1071.2M)
[08/26 23:52:19     42s] % Begin Save netlist data ... (date=08/26 23:52:19, mem=1071.2M)
[08/26 23:52:19     42s] Writing Binary DB to SAVED/00_init_design.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/26 23:52:19     42s] % End Save netlist data ... (date=08/26 23:52:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1071.2M, current mem=1071.1M)
[08/26 23:52:19     42s] Saving symbol-table file in separate thread ...
[08/26 23:52:19     42s] Saving congestion map file in separate thread ...
[08/26 23:52:19     42s] Saving congestion map file SAVED/00_init_design.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/26 23:52:19     42s] % Begin Save AAE data ... (date=08/26 23:52:19, mem=1071.1M)
[08/26 23:52:19     42s] Saving AAE Data ...
[08/26 23:52:19     42s] % End Save AAE data ... (date=08/26 23:52:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.1M, current mem=1071.1M)
[08/26 23:52:19     42s] Saving preference file SAVED/00_init_design.invs.dat.tmp/gui.pref.tcl ...
[08/26 23:52:19     42s] Saving mode setting ...
[08/26 23:52:19     42s] Saving global file ...
[08/26 23:52:19     42s] Saving Drc markers ...
[08/26 23:52:19     42s] ... 1006 markers are saved ...
[08/26 23:52:19     42s] ... 0 geometry drc markers are saved ...
[08/26 23:52:19     42s] ... 0 antenna drc markers are saved ...
[08/26 23:52:20     42s] % Begin Save routing data ... (date=08/26 23:52:19, mem=1071.2M)
[08/26 23:52:20     42s] Saving route file ...
[08/26 23:52:20     42s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1171.1M) ***
[08/26 23:52:20     42s] % End Save routing data ... (date=08/26 23:52:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1071.2M, current mem=1070.2M)
[08/26 23:52:20     42s] Saving special route data file in separate thread ...
[08/26 23:52:20     42s] Saving PG file in separate thread ...
[08/26 23:52:20     42s] Saving placement file in separate thread ...
[08/26 23:52:20     42s] Saving PG file SAVED/00_init_design.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Aug 26 23:52:20 2025)
[08/26 23:52:20     42s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/26 23:52:20     42s] Save Adaptive View Pruning View Names to Binary file
[08/26 23:52:20     42s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:20     42s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1210.1M) ***
[08/26 23:52:20     42s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1210.1M) ***
[08/26 23:52:20     42s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:20     42s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:20     42s] Saving property file SAVED/00_init_design.invs.dat.tmp/croc_chip.prop
[08/26 23:52:20     42s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1194.1M) ***
[08/26 23:52:20     42s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:20     42s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/26 23:52:20     42s] % Begin Save power constraints data ... (date=08/26 23:52:20, mem=1070.9M)
[08/26 23:52:20     42s] % End Save power constraints data ... (date=08/26 23:52:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1070.9M, current mem=1070.9M)
[08/26 23:52:25     46s] Generated self-contained design 00_init_design.invs.dat.tmp
[08/26 23:52:25     46s] #% End save design ... (date=08/26 23:52:25, total cpu=0:00:04.9, real=0:00:06.0, peak res=1101.7M, current mem=1071.7M)
[08/26 23:52:25     46s] *** Message Summary: 0 warning(s), 0 error(s)
[08/26 23:52:25     46s] 
[08/26 23:52:25     46s] <CMD> set_table_style -no_frame_fix_width
[08/26 23:52:25     46s] <CMD> set_global timing_report_enable_auto_column_width true
[08/26 23:52:25     46s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/26 23:52:25     46s] <CMD> timeDesign -prePlace -pathReports -slackReports -numPaths 1000 -prefix 00_init_design_prePlace -outDir ./rpt/00_init_design_prePlace
[08/26 23:52:25     46s] Setting timing_disable_library_data_to_data_checks to 'true'.
[08/26 23:52:25     46s] Setting timing_disable_user_data_to_data_checks to 'true'.
[08/26 23:52:25     47s] Multithreaded Timing Analysis is initialized with 4 threads
[08/26 23:52:25     47s] 
[08/26 23:52:25     47s] Set Using Default Delay Limit as 101.
[08/26 23:52:25     47s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/26 23:52:25     47s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/26 23:52:25     47s] Set Default Net Delay as 0 ps.
[08/26 23:52:25     47s] Set Default Net Load as 0 pF. 
[08/26 23:52:25     47s] Effort level <high> specified for reg2reg path_group
[08/26 23:52:26     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1330.2M
[08/26 23:52:26     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1330.2M
[08/26 23:52:26     48s] Fast DP-INIT is on for default
[08/26 23:52:26     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.066, REAL:0.029, MEM:1362.2M
[08/26 23:52:26     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.087, REAL:0.051, MEM:1362.2M
[08/26 23:52:26     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1362.2M
[08/26 23:52:26     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1362.2M
[08/26 23:52:26     48s] Starting delay calculation for Setup views
[08/26 23:52:27     49s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[08/26 23:52:27     49s] AAE DB initialization (MEM=1371.72 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/26 23:52:27     49s] #################################################################################
[08/26 23:52:27     49s] # Design Stage: PreRoute
[08/26 23:52:27     49s] # Design Name: croc_chip
[08/26 23:52:27     49s] # Design Mode: 90nm
[08/26 23:52:27     49s] # Analysis Mode: MMMC Non-OCV 
[08/26 23:52:27     49s] # Parasitics Mode: No SPEF/RCDB
[08/26 23:52:27     49s] # Signoff Settings: SI Off 
[08/26 23:52:27     49s] #################################################################################
[08/26 23:52:27     49s] Topological Sorting (REAL = 0:00:00.0, MEM = 1395.7M, InitMEM = 1371.7M)
[08/26 23:52:27     49s] Calculate delays in BcWc mode...
[08/26 23:52:27     49s] Start delay calculation (fullDC) (4 T). (MEM=1395.74)
[08/26 23:52:27     49s] Start AAE Lib Loading. (MEM=1412.41)
[08/26 23:52:27     49s] End AAE Lib Loading. (MEM=1431.49 CPU=0:00:00.1 Real=0:00:00.0)
[08/26 23:52:27     49s] End AAE Lib Interpolated Model. (MEM=1431.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/26 23:52:27     49s] First Iteration Infinite Tw... 
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/26 23:52:27     50s] Type 'man IMPESI-3194' for more detail.
[08/26 23:52:27     50s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/26 23:52:27     50s] Type 'man IMPESI-3199' for more detail.
[08/26 23:52:27     50s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[08/26 23:52:27     50s] To increase the message display limit, refer to the product command reference manual.
[08/26 23:52:27     50s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[08/26 23:52:27     50s] To increase the message display limit, refer to the product command reference manual.
[08/26 23:52:28     54s] Total number of fetched objects 39670
[08/26 23:52:29     55s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[08/26 23:52:29     55s] End delay calculation. (MEM=1698.58 CPU=0:00:04.6 REAL=0:00:02.0)
[08/26 23:52:29     55s] End delay calculation (fullDC). (MEM=1698.58 CPU=0:00:05.6 REAL=0:00:02.0)
[08/26 23:52:29     55s] *** CDM Built up (cpu=0:00:05.9  real=0:00:02.0  mem= 1698.6M) ***
[08/26 23:52:29     56s] *** Done Building Timing Graph (cpu=0:00:07.2 real=0:00:03.0 totSessionCpu=0:00:56.1 mem=1666.6M)
[08/26 23:52:30     58s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -4.392  |
|           TNS (ns):| -7870.9 | -7853.2 | -17.669 |
|    Violating Paths:|  2698   |  2664   |   34    |
|          All Paths:|  10659  |  10369  |   299   |
+--------------------+---------+---------+---------+

Density: 54.912%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/26 23:52:30     59s] Resetting back High Fanout Nets as non-ideal
[08/26 23:52:30     59s] Set Default Net Delay as 1000 ps.
[08/26 23:52:30     59s] Set Default Net Load as 0.5 pF. 
[08/26 23:52:30     59s] Reported timing to dir ./rpt/00_init_design_prePlace
[08/26 23:52:30     59s] Total CPU time: 12.25 sec
[08/26 23:52:30     59s] Total Real time: 5.0 sec
[08/26 23:52:30     59s] Total Memory Usage: 1430.367188 Mbytes
[08/26 23:52:30     59s] 
[08/26 23:52:30     59s] =============================================================================================
[08/26 23:52:30     59s]  Final TAT Report for timeDesign
[08/26 23:52:30     59s] =============================================================================================
[08/26 23:52:30     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/26 23:52:30     59s] ---------------------------------------------------------------------------------------------
[08/26 23:52:30     59s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/26 23:52:30     59s] [ TimingUpdate           ]      1   0:00:00.3  (   5.9 % )     0:00:02.8 /  0:00:07.2    2.6
[08/26 23:52:30     59s] [ FullDelayCalc          ]      1   0:00:02.5  (  51.3 % )     0:00:02.5 /  0:00:06.3    2.5
[08/26 23:52:30     59s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.2 % )     0:00:03.8 /  0:00:10.2    2.7
[08/26 23:52:30     59s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.3    2.1
[08/26 23:52:30     59s] [ GenerateReports        ]      1   0:00:00.8  (  16.1 % )     0:00:00.8 /  0:00:02.5    3.2
[08/26 23:52:30     59s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.3    2.1
[08/26 23:52:30     59s] [ MISC                   ]          0:00:01.1  (  21.5 % )     0:00:01.1 /  0:00:02.0    1.9
[08/26 23:52:30     59s] ---------------------------------------------------------------------------------------------
[08/26 23:52:30     59s]  timeDesign TOTAL                   0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:12.2    2.5
[08/26 23:52:30     59s] ---------------------------------------------------------------------------------------------
[08/26 23:52:30     59s] 
[08/26 23:52:44     60s] <CMD> win
[08/26 23:52:48     61s] <CMD> zoomBox 206.23700 14.95300 1524.19000 1318.34300
[08/26 23:52:48     61s] <CMD> zoomBox 421.76900 85.00000 1373.99100 1026.70000
[08/26 23:52:49     61s] <CMD> zoomBox 577.49100 135.60900 1265.47200 815.98800
[08/26 23:52:49     61s] <CMD> zoomBox 505.94200 112.35600 1315.33200 912.80200
[08/26 23:52:50     61s] <CMD> zoomBox 421.76700 84.99900 1373.99100 1026.70100
[08/26 23:52:51     61s] <CMD> zoomBox 322.73800 52.81400 1443.00200 1160.69900
[08/26 23:53:44     67s] <CMD> zoomBox 170.91800 -24.00700 1488.87600 1279.38800
[08/26 23:53:45     67s] <CMD> zoomBox -217.82600 -220.70900 1606.33800 1583.29800
[08/26 23:53:45     67s] <CMD> zoomBox -1095.93400 -656.72700 1874.41300 2280.79800
[08/26 23:53:46     67s] <CMD> zoomBox -717.66600 -521.33900 1807.12900 1975.55800
[08/26 23:53:46     67s] <CMD> zoomBox -396.13900 -406.25900 1749.93800 1716.10400
[08/26 23:53:47     67s] <CMD> zoomBox 82.72600 -218.80400 1633.26700 1314.60400
[08/26 23:53:47     67s] <CMD> zoomBox 560.00900 -28.18200 1512.23600 913.52300
[08/26 23:53:48     67s] <CMD> zoomBox 663.38500 20.48100 1472.77900 820.93100
[08/26 23:53:50     67s] <CMD> zoomBox 332.76800 -160.28300 1650.73200 1143.11800
[08/26 23:53:57     68s] <CMD> zoomBox -214.73800 -485.12700 1931.34700 1637.24400
[08/26 23:53:58     68s] <CMD> zoomBox 112.77700 -277.24800 1663.32400 1256.16600
[08/26 23:53:58     68s] <CMD> zoomBox 346.53700 -127.48300 1466.80800 980.40900
[08/26 23:53:58     68s] <CMD> zoomBox 568.64900 22.97900 1256.63700 703.36500
[08/26 23:53:59     68s] <CMD> zoomBox 621.48300 59.08900 1206.27300 637.41700
[08/26 23:53:59     69s] <CMD> zoomBox 702.47300 116.17100 1124.98400 534.01300
[08/26 23:54:00     69s] <CMD> zoomBox 734.10300 138.46300 1093.23700 493.62900
[08/26 23:54:01     69s] <CMD> setLayerPreference violation -isVisible 0
[08/26 23:54:03     69s] <CMD> panPage -1 0
[08/26 23:54:04     69s] <CMD> panPage -1 0
[08/26 23:54:04     69s] <CMD> panPage -1 0
[08/26 23:54:05     69s] <CMD> panPage 1 0
[08/26 23:54:05     69s] <CMD> panPage 1 0
[08/26 23:54:10     70s] <CMD> zoomBox 531.35500 81.81400 1028.42800 573.39400
[08/26 23:54:10     70s] <CMD> zoomBox 402.31800 4.11000 1090.30900 684.49900
[08/26 23:54:10     70s] <CMD> zoomBox 320.25900 -45.30400 1129.66100 755.15400
[08/26 23:54:11     70s] <CMD> zoomBox -177.94100 -336.03600 1372.62000 1197.39200
[08/26 23:54:11     70s] <CMD> zoomBox -360.86400 -443.37100 1463.32600 1360.66200
[08/26 23:54:11     70s] <CMD> zoomBox -576.06700 -569.64700 1570.03800 1552.74400
[08/26 23:54:13     70s] <CMD> zoomBox -1230.33300 -1113.09800 1740.05600 1824.46900
[08/26 23:54:13     70s] <CMD> zoomBox -2711.76300 -2343.61200 2125.02000 2439.72600
[08/26 23:54:14     70s] <CMD> zoomBox -2117.18600 -1825.19400 1994.07900 2240.64300
[08/26 23:54:14     70s] <CMD> zoomBox -1144.39600 -934.34500 1825.99400 2003.22300
[08/26 23:54:15     71s] <CMD> zoomBox -764.48200 -586.43200 1760.35000 1910.50100
[08/26 23:54:15     71s] <CMD> zoomBox -452.01700 -246.06900 1694.09100 1876.32500
[08/26 23:54:15     71s] <CMD> zoomBox -186.42100 43.24000 1637.77100 1847.27500
[08/26 23:54:17     71s] <CMD> zoomBox -435.41700 -138.76400 1710.69100 1983.63000
[08/26 23:54:18     71s] <CMD> zoomBox -58.12900 -33.47500 1492.43400 1499.95500
[08/26 23:54:18     71s] <CMD> zoomBox 411.40700 97.55800 1220.81200 898.01900
[08/26 23:54:18     71s] <CMD> zoomBox 491.22900 121.92900 1179.22400 802.32200
[08/26 23:58:04     93s] <CMD> fit
[08/26 23:58:08     93s] <CMD> zoomBox 464.06100 19.98800 3619.02100 1281.50900
[08/26 23:58:09     93s] <CMD> zoomBox 714.57100 70.09000 2994.03000 981.53900
[08/26 23:58:09     93s] <CMD> zoomBox 1026.33200 135.63900 2216.22500 611.42200
[08/26 23:58:12     94s] <CMD> uiSetTool ruler
[08/26 23:58:31     96s] <CMD> panPage 0 -1
[08/26 23:58:31     96s] <CMD> panPage 0 -1
[08/26 23:58:41     97s] <CMD> panPage 0 1
[08/26 23:58:42     97s] <CMD> panPage 0 1
[08/26 23:58:43     98s] <CMD> panPage 0 -1
[08/26 23:58:44     98s] <CMD> panPage 0 -1
[08/26 23:58:50     98s] <CMD> panPage 0 1
[08/26 23:58:50     98s] <CMD> zoomBox 1134.13500 26.45600 1993.83300 370.20900
[08/26 23:58:50     98s] <CMD> panPage 0 1
[08/26 23:58:50     99s] <CMD> panPage 0 1
[08/26 23:58:51     99s] <CMD> panPage 0 1
[08/26 23:58:51     99s] <CMD> panPage 0 -1
[08/26 23:58:51     99s] <CMD> panPage 0 -1
[08/26 23:58:52     99s] <CMD> panPage -1 0
[08/26 23:58:52     99s] <CMD> panPage -1 0
[08/26 23:58:52     99s] <CMD> panPage -1 0
[08/26 23:58:53     99s] <CMD> panPage 1 0
[08/26 23:58:53     99s] <CMD> panPage 1 0
[08/26 23:58:53     99s] <CMD> panPage 1 0
[08/26 23:58:54     99s] <CMD> panPage 1 0
[08/26 23:58:54     99s] <CMD> panPage -1 0
[08/26 23:58:54     99s] <CMD> panPage -1 0
[08/26 23:58:55     99s] <CMD> panPage 0 1
[08/26 23:59:00    100s] <CMD> panPage 0 -1
[08/26 23:59:00    100s] <CMD> panPage 0 -1
[08/26 23:59:00    100s] <CMD> panPage 0 -1
[08/26 23:59:09    101s] <CMD> panPage 0 1
[08/26 23:59:10    101s] <CMD> panPage 0 1
[08/27 00:00:11    107s] <CMD> freeDesign
[08/27 00:00:12    107s] Reset to color id 0 for i_croc_soc (croc_soc$croc_chip.i_croc_soc) and all their descendants.
[08/27 00:00:12    107s] Deleting Cell Server ...
[08/27 00:00:12    107s] -stacked_via_bottom_layer bottomLayer
[08/27 00:00:12    107s] -stacked_via_top_layer topLayer
[08/27 00:00:12    107s] -stapling_nets_style end_to_end
[08/27 00:00:12    107s] -leftEdge ""
[08/27 00:00:12    107s] -prefix ""
[08/27 00:00:12    107s] -rightEdge ""
[08/27 00:00:12    107s] Free PSO.
[08/27 00:00:12    107s] **WARN: (IMPFP-10009):	Given Box is outside of Core Box.
[08/27 00:00:12    107s] Cleaning up the current multi-corner RC extraction setup.
[08/27 00:00:12    107s] -enable_high_fanout false
[08/27 00:00:12    108s] Set DBUPerIGU to 1000.
[08/27 00:00:12    108s] Set net toggle Scale Factor to 1.00
[08/27 00:00:12    108s] Set Shrink Factor to 1.00000
[08/27 00:00:12    108s] Set net toggle Scale Factor to 1.00
[08/27 00:00:12    108s] Set Shrink Factor to 1.00000
[08/27 00:00:12    108s] Set net toggle Scale Factor to 1.00
[08/27 00:00:12    108s] Set Shrink Factor to 1.00000
[08/27 00:00:12    108s] 
[08/27 00:00:12    108s] *** Memory Usage v#1 (Current mem = 1125.590M, initial mem = 273.906M) ***
[08/27 00:00:12    108s] 
[08/27 00:00:12    108s] 
[08/27 00:00:12    108s] Info (SM2C): Status of key globals:
[08/27 00:00:12    108s] 	 MMMC-by-default flow     : 1
[08/27 00:00:12    108s] 	 Default MMMC objs envvar : 0
[08/27 00:00:12    108s] 	 Data portability         : 0
[08/27 00:00:12    108s] 	 MMMC PV Emulation        : 0
[08/27 00:00:12    108s] 	 MMMC debug               : 0
[08/27 00:00:12    108s] 	 Init_Design flow         : 1
[08/27 00:00:12    108s] 
[08/27 00:00:12    108s] 
[08/27 00:00:12    108s] 	 CTE SM2C global          : false
[08/27 00:00:12    108s] 	 Reporting view filter    : false
[08/27 00:00:20    109s] <CMD> setMultiCpuUsage -localCpu 4
[08/27 00:00:20    109s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/27 00:00:20    109s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/27 00:00:20    109s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/27 00:00:20    109s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/27 00:00:20    109s] <CMD> setPreference SnapAllCorners 1
[08/27 00:00:20    109s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/27 00:00:20    109s] <CMD> set init_design_uniquify 1
[08/27 00:00:20    109s] <CMD> set init_design_settop 1
[08/27 00:00:20    109s] <CMD> set init_top_cell croc_chip
[08/27 00:00:20    109s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/27 00:00:20    109s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 00:00:20    109s] <CMD> set init_pwr_net VDD
[08/27 00:00:20    109s] <CMD> set init_gnd_net VSS
[08/27 00:00:20    109s] <CMD> init_design
[08/27 00:00:20    109s] #% Begin Load MMMC data ... (date=08/27 00:00:20, mem=909.6M)
[08/27 00:00:20    109s] #% End Load MMMC data ... (date=08/27 00:00:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=909.6M, current mem=909.6M)
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/27 00:00:20    109s] Set DBUPerIGU to M1 pitch 480.
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-58' for more detail.
[08/27 00:00:20    109s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/27 00:00:20    109s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/27 00:00:20    109s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/27 00:00:20    109s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:00:20    109s] Type 'man IMPLF-61' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-200' for more detail.
[08/27 00:00:20    109s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/27 00:00:20    109s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:00:20    109s] Type 'man IMPLF-201' for more detail.
[08/27 00:00:20    109s] 
[08/27 00:00:20    109s] viaInitial starts at Wed Aug 27 00:00:20 2025
viaInitial ends at Wed Aug 27 00:00:20 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/27 00:00:20    109s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 00:00:20    109s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 00:00:20    110s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/27 00:00:20    110s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/27 00:00:20    110s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/27 00:00:20    110s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/27 00:00:20    110s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/27 00:00:20    110s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/27 00:00:20    110s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:00:20    110s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[08/27 00:00:20    110s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:00:20    110s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:00:20    110s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:00:20    110s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 00:00:20    110s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/27 00:00:20    110s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:00:20    110s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/27 00:00:20    110s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:00:20    110s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/27 00:00:20    110s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:00:20    110s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:00:20    110s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:00:20    110s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:00:20    110s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:00:20    110s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/27 00:00:20    110s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 00:00:20    110s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/27 00:00:20    110s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:00:20    110s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:00:20    110s] Library reading multithread flow ended.
[08/27 00:00:20    110s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 00:00:21    111s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/27 00:00:21    111s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/27 00:00:21    111s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/27 00:00:21    111s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/27 00:00:21    111s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/27 00:00:21    111s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/27 00:00:21    111s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:00:21    111s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:00:21    111s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:00:21    111s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/27 00:00:21    111s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:00:21    111s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:00:21    111s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:00:21    111s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:00:21    111s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:00:21    111s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:00:21    111s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:00:21    111s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:00:21    111s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:00:21    111s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:00:21    111s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:00:21    111s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/27 00:00:21    111s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:00:21    111s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:00:21    111s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:00:21    111s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:00:21    111s] Library reading multithread flow ended.
[08/27 00:00:21    111s] Ending "PreSetAnalysisView" (total cpu=0:00:01.7, real=0:00:01.0, peak res=909.6M, current mem=905.8M)
[08/27 00:00:21    111s] *** End library_loading (cpu=0.03min, real=0.02min, mem=102.0M, fe_cpu=1.85min, fe_real=8.73min, fe_mem=1227.4M) ***
[08/27 00:00:21    111s] #% Begin Load netlist data ... (date=08/27 00:00:21, mem=905.8M)
[08/27 00:00:21    111s] *** Begin netlist parsing (mem=1227.4M) ***
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 00:00:21    111s] Type 'man IMPVL-159' for more detail.
[08/27 00:00:21    111s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/27 00:00:21    111s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:00:21    111s] Created 102 new cells from 26 timing libraries.
[08/27 00:00:21    111s] Reading netlist ...
[08/27 00:00:21    111s] Backslashed names will retain backslash and a trailing blank character.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:00:21    111s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/27 00:00:21    111s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:00:21    111s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/27 00:00:21    111s] 
[08/27 00:00:21    111s] *** Memory Usage v#1 (Current mem = 1227.367M, initial mem = 273.906M) ***
[08/27 00:00:21    111s] *** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=1227.4M) ***
[08/27 00:00:21    111s] #% End Load netlist data ... (date=08/27 00:00:21, total cpu=0:00:00.4, real=0:00:00.0, peak res=914.4M, current mem=914.4M)
[08/27 00:00:21    111s] Set top cell to croc_chip.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:00:21    111s] Type 'man IMPTS-282' for more detail.
[08/27 00:00:21    111s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/27 00:00:21    111s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:00:21    111s] Hooked 232 DB cells to tlib cells.
[08/27 00:00:21    111s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=921.3M, current mem=921.3M)
[08/27 00:00:21    111s] Starting recursive module instantiation check.
[08/27 00:00:21    111s] No recursion found.
[08/27 00:00:21    111s] Building hierarchical netlist for Cell croc_chip ...
[08/27 00:00:21    112s] *** Netlist is unique.
[08/27 00:00:21    112s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/27 00:00:21    112s] ** info: there are 329 modules.
[08/27 00:00:21    112s] ** info: there are 34132 stdCell insts.
[08/27 00:00:21    112s] ** info: there are 64 Pad insts.
[08/27 00:00:21    112s] ** info: there are 2 macros.
[08/27 00:00:21    112s] 
[08/27 00:00:21    112s] *** Memory Usage v#1 (Current mem = 1236.367M, initial mem = 273.906M) ***
[08/27 00:00:21    112s] *info: set bottom ioPad orient R0
[08/27 00:00:21    112s] Initializing I/O assignment ...
[08/27 00:00:22    112s] Adjusting Core to Bottom to: 210.1800.
[08/27 00:00:22    112s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:00:22    112s] Type 'man IMPFP-3961' for more detail.
[08/27 00:00:22    112s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 00:00:22    112s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 00:00:22    112s] Set Default Net Delay as 1000 ps.
[08/27 00:00:22    112s] Set Default Net Load as 0.5 pF. 
[08/27 00:00:22    112s] Set Default Input Pin Transition as 0.1 ps.
[08/27 00:00:22    112s] Extraction setup Started 
[08/27 00:00:22    112s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/27 00:00:22    112s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/27 00:00:22    112s] Type 'man IMPEXT-2773' for more detail.
[08/27 00:00:22    112s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:00:22    112s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:00:22    112s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:00:22    112s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:00:22    112s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:00:22    112s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:00:22    112s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:00:22    112s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:00:22    112s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:00:22    112s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:00:22    112s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:00:22    112s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:00:22    112s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:00:22    112s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:00:22    112s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:00:22    112s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:00:22    112s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:00:22    112s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:00:22    112s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:00:22    112s] Summary of Active RC-Corners : 
[08/27 00:00:22    112s]  
[08/27 00:00:22    112s]  Analysis View: func_view_wc
[08/27 00:00:22    112s]     RC-Corner Name        : default_rc_corner
[08/27 00:00:22    112s]     RC-Corner Index       : 0
[08/27 00:00:22    112s]     RC-Corner Temperature : 25 Celsius
[08/27 00:00:22    112s]     RC-Corner Cap Table   : ''
[08/27 00:00:22    112s]     RC-Corner PreRoute Res Factor         : 1
[08/27 00:00:22    112s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 00:00:22    112s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 00:00:22    112s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 00:00:22    112s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 00:00:22    112s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 00:00:22    112s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 00:00:22    112s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 00:00:22    112s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 00:00:22    112s]  
[08/27 00:00:22    112s]  Analysis View: func_view_bc
[08/27 00:00:22    112s]     RC-Corner Name        : default_rc_corner
[08/27 00:00:22    112s]     RC-Corner Index       : 0
[08/27 00:00:22    112s]     RC-Corner Temperature : 25 Celsius
[08/27 00:00:22    112s]     RC-Corner Cap Table   : ''
[08/27 00:00:22    112s]     RC-Corner PreRoute Res Factor         : 1
[08/27 00:00:22    112s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 00:00:22    112s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 00:00:22    112s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 00:00:22    112s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 00:00:22    112s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 00:00:22    112s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 00:00:22    112s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 00:00:22    112s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 00:00:22    112s] LayerId::1 widthSet size::1
[08/27 00:00:22    112s] LayerId::2 widthSet size::1
[08/27 00:00:22    112s] LayerId::3 widthSet size::1
[08/27 00:00:22    112s] LayerId::4 widthSet size::1
[08/27 00:00:22    112s] LayerId::5 widthSet size::1
[08/27 00:00:22    112s] LayerId::6 widthSet size::1
[08/27 00:00:22    112s] LayerId::7 widthSet size::1
[08/27 00:00:22    112s] Updating RC grid for preRoute extraction ...
[08/27 00:00:22    112s] Initializing multi-corner resistance tables ...
[08/27 00:00:22    112s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:00:22    112s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/27 00:00:22    112s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/27 00:00:22    112s] *Info: initialize multi-corner CTS.
[08/27 00:00:22    112s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=950.2M, current mem=950.2M)
[08/27 00:00:22    112s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 00:00:22    113s] Current (total cpu=0:01:53, real=0:08:45, peak res=1382.9M, current mem=1179.7M)
[08/27 00:00:22    113s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 00:00:22    113s] 
[08/27 00:00:22    113s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 00:00:22    113s] 
[08/27 00:00:22    113s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 00:00:23    113s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1204.9M, current mem=1204.9M)
[08/27 00:00:23    113s] Current (total cpu=0:01:53, real=0:08:46, peak res=1382.9M, current mem=1204.9M)
[08/27 00:00:23    113s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 00:00:23    113s] Current (total cpu=0:01:53, real=0:08:46, peak res=1382.9M, current mem=1204.9M)
[08/27 00:00:23    113s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 00:00:23    113s] 
[08/27 00:00:23    113s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 00:00:23    113s] 
[08/27 00:00:23    113s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 00:00:23    113s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1205.3M, current mem=1205.3M)
[08/27 00:00:23    113s] Current (total cpu=0:01:53, real=0:08:46, peak res=1382.9M, current mem=1205.3M)
[08/27 00:00:23    113s] Creating Cell Server ...(0, 1, 1, 1)
[08/27 00:00:23    113s] Summary for sequential cells identification: 
[08/27 00:00:23    113s]   Identified SBFF number: 3
[08/27 00:00:23    113s]   Identified MBFF number: 0
[08/27 00:00:23    113s]   Identified SB Latch number: 0
[08/27 00:00:23    113s]   Identified MB Latch number: 0
[08/27 00:00:23    113s]   Not identified SBFF number: 0
[08/27 00:00:23    113s]   Not identified MBFF number: 0
[08/27 00:00:23    113s]   Not identified SB Latch number: 0
[08/27 00:00:23    113s]   Not identified MB Latch number: 0
[08/27 00:00:23    113s]   Number of sequential cells which are not FFs: 7
[08/27 00:00:23    113s] Total number of combinational cells: 62
[08/27 00:00:23    113s] Total number of sequential cells: 10
[08/27 00:00:23    113s] Total number of tristate cells: 6
[08/27 00:00:23    113s] Total number of level shifter cells: 0
[08/27 00:00:23    113s] Total number of power gating cells: 0
[08/27 00:00:23    113s] Total number of isolation cells: 0
[08/27 00:00:23    113s] Total number of power switch cells: 0
[08/27 00:00:23    113s] Total number of pulse generator cells: 0
[08/27 00:00:23    113s] Total number of always on buffers: 0
[08/27 00:00:23    113s] Total number of retention cells: 0
[08/27 00:00:23    113s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/27 00:00:23    113s] Total number of usable buffers: 5
[08/27 00:00:23    113s] List of unusable buffers:
[08/27 00:00:23    113s] Total number of unusable buffers: 0
[08/27 00:00:23    113s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/27 00:00:23    113s] Total number of usable inverters: 5
[08/27 00:00:23    113s] List of unusable inverters:
[08/27 00:00:23    113s] Total number of unusable inverters: 0
[08/27 00:00:23    113s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/27 00:00:23    113s] Total number of identified usable delay cells: 3
[08/27 00:00:23    113s] List of identified unusable delay cells:
[08/27 00:00:23    113s] Total number of identified unusable delay cells: 0
[08/27 00:00:23    113s] Creating Cell Server, finished. 
[08/27 00:00:23    113s] 
[08/27 00:00:23    113s] Deleting Cell Server ...
[08/27 00:00:23    113s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1205.9M, current mem=1205.9M)
[08/27 00:00:23    113s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 00:00:23    113s] Summary for sequential cells identification: 
[08/27 00:00:23    113s]   Identified SBFF number: 3
[08/27 00:00:23    113s]   Identified MBFF number: 0
[08/27 00:00:23    113s]   Identified SB Latch number: 0
[08/27 00:00:23    113s]   Identified MB Latch number: 0
[08/27 00:00:23    113s]   Not identified SBFF number: 0
[08/27 00:00:23    113s]   Not identified MBFF number: 0
[08/27 00:00:23    113s]   Not identified SB Latch number: 0
[08/27 00:00:23    113s]   Not identified MB Latch number: 0
[08/27 00:00:23    113s]   Number of sequential cells which are not FFs: 7
[08/27 00:00:23    113s]  Visiting view : func_view_wc
[08/27 00:00:23    113s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 00:00:23    113s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 00:00:23    113s]  Visiting view : func_view_bc
[08/27 00:00:23    113s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 00:00:23    113s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 00:00:23    113s]  Setting StdDelay to 37.70
[08/27 00:00:23    113s] Creating Cell Server, finished. 
[08/27 00:00:23    113s] 
[08/27 00:00:23    113s] 
[08/27 00:00:23    113s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:00:23    113s] Severity  ID               Count  Summary                                  
[08/27 00:00:23    113s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/27 00:00:23    113s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/27 00:00:23    113s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 00:00:23    113s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 00:00:23    113s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/27 00:00:23    113s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/27 00:00:23    113s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/27 00:00:23    113s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/27 00:00:23    113s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/27 00:00:23    113s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/27 00:00:23    113s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 00:00:23    113s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/27 00:00:23    113s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/27 00:00:23    113s] *** Message Summary: 497 warning(s), 0 error(s)
[08/27 00:00:23    113s] 
[08/27 00:00:23    113s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 210 210 210 210
[08/27 00:00:23    113s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 209.760000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 00:00:23    113s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 209.760000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 00:00:23    113s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:00:23    113s] Type 'man IMPFP-3961' for more detail.
[08/27 00:00:23    113s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 00:00:23    113s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 00:00:23    113s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/27 00:00:23    113s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/27 00:00:23    113s] #% Begin save design ... (date=08/27 00:00:23, mem=1206.4M)
[08/27 00:00:23    113s] % Begin Save ccopt configuration ... (date=08/27 00:00:23, mem=1206.4M)
[08/27 00:00:23    113s] % End Save ccopt configuration ... (date=08/27 00:00:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1206.4M, current mem=1206.4M)
[08/27 00:00:23    113s] % Begin Save netlist data ... (date=08/27 00:00:23, mem=1206.4M)
[08/27 00:00:23    113s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 00:00:23    113s] % End Save netlist data ... (date=08/27 00:00:23, total cpu=0:00:00.2, real=0:00:00.0, peak res=1207.2M, current mem=1207.2M)
[08/27 00:00:23    113s] Saving symbol-table file in separate thread ...
[08/27 00:00:23    113s] Saving congestion map file in separate thread ...
[08/27 00:00:23    113s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 00:00:23    113s] % Begin Save AAE data ... (date=08/27 00:00:23, mem=1208.2M)
[08/27 00:00:23    113s] Saving AAE Data ...
[08/27 00:00:23    113s] AAE DB initialization (MEM=1474.97 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 00:00:23    113s] % End Save AAE data ... (date=08/27 00:00:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1215.1M, current mem=1215.1M)
[08/27 00:00:23    113s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/27 00:00:23    113s] Saving mode setting ...
[08/27 00:00:23    113s] Saving global file ...
[08/27 00:00:23    113s] Saving Drc markers ...
[08/27 00:00:23    113s] ... No Drc file written since there is no markers found.
[08/27 00:00:23    113s] % Begin Save routing data ... (date=08/27 00:00:23, mem=1215.7M)
[08/27 00:00:23    113s] Saving route file ...
[08/27 00:00:23    113s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1475.5M) ***
[08/27 00:00:23    114s] % End Save routing data ... (date=08/27 00:00:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1216.2M, current mem=1216.2M)
[08/27 00:00:23    114s] Saving special route data file in separate thread ...
[08/27 00:00:23    114s] Saving PG Conn data in separate thread ...
[08/27 00:00:23    114s] Saving placement file in separate thread ...
[08/27 00:00:23    114s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 00:00:23    114s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:23    114s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:23    114s] Save Adaptive View Pruning View Names to Binary file
[08/27 00:00:23    114s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1489.5M) ***
[08/27 00:00:23    114s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:24    114s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/27 00:00:24    114s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1489.5M) ***
[08/27 00:00:24    114s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:24    114s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:24    114s] % Begin Save power constraints data ... (date=08/27 00:00:24, mem=1216.0M)
[08/27 00:00:24    114s] % End Save power constraints data ... (date=08/27 00:00:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.0M, current mem=1216.0M)
[08/27 00:00:29    118s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/27 00:00:29    118s] #% End save design ... (date=08/27 00:00:29, total cpu=0:00:05.0, real=0:00:06.0, peak res=1217.2M, current mem=1217.2M)
[08/27 00:00:29    118s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/27 00:00:29    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:1469.6M
[08/27 00:00:29    118s] All LLGs are deleted
[08/27 00:00:29    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.6M
[08/27 00:00:29    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.6M
[08/27 00:00:29    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1476.6M
[08/27 00:00:29    118s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1476.6M
[08/27 00:00:29    118s] Core basic site is CoreSite
[08/27 00:00:29    118s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:00:29    118s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:00:29    118s] SiteArray: use 2,580,480 bytes
[08/27 00:00:29    118s] SiteArray: current memory after site array memory allocation 1477.6M
[08/27 00:00:29    118s] SiteArray: FP blocked sites are writable
[08/27 00:00:29    118s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:00:29    118s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1477.6M
[08/27 00:00:29    118s] Process 0 wires and vias for routing blockage analysis
[08/27 00:00:29    118s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.001, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.025, REAL:0.019, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.036, REAL:0.030, MEM:1477.6M
[08/27 00:00:29    118s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1477.6MB).
[08/27 00:00:29    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.091, MEM:1477.6M
[08/27 00:00:29    118s] *info: running library checker ... with 4 cpus
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] *info: total 81 cells checked.
[08/27 00:00:29    118s] [check_library] saving report file "check_library.rpt" ... 
[08/27 00:00:29    118s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/27 00:00:29    118s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1477.6M
[08/27 00:00:29    118s] All LLGs are deleted
[08/27 00:00:29    118s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1477.6M
[08/27 00:00:29    118s] [CPU] check_library (cpu=0:00:00.1, real=0:00:00.0, mem=1477.6MB) @(0:01:58 - 0:01:59).
[08/27 00:00:29    118s] <CMD> deleteRow -all
[08/27 00:00:29    118s] <CMD> initCoreRow
[08/27 00:00:29    118s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:00:29    118s] Type 'man IMPFP-3961' for more detail.
[08/27 00:00:29    118s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:00:29    118s] Type 'man IMPFP-3961' for more detail.
[08/27 00:00:29    118s] <CMD> cutRow
[08/27 00:00:29    118s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/27 00:00:29    118s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 00:00:29    118s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/27 00:00:29    118s] Checking routing tracks.....
[08/27 00:00:29    118s] Checking other grids.....
[08/27 00:00:29    118s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 00:00:29    118s] Checking core/die box is on Grid.....
[08/27 00:00:29    118s] **WARN: (IMPFP-7238):	CORE's corner: (389.7600000000 , 390.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 00:00:29    118s] **WARN: (IMPFP-7238):	CORE's corner: (1450.5600000000 , 1450.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 00:00:29    118s] Checking snap rule ......
[08/27 00:00:29    118s] Checking Row is on grid......
[08/27 00:00:29    118s] Checking AreaIO row.....
[08/27 00:00:29    118s] Checking row out of die ...
[08/27 00:00:29    118s] Checking routing blockage.....
[08/27 00:00:29    118s] Checking components.....
[08/27 00:00:29    118s] Checking IO Pads out of die...
[08/27 00:00:29    118s] Checking constraints (guide/region/fence).....
[08/27 00:00:29    118s] Checking groups.....
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] Checking Preroutes.....
[08/27 00:00:29    118s] No. of regular pre-routes not on tracks : 0 
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] Reporting Utilizations.....
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] Core utilization  = 67.634233
[08/27 00:00:29    118s] Effective Utilizations
[08/27 00:00:29    118s] Extracting standard cell pins and blockage ...... 
[08/27 00:00:29    118s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 00:00:29    118s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 00:00:29    118s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 00:00:29    118s] Type 'man IMPTR-2108' for more detail.
[08/27 00:00:29    118s]  As a result, your trialRoute congestion could be incorrect.
[08/27 00:00:29    118s] Pin and blockage extraction finished
[08/27 00:00:29    118s] Extracting macro/IO cell pins and blockage ...... 
[08/27 00:00:29    118s] Pin and blockage extraction finished
[08/27 00:00:29    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1477.6M
[08/27 00:00:29    118s] Core basic site is CoreSite
[08/27 00:00:29    118s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:00:29    118s] Fast DP-INIT is on for default
[08/27 00:00:29    118s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:00:29    118s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.025, REAL:0.019, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.032, REAL:0.027, MEM:1477.6M
[08/27 00:00:29    118s] Average module density = 0.677.
[08/27 00:00:29    118s] Density for the design = 0.677.
[08/27 00:00:29    118s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 618800 sites (1122751 um^2).
[08/27 00:00:29    118s] Pin Density = 0.2110.
[08/27 00:00:29    118s]             = total # of pins 130541 / total area 618800.
[08/27 00:00:29    118s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1477.6M
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:00:29    118s] Severity  ID               Count  Summary                                  
[08/27 00:00:29    118s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 00:00:29    118s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/27 00:00:29    118s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/27 00:00:29    118s] *** Message Summary: 4 warning(s), 0 error(s)
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 420.06}
[08/27 00:00:29    118s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 550.84}
[08/27 00:00:29    118s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/27 00:00:29    118s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/27 00:00:29    118s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/27 00:00:29    118s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/27 00:00:29    118s] OPERPROF: Starting checkPlace at level 1, MEM:1477.6M
[08/27 00:00:29    118s] All LLGs are deleted
[08/27 00:00:29    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1477.6M
[08/27 00:00:29    118s] Core basic site is CoreSite
[08/27 00:00:29    118s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:00:29    118s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:00:29    118s] SiteArray: use 2,580,480 bytes
[08/27 00:00:29    118s] SiteArray: current memory after site array memory allocation 1477.6M
[08/27 00:00:29    118s] SiteArray: FP blocked sites are writable
[08/27 00:00:29    118s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:00:29    118s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1477.6M
[08/27 00:00:29    118s] Process 0 wires and vias for routing blockage analysis
[08/27 00:00:29    118s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.001, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.016, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.020, MEM:1477.6M
[08/27 00:00:29    118s] Begin checking placement ... (start mem=1477.6M, init mem=1477.6M)
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] Running CheckPlace using 4 threads!...
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] ...checkPlace MT is done!
[08/27 00:00:29    118s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.004, REAL:0.004, MEM:1477.6M
[08/27 00:00:29    118s] *info: Recommended don't use cell = 0           
[08/27 00:00:29    118s] *info: Placed = 2              (Fixed = 2)
[08/27 00:00:29    118s] *info: Unplaced = 34132       
[08/27 00:00:29    118s] Placement Density:63.54%(574165/903673)
[08/27 00:00:29    118s] Placement Density (including fixed std cells):63.54%(574165/903673)
[08/27 00:00:29    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1477.6M
[08/27 00:00:29    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1477.6M
[08/27 00:00:29    118s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1477.6M)
[08/27 00:00:29    118s] OPERPROF: Finished checkPlace at level 1, CPU:0.089, REAL:0.085, MEM:1477.6M
[08/27 00:00:29    118s] ############################################################################
[08/27 00:00:29    118s] # Innovus Netlist Design Rule Check
[08/27 00:00:29    118s] # Wed Aug 27 00:00:29 2025

[08/27 00:00:29    118s] ############################################################################
[08/27 00:00:29    118s] Design: croc_chip
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] ------ Design Summary:
[08/27 00:00:29    118s] Total Standard Cell Number   (cells) : 34132
[08/27 00:00:29    118s] Total Block Cell Number      (cells) : 2
[08/27 00:00:29    118s] Total I/O Pad Cell Number    (cells) : 64
[08/27 00:00:29    118s] Total Standard Cell Area     ( um^2) : 574165.07
[08/27 00:00:29    118s] Total Block Cell Area        ( um^2) : 186361.07
[08/27 00:00:29    118s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] ------ Design Statistics:
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] Number of Instances            : 34198
[08/27 00:00:29    118s] Number of Non-uniquified Insts : 34197
[08/27 00:00:29    118s] Number of Nets                 : 40173
[08/27 00:00:29    118s] Average number of Pins per Net : 3.25
[08/27 00:00:29    118s] Maximum number of Pins in Net  : 5002
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] ------ I/O Port summary
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] Number of Primary I/O Ports    : 48
[08/27 00:00:29    118s] Number of Input Ports          : 9
[08/27 00:00:29    118s] Number of Output Ports         : 7
[08/27 00:00:29    118s] Number of Bidirectional Ports  : 32
[08/27 00:00:29    118s] Number of Power/Ground Ports   : 0
[08/27 00:00:29    118s] Number of Floating Ports                     *: 0
[08/27 00:00:29    118s] Number of Ports Connected to Multiple Pads   *: 0
[08/27 00:00:29    118s] Number of Ports Connected to Core Instances   : 0
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] ------ Design Rule Checking:
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] Number of Output Pins connect to Power/Ground *: 0
[08/27 00:00:29    118s] Number of Insts with Input Pins tied together ?: 100
[08/27 00:00:29    118s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/27 00:00:29    118s] Number of Input/InOut Floating Pins            : 0
[08/27 00:00:29    118s] Number of Output Floating Pins                 : 0
[08/27 00:00:29    118s] Number of Output Term Marked TieHi/Lo         *: 0
[08/27 00:00:29    118s] 
[08/27 00:00:29    118s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/27 00:00:29    118s] Number of nets with tri-state drivers          : 32
[08/27 00:00:29    118s] Number of nets with parallel drivers           : 0
[08/27 00:00:29    118s] Number of nets with multiple drivers           : 0
[08/27 00:00:29    118s] Number of nets with no driver (No FanIn)       : 0
[08/27 00:00:29    118s] Number of Output Floating nets (No FanOut)     : 5291
[08/27 00:00:29    118s] Number of High Fanout nets (>50)               : 10
[08/27 00:00:29    118s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/27 00:00:29    118s] Checking for any assigns in the netlist...
[08/27 00:00:29    118s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/27 00:00:29    118s]   csr_pmp_cfg_o_0_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_1_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_2_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_3_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_4_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_5_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_6_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_7_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_8_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_9_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_10_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_11_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_12_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_13_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_14_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_15_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_16_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_17_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_18_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_19_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_20_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_21_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_22_ _3288_
[08/27 00:00:29    118s]   csr_pmp_cfg_o_23_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_0_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_1_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_2_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_3_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_4_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_5_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_6_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_7_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_8_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_9_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_10_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_11_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_12_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_13_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_14_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_15_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_16_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_17_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_18_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_19_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_20_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_21_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_22_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_23_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_24_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_25_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_26_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_27_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_28_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_29_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_30_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_31_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_32_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_33_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_34_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_35_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_36_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_37_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_38_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_39_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_40_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_41_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_42_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_43_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_44_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_45_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_46_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_47_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_48_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_49_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_50_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_51_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_52_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_53_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_54_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_55_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_56_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_57_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_58_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_59_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_60_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_61_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_62_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_63_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_64_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_65_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_66_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_67_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_68_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_69_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_70_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_71_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_72_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_73_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_74_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_75_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_76_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_77_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_78_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_79_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_80_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_81_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_82_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_83_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_84_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_85_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_86_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_87_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_88_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_89_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_90_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_91_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_92_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_93_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_94_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_95_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_96_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_97_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_98_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_99_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_100_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_101_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_102_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_103_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_104_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_105_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_106_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_107_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_108_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_109_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_110_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_111_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_112_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_113_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_114_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_115_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_116_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_117_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_118_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_119_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_120_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_121_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_122_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_123_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_124_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_125_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_126_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_127_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_128_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_129_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_130_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_131_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_132_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_133_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_134_ _3288_
[08/27 00:00:29    118s]   csr_pmp_addr_o_135_ _3288_
[08/27 00:00:29    118s]   csr_pmp_mseccfg_o_0_ _3288_
[08/27 00:00:29    118s]   csr_pmp_mseccfg_o_1_ _3288_
[08/27 00:00:29    118s]   csr_pmp_mseccfg_o_2_ _3288_
[08/27 00:00:29    118s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/27 00:00:29    118s]   data_addr_o_0_ _4950_
[08/27 00:00:29    118s]   data_addr_o_1_ _4950_
[08/27 00:00:29    118s]   instr_addr_o_0_ _4950_
[08/27 00:00:29    118s]   instr_addr_o_1_ _4950_
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 00:00:29    118s]   data_o_1_ async_data_i_1_
[08/27 00:00:29    118s]   data_o_0_ async_data_i_0_
[08/27 00:00:29    118s]   ack_dst_q async_ack_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 00:00:29    118s]   req_src_q async_req_o
[08/27 00:00:29    118s]   data_src_q_1_ async_data_o_1_
[08/27 00:00:29    118s]   data_src_q_0_ async_data_o_0_
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 00:00:29    118s]   ack_dst_q async_ack_o
[08/27 00:00:29    118s]   data_o_0_ async_data_i_0_
[08/27 00:00:29    118s]   data_o_1_ async_data_i_1_
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 00:00:29    118s]   req_src_q async_req_o
[08/27 00:00:29    118s]   data_src_q_1_ async_data_o_1_
[08/27 00:00:29    118s]   data_src_q_0_ async_data_o_0_
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/27 00:00:29    118s]   reg_q_2_ serial_o
[08/27 00:00:29    118s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/27 00:00:29    118s]   data_dst_q_9_ data_o_9_
[08/27 00:00:29    118s]   data_dst_q_8_ data_o_8_
[08/27 00:00:29    118s]   data_dst_q_7_ data_o_7_
[08/27 00:00:29    118s]   data_dst_q_6_ data_o_6_
[08/27 00:00:29    118s]   data_dst_q_5_ data_o_5_
[08/27 00:00:29    118s]   data_dst_q_4_ data_o_4_
[08/27 00:00:29    118s]   data_dst_q_40_ data_o_40_
[08/27 00:00:29    118s]   data_dst_q_3_ data_o_3_
[08/27 00:00:29    118s]   data_dst_q_39_ data_o_39_
[08/27 00:00:29    118s]   data_dst_q_38_ data_o_38_
[08/27 00:00:29    118s]   data_dst_q_37_ data_o_37_
[08/27 00:00:29    118s]   data_dst_q_36_ data_o_36_
[08/27 00:00:29    118s]   data_dst_q_35_ data_o_35_
[08/27 00:00:29    118s]   data_dst_q_34_ data_o_34_
[08/27 00:00:29    118s]   data_dst_q_33_ data_o_33_
[08/27 00:00:29    118s]   data_dst_q_32_ data_o_32_
[08/27 00:00:29    118s]   data_dst_q_31_ data_o_31_
[08/27 00:00:29    118s]   data_dst_q_30_ data_o_30_
[08/27 00:00:29    118s]   data_dst_q_2_ data_o_2_
[08/27 00:00:29    118s]   data_dst_q_29_ data_o_29_
[08/27 00:00:29    118s]   data_dst_q_28_ data_o_28_
[08/27 00:00:29    118s]   data_dst_q_27_ data_o_27_
[08/27 00:00:29    118s]   data_dst_q_26_ data_o_26_
[08/27 00:00:29    118s]   data_dst_q_25_ data_o_25_
[08/27 00:00:29    118s]   data_dst_q_24_ data_o_24_
[08/27 00:00:29    118s]   data_dst_q_23_ data_o_23_
[08/27 00:00:29    118s]   data_dst_q_22_ data_o_22_
[08/27 00:00:29    118s]   data_dst_q_21_ data_o_21_
[08/27 00:00:29    118s]   data_dst_q_20_ data_o_20_
[08/27 00:00:29    118s]   data_dst_q_1_ data_o_1_
[08/27 00:00:29    118s]   data_dst_q_19_ data_o_19_
[08/27 00:00:29    118s]   data_dst_q_18_ data_o_18_
[08/27 00:00:29    118s]   data_dst_q_17_ data_o_17_
[08/27 00:00:29    118s]   data_dst_q_16_ data_o_16_
[08/27 00:00:29    118s]   data_dst_q_15_ data_o_15_
[08/27 00:00:29    118s]   data_dst_q_14_ data_o_14_
[08/27 00:00:29    118s]   data_dst_q_13_ data_o_13_
[08/27 00:00:29    118s]   data_dst_q_12_ data_o_12_
[08/27 00:00:29    118s]   data_dst_q_11_ data_o_11_
[08/27 00:00:29    118s]   data_dst_q_10_ data_o_10_
[08/27 00:00:29    118s]   data_dst_q_0_ data_o_0_
[08/27 00:00:29    118s]   ack_dst_q async_ack_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/27 00:00:29    118s]   reg_q_2_ serial_o
[08/27 00:00:29    118s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/27 00:00:29    118s]   req_src_q async_req_o
[08/27 00:00:29    118s]   data_src_q_9_ async_data_o_9_
[08/27 00:00:29    118s]   data_src_q_8_ async_data_o_8_
[08/27 00:00:29    118s]   data_src_q_7_ async_data_o_7_
[08/27 00:00:29    118s]   data_src_q_6_ async_data_o_6_
[08/27 00:00:29    118s]   data_src_q_5_ async_data_o_5_
[08/27 00:00:29    118s]   data_src_q_4_ async_data_o_4_
[08/27 00:00:29    118s]   data_src_q_40_ async_data_o_40_
[08/27 00:00:29    118s]   data_src_q_3_ async_data_o_3_
[08/27 00:00:29    118s]   data_src_q_39_ async_data_o_39_
[08/27 00:00:29    118s]   data_src_q_38_ async_data_o_38_
[08/27 00:00:29    118s]   data_src_q_37_ async_data_o_37_
[08/27 00:00:29    118s]   data_src_q_36_ async_data_o_36_
[08/27 00:00:29    118s]   data_src_q_35_ async_data_o_35_
[08/27 00:00:29    118s]   data_src_q_34_ async_data_o_34_
[08/27 00:00:29    118s]   data_src_q_33_ async_data_o_33_
[08/27 00:00:29    118s]   data_src_q_32_ async_data_o_32_
[08/27 00:00:29    118s]   data_src_q_31_ async_data_o_31_
[08/27 00:00:29    118s]   data_src_q_30_ async_data_o_30_
[08/27 00:00:29    118s]   data_src_q_2_ async_data_o_2_
[08/27 00:00:29    118s]   data_src_q_29_ async_data_o_29_
[08/27 00:00:29    118s]   data_src_q_28_ async_data_o_28_
[08/27 00:00:29    118s]   data_src_q_27_ async_data_o_27_
[08/27 00:00:29    118s]   data_src_q_26_ async_data_o_26_
[08/27 00:00:29    118s]   data_src_q_25_ async_data_o_25_
[08/27 00:00:29    118s]   data_src_q_24_ async_data_o_24_
[08/27 00:00:29    118s]   data_src_q_23_ async_data_o_23_
[08/27 00:00:29    118s]   data_src_q_22_ async_data_o_22_
[08/27 00:00:29    118s]   data_src_q_21_ async_data_o_21_
[08/27 00:00:29    118s]   data_src_q_20_ async_data_o_20_
[08/27 00:00:29    118s]   data_src_q_1_ async_data_o_1_
[08/27 00:00:29    118s]   data_src_q_19_ async_data_o_19_
[08/27 00:00:29    118s]   data_src_q_18_ async_data_o_18_
[08/27 00:00:29    118s]   data_src_q_17_ async_data_o_17_
[08/27 00:00:29    118s]   data_src_q_16_ async_data_o_16_
[08/27 00:00:29    118s]   data_src_q_15_ async_data_o_15_
[08/27 00:00:29    118s]   data_src_q_14_ async_data_o_14_
[08/27 00:00:29    118s]   data_src_q_13_ async_data_o_13_
[08/27 00:00:29    118s]   data_src_q_12_ async_data_o_12_
[08/27 00:00:29    118s]   data_src_q_11_ async_data_o_11_
[08/27 00:00:29    118s]   data_src_q_10_ async_data_o_10_
[08/27 00:00:29    118s]   data_src_q_0_ async_data_o_0_
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 00:00:29    118s]   data_o_1_ async_data_i_1_
[08/27 00:00:29    118s]   data_o_0_ async_data_i_0_
[08/27 00:00:29    118s]   ack_dst_q async_ack_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 00:00:29    118s]   req_src_q async_req_o
[08/27 00:00:29    118s]   data_src_q_1_ async_data_o_1_
[08/27 00:00:29    118s]   data_src_q_0_ async_data_o_0_
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 00:00:29    118s]   data_o_1_ async_data_i_1_
[08/27 00:00:29    118s]   data_o_0_ async_data_i_0_
[08/27 00:00:29    118s]   ack_dst_q async_ack_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 00:00:29    118s]   req_src_q async_req_o
[08/27 00:00:29    118s]   data_src_q_1_ async_data_o_1_
[08/27 00:00:29    118s]   data_src_q_0_ async_data_o_0_
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/27 00:00:29    118s]   reg_q_2_ serial_o
[08/27 00:00:29    118s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/27 00:00:29    118s]   data_dst_q_9_ data_o_9_
[08/27 00:00:29    118s]   data_dst_q_8_ data_o_8_
[08/27 00:00:29    118s]   data_dst_q_7_ data_o_7_
[08/27 00:00:29    118s]   data_dst_q_6_ data_o_6_
[08/27 00:00:29    118s]   data_dst_q_5_ data_o_5_
[08/27 00:00:29    118s]   data_dst_q_4_ data_o_4_
[08/27 00:00:29    118s]   data_dst_q_3_ data_o_3_
[08/27 00:00:29    118s]   data_dst_q_33_ data_o_33_
[08/27 00:00:29    118s]   data_dst_q_32_ data_o_32_
[08/27 00:00:29    118s]   data_dst_q_31_ data_o_31_
[08/27 00:00:29    118s]   data_dst_q_30_ data_o_30_
[08/27 00:00:29    118s]   data_dst_q_2_ data_o_2_
[08/27 00:00:29    118s]   data_dst_q_29_ data_o_29_
[08/27 00:00:29    118s]   data_dst_q_28_ data_o_28_
[08/27 00:00:29    118s]   data_dst_q_27_ data_o_27_
[08/27 00:00:29    118s]   data_dst_q_26_ data_o_26_
[08/27 00:00:29    118s]   data_dst_q_25_ data_o_25_
[08/27 00:00:29    118s]   data_dst_q_24_ data_o_24_
[08/27 00:00:29    118s]   data_dst_q_23_ data_o_23_
[08/27 00:00:29    118s]   data_dst_q_22_ data_o_22_
[08/27 00:00:29    118s]   data_dst_q_21_ data_o_21_
[08/27 00:00:29    118s]   data_dst_q_20_ data_o_20_
[08/27 00:00:29    118s]   data_dst_q_1_ data_o_1_
[08/27 00:00:29    118s]   data_dst_q_19_ data_o_19_
[08/27 00:00:29    118s]   data_dst_q_18_ data_o_18_
[08/27 00:00:29    118s]   data_dst_q_17_ data_o_17_
[08/27 00:00:29    118s]   data_dst_q_16_ data_o_16_
[08/27 00:00:29    118s]   data_dst_q_15_ data_o_15_
[08/27 00:00:29    118s]   data_dst_q_14_ data_o_14_
[08/27 00:00:29    118s]   data_dst_q_13_ data_o_13_
[08/27 00:00:29    118s]   data_dst_q_12_ data_o_12_
[08/27 00:00:29    118s]   data_dst_q_11_ data_o_11_
[08/27 00:00:29    118s]   data_dst_q_10_ data_o_10_
[08/27 00:00:29    118s]   data_dst_q_0_ data_o_0_
[08/27 00:00:29    118s]   ack_dst_q async_ack_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/27 00:00:29    118s]   reg_q_2_ serial_o
[08/27 00:00:29    118s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/27 00:00:29    118s]   req_src_q async_req_o
[08/27 00:00:29    118s]   data_src_q_9_ async_data_o_9_
[08/27 00:00:29    118s]   data_src_q_8_ async_data_o_8_
[08/27 00:00:29    118s]   data_src_q_7_ async_data_o_7_
[08/27 00:00:29    118s]   data_src_q_6_ async_data_o_6_
[08/27 00:00:29    118s]   data_src_q_5_ async_data_o_5_
[08/27 00:00:29    118s]   data_src_q_4_ async_data_o_4_
[08/27 00:00:29    118s]   data_src_q_3_ async_data_o_3_
[08/27 00:00:29    118s]   data_src_q_33_ async_data_o_33_
[08/27 00:00:29    118s]   data_src_q_32_ async_data_o_32_
[08/27 00:00:29    118s]   data_src_q_31_ async_data_o_31_
[08/27 00:00:29    118s]   data_src_q_30_ async_data_o_30_
[08/27 00:00:29    118s]   data_src_q_2_ async_data_o_2_
[08/27 00:00:29    118s]   data_src_q_29_ async_data_o_29_
[08/27 00:00:29    118s]   data_src_q_28_ async_data_o_28_
[08/27 00:00:29    118s]   data_src_q_27_ async_data_o_27_
[08/27 00:00:29    118s]   data_src_q_26_ async_data_o_26_
[08/27 00:00:29    118s]   data_src_q_25_ async_data_o_25_
[08/27 00:00:29    118s]   data_src_q_24_ async_data_o_24_
[08/27 00:00:29    118s]   data_src_q_23_ async_data_o_23_
[08/27 00:00:29    118s]   data_src_q_22_ async_data_o_22_
[08/27 00:00:29    118s]   data_src_q_21_ async_data_o_21_
[08/27 00:00:29    118s]   data_src_q_20_ async_data_o_20_
[08/27 00:00:29    118s]   data_src_q_1_ async_data_o_1_
[08/27 00:00:29    118s]   data_src_q_19_ async_data_o_19_
[08/27 00:00:29    118s]   data_src_q_18_ async_data_o_18_
[08/27 00:00:29    118s]   data_src_q_17_ async_data_o_17_
[08/27 00:00:29    118s]   data_src_q_16_ async_data_o_16_
[08/27 00:00:29    118s]   data_src_q_15_ async_data_o_15_
[08/27 00:00:29    118s]   data_src_q_14_ async_data_o_14_
[08/27 00:00:29    118s]   data_src_q_13_ async_data_o_13_
[08/27 00:00:29    118s]   data_src_q_12_ async_data_o_12_
[08/27 00:00:29    118s]   data_src_q_11_ async_data_o_11_
[08/27 00:00:29    118s]   data_src_q_10_ async_data_o_10_
[08/27 00:00:29    118s]   data_src_q_0_ async_data_o_0_
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/27 00:00:29    118s]   obi_rsp_o_6_ _0946_
[08/27 00:00:29    118s]   obi_rsp_o_5_ _0946_
[08/27 00:00:29    118s]   obi_rsp_o_2_ _0946_
[08/27 00:00:29    118s]   obi_rsp_o_1_ obi_req_i_0_
[08/27 00:00:29    118s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/27 00:00:29    118s]   reg_rsp_o_0_ _235_
[08/27 00:00:29    118s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/27 00:00:29    118s]   r_opc_o _1470_
[08/27 00:00:29    118s]   gnt_o _1469_
[08/27 00:00:29    118s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/27 00:00:29    118s]   reg_rsp_o_33_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_32_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_1_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_10_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_11_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_12_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_13_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_14_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_15_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_16_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_17_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_18_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_19_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_20_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_21_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_22_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_23_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_24_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_25_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_26_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_27_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_28_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_29_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_30_ _05969_
[08/27 00:00:29    118s]   reg_rsp_o_31_ _05969_
[08/27 00:00:29    118s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/27 00:00:29    118s]   user_sbr_obi_req_o_73_ _3688_
[08/27 00:00:29    118s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/27 00:00:29    118s]   reg_q_1_ serial_o
[08/27 00:00:29    118s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_38_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_34_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_33_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_37_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_36_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_32_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_35_ _40_
[08/27 00:00:29    118s]   interrupts_o_0_ _41_
[08/27 00:00:29    118s]   interrupts_o_1_ _41_
[08/27 00:00:29    118s]   interrupts_o_2_ _41_
[08/27 00:00:29    118s]   interrupts_o_3_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_0_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_1_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_2_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_3_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_4_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_5_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_6_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_7_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_8_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_9_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_10_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_11_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_12_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_13_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_14_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_15_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_16_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_17_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_18_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_19_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_20_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_21_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_22_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_23_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_24_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_25_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_26_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_27_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_28_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_29_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_30_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_31_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_32_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_33_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_34_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_35_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_36_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_37_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_38_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_39_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_40_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_41_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_42_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_43_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_44_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_45_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_46_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_47_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_48_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_49_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_50_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_51_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_52_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_53_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_54_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_55_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_56_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_57_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_58_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_59_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_60_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_61_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_62_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_63_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_64_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_65_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_66_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_67_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_68_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_69_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_70_ _41_
[08/27 00:00:29    118s]   user_mgr_obi_req_o_71_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_2_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_3_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_7_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_8_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_9_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_10_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_11_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_12_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_13_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_14_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_15_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_16_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_17_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_18_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_19_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_20_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_21_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_22_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_23_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_24_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_25_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_26_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_27_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_28_ _41_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_29_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_30_ _40_
[08/27 00:00:29    118s]   user_sbr_obi_rsp_o_31_ _41_
[08/27 00:00:29    119s] Checking routing tracks.....
[08/27 00:00:29    119s] Checking other grids.....
[08/27 00:00:29    119s] Checking routing blockage.....
[08/27 00:00:29    119s] Checking components.....
[08/27 00:00:29    119s] Checking constraints (guide/region/fence).....
[08/27 00:00:29    119s] Checking groups.....
[08/27 00:00:29    119s] Checking Ptn Core Box.....
[08/27 00:00:29    119s] 
[08/27 00:00:29    119s] Checking Preroutes.....
[08/27 00:00:29    119s] No. of regular pre-routes not on tracks : 0 
[08/27 00:00:29    119s]  Design check done.
[08/27 00:00:29    119s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/27 00:00:29    119s] 
[08/27 00:00:29    119s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:00:29    119s] Severity  ID               Count  Summary                                  
[08/27 00:00:29    119s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/27 00:00:29    119s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/27 00:00:29    119s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/27 00:00:29    119s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/27 00:00:29    119s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/27 00:00:29    119s] *** Message Summary: 5 warning(s), 0 error(s)
[08/27 00:00:29    119s] 
[08/27 00:00:29    119s] <CMD> clearGlobalNets
[08/27 00:00:30    119s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/27 00:00:30    119s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/27 00:00:30    119s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/27 00:00:30    119s] <CMD> addEndCap
[08/27 00:00:30    119s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/27 00:00:30    119s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/27 00:00:30    119s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/27 00:00:30    119s] OPERPROF: Starting DPlace-Init at level 1, MEM:1477.6M
[08/27 00:00:30    119s] #spOpts: VtWidth 
[08/27 00:00:30    119s] All LLGs are deleted
[08/27 00:00:30    119s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1477.6M
[08/27 00:00:30    119s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1477.6M
[08/27 00:00:30    119s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1478.6M
[08/27 00:00:30    119s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1478.6M
[08/27 00:00:30    119s] Core basic site is CoreSite
[08/27 00:00:30    119s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:00:30    119s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:00:30    119s] SiteArray: use 2,580,480 bytes
[08/27 00:00:30    119s] SiteArray: current memory after site array memory allocation 1478.6M
[08/27 00:00:30    119s] SiteArray: FP blocked sites are writable
[08/27 00:00:30    119s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:00:30    119s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1478.6M
[08/27 00:00:30    119s] Process 0 wires and vias for routing blockage analysis
[08/27 00:00:30    119s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1478.6M
[08/27 00:00:30    119s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.029, REAL:0.023, MEM:1478.6M
[08/27 00:00:30    119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.034, MEM:1478.6M
[08/27 00:00:30    119s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1478.6MB).
[08/27 00:00:30    119s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.076, REAL:0.071, MEM:1478.6M
[08/27 00:00:30    119s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1478.6M
[08/27 00:00:30    119s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.008, REAL:0.008, MEM:1478.6M
[08/27 00:00:30    119s] Minimum row-size in sites for endcap insertion = 7.
[08/27 00:00:30    119s] Minimum number of sites for row blockage       = 1.
[08/27 00:00:30    119s] Inserted 352 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 00:00:30    119s] Inserted 352 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 00:00:30    119s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1478.6M
[08/27 00:00:30    119s] For 704 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/27 00:00:30    119s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.001, REAL:0.001, MEM:1478.6M
[08/27 00:00:30    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1478.6M
[08/27 00:00:30    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1478.6M
[08/27 00:00:30    119s] All LLGs are deleted
[08/27 00:00:30    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1478.6M
[08/27 00:00:30    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1478.6M
[08/27 00:00:30    119s] <CMD> verifyEndCap
[08/27 00:00:30    119s] 
[08/27 00:00:30    119s] ******Begin verifyEndCap******
[08/27 00:00:30    119s] End edge value: 1
[08/27 00:00:30    119s] Outter corner value: 0
[08/27 00:00:30    119s] Inner corner  value: 0
[08/27 00:00:30    119s] Found no problem.
[08/27 00:00:30    119s] ******End verifyEndCap******
[08/27 00:00:30    119s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/27 00:00:30    119s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/27 00:00:30    119s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/27 00:00:30    119s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/27 00:00:30    119s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/27 00:00:30    119s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/27 00:00:30    119s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{610.07 410.06 1414.55 679.62}}
[08/27 00:00:30    119s] # set corebox [dbget top.fplan.coreBox]
# sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[08/27 00:00:30    119s] #% Begin sroute (date=08/27 00:00:30, mem=1226.3M)
[08/27 00:00:30    119s] *** Begin SPECIAL ROUTE on Wed Aug 27 00:00:30 2025 ***
[08/27 00:00:30    119s] SPECIAL ROUTE ran on directory: /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd
[08/27 00:00:30    119s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap-1 (Linux 5.14.0-570.32.1.el9_6.x86_64 x86_64 2.60Ghz)
[08/27 00:00:30    119s] 
[08/27 00:00:30    119s] Begin option processing ...
[08/27 00:00:30    119s] srouteConnectPowerBump set to false
[08/27 00:00:30    119s] routeSelectNet set to "VDD VSS"
[08/27 00:00:30    119s] routeSpecial set to true
[08/27 00:00:30    119s] srouteBlockPin set to "useLef"
[08/27 00:00:30    119s] srouteBottomLayerLimit set to 1
[08/27 00:00:30    119s] srouteBottomTargetLayerLimit set to 1
[08/27 00:00:30    119s] srouteConnectConverterPin set to false
[08/27 00:00:30    119s] srouteConnectPadPin set to false
[08/27 00:00:30    119s] srouteCrossoverViaBottomLayer set to 1
[08/27 00:00:30    119s] srouteCrossoverViaTopLayer set to 7
[08/27 00:00:30    119s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/27 00:00:30    119s] srouteFollowCorePinEnd set to 3
[08/27 00:00:30    119s] srouteFollowPadPin set to false
[08/27 00:00:30    119s] srouteJogControl set to "preferWithChanges differentLayer"
[08/27 00:00:30    119s] sroutePadPinAllPorts set to true
[08/27 00:00:30    119s] sroutePreserveExistingRoutes set to true
[08/27 00:00:30    119s] srouteRoutePowerBarPortOnBothDir set to true
[08/27 00:00:30    119s] srouteStopBlockPin set to "nearestTarget"
[08/27 00:00:30    119s] srouteTopLayerLimit set to 7
[08/27 00:00:30    119s] srouteTopTargetLayerLimit set to 7
[08/27 00:00:30    119s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2361.00 megs.
[08/27 00:00:30    119s] 
[08/27 00:00:30    119s] Reading DB technology information...
[08/27 00:00:30    119s] Finished reading DB technology information.
[08/27 00:00:30    119s] Reading floorplan and netlist information...
[08/27 00:00:30    119s] Finished reading floorplan and netlist information.
[08/27 00:00:30    119s] Read in 15 layers, 7 routing layers, 1 overlap layer
[08/27 00:00:30    119s] Read in 89 macros, 57 used
[08/27 00:00:30    119s] Read in 817 components
[08/27 00:00:30    119s]   751 core components: 47 unplaced, 0 placed, 704 fixed
[08/27 00:00:30    119s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[08/27 00:00:30    119s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[08/27 00:00:30    119s] Read in 48 logical pins
[08/27 00:00:30    119s] Read in 4 blockages
[08/27 00:00:30    119s] Read in 48 nets
[08/27 00:00:30    119s] Read in 2 special nets
[08/27 00:00:30    119s] Read in 1514 terminals
[08/27 00:00:30    119s] 2 nets selected.
[08/27 00:00:30    119s] 
[08/27 00:00:30    119s] Begin power routing ...
[08/27 00:00:30    119s] CPU time for FollowPin 0 seconds
[08/27 00:00:30    119s] CPU time for FollowPin 0 seconds
[08/27 00:00:30    119s]   Number of Block ports routed: 0  open: 400
[08/27 00:00:30    119s]   Number of Stripe ports routed: 0
[08/27 00:00:30    119s]   Number of Core ports routed: 0  open: 704
[08/27 00:00:30    119s]   Number of Power Bump ports routed: 0
[08/27 00:00:30    119s]   Number of Followpin connections: 352
[08/27 00:00:30    119s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2370.00 megs.
[08/27 00:00:30    119s] 
[08/27 00:00:30    119s] 
[08/27 00:00:30    119s] 
[08/27 00:00:30    119s]  Begin updating DB with routing results ...
[08/27 00:00:30    119s]  Updating DB with 0 via definition ...
[08/27 00:00:30    119s] sroute created 352 wires.
[08/27 00:00:30    119s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/27 00:00:30    119s] +--------+----------------+----------------+
[08/27 00:00:30    119s] |  Layer |     Created    |     Deleted    |
[08/27 00:00:30    119s] +--------+----------------+----------------+
[08/27 00:00:30    119s] | Metal1 |       352      |       NA       |
[08/27 00:00:30    119s] +--------+----------------+----------------+
[08/27 00:00:30    119s] #% End sroute (date=08/27 00:00:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=1228.2M, current mem=1228.2M)
[08/27 00:00:30    119s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 00:00:30    119s] # setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[08/27 00:00:30    119s] # addstripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:00:30    119s] 
[08/27 00:00:30    119s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1488.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_422' was increased to (1449.180054 911.640015) (1450.560059 915.659973) because cell geometry (1449.180054 915.179993) (1450.560059 915.659973) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_421' was increased to (389.760010 911.640015) (391.140015 915.659973) because cell geometry (389.760010 915.179993) (391.140015 915.659973) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_420' was increased to (1449.180054 907.859985) (1450.560059 911.880005) because cell geometry (1449.180054 911.400024) (1450.560059 911.880005) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_419' was increased to (389.760010 907.859985) (391.140015 911.880005) because cell geometry (389.760010 911.400024) (391.140015 911.880005) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_60' was increased to (608.219971 454.260010) (609.599976 458.279999) because cell geometry (608.219971 457.799988) (609.599976 458.279999) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_59' was increased to (389.760010 454.260010) (391.140015 458.279999) because cell geometry (389.760010 457.799988) (391.140015 458.279999) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_55' was increased to (389.760010 450.480011) (391.140015 454.500000) because cell geometry (389.760010 454.019989) (391.140015 454.500000) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_51' was increased to (389.760010 446.700012) (391.140015 450.720001) because cell geometry (389.760010 450.239990) (391.140015 450.720001) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_47' was increased to (389.760010 442.920013) (391.140015 446.940002) because cell geometry (389.760010 446.459991) (391.140015 446.940002) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_43' was increased to (389.760010 439.140015) (391.140015 443.160004) because cell geometry (389.760010 442.679993) (391.140015 443.160004) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_31' was increased to (389.760010 427.799988) (391.140015 431.820007) because cell geometry (389.760010 431.339996) (391.140015 431.820007) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_27' was increased to (389.760010 424.019989) (391.140015 428.040009) because cell geometry (389.760010 427.559998) (391.140015 428.040009) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_23' was increased to (389.760010 420.239990) (391.140015 424.260010) because cell geometry (389.760010 423.779999) (391.140015 424.260010) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_19' was increased to (389.760010 416.459991) (391.140015 420.480011) because cell geometry (389.760010 420.000000) (391.140015 420.480011) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_15' was increased to (389.760010 412.679993) (391.140015 416.700012) because cell geometry (389.760010 416.220001) (391.140015 416.700012) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_11' was increased to (389.760010 408.899994) (391.140015 412.920013) because cell geometry (389.760010 412.440002) (391.140015 412.920013) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_9' was increased to (389.760010 405.119995) (391.140015 409.140015) because cell geometry (389.760010 408.660004) (391.140015 409.140015) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_7' was increased to (389.760010 401.339996) (391.140015 405.359985) because cell geometry (389.760010 404.880005) (391.140015 405.359985) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_5' was increased to (389.760010 397.559998) (391.140015 401.579987) because cell geometry (389.760010 401.100006) (391.140015 401.579987) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_3' was increased to (389.760010 393.779999) (391.140015 397.799988) because cell geometry (389.760010 397.320007) (391.140015 397.799988) was outside the original block boundary.
[08/27 00:00:30    119s] Type 'man IMPPP-133' for more detail.
[08/27 00:00:30    119s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[08/27 00:00:30    119s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:00:30    119s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:30    119s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:30    119s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:30    119s] Starting stripe generation ...
[08/27 00:00:30    119s] Non-Default Mode Option Settings :
[08/27 00:00:30    119s]   -stapling_nets_style side_to_side
[08/27 00:00:30    119s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:30    119s] Stripe generation is complete.
[08/27 00:00:30    119s] vias are now being generated.
[08/27 00:00:30    119s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:30    119s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:31    119s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:31    120s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:31    120s] addStripe created 352 wires.
[08/27 00:00:31    120s] ViaGen created 32234 vias, deleted 0 via to avoid violation.
[08/27 00:00:31    120s] +--------+----------------+----------------+
[08/27 00:00:31    120s] |  Layer |     Created    |     Deleted    |
[08/27 00:00:31    120s] +--------+----------------+----------------+
[08/27 00:00:31    120s] |  Via1  |      16117     |        0       |
[08/27 00:00:31    120s] |  Via2  |      16117     |        0       |
[08/27 00:00:31    120s] | Metal3 |       352      |       NA       |
[08/27 00:00:31    120s] +--------+----------------+----------------+
[08/27 00:00:31    120s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 00:00:31    120s] -stacked_via_bottom_layer bottomLayer
[08/27 00:00:31    120s] -stacked_via_top_layer topLayer
[08/27 00:00:31    120s] -stapling_nets_style end_to_end
[08/27 00:00:31    120s] # setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[08/27 00:00:31    120s] # addstripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area $corebox
<CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:00:31    120s] 
[08/27 00:00:31    120s] **ERROR: (IMPPP-305):	The absolute limits start 15.000000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1488.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:31    120s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:31    120s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:31    120s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:31    120s] Starting stripe generation ...
[08/27 00:00:31    120s] Non-Default Mode Option Settings :
[08/27 00:00:31    120s]   -stapling_nets_style side_to_side
[08/27 00:00:31    120s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:31    120s] Stripe generation is complete.
[08/27 00:00:31    120s] vias are now being generated.
[08/27 00:00:31    120s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:31    120s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:32    120s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:32    120s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:32    120s] addStripe created 86 wires.
[08/27 00:00:32    120s] ViaGen created 4131 vias, deleted 0 via to avoid violation.
[08/27 00:00:32    120s] +--------+----------------+----------------+
[08/27 00:00:32    120s] |  Layer |     Created    |     Deleted    |
[08/27 00:00:32    120s] +--------+----------------+----------------+
[08/27 00:00:32    120s] |  Via3  |      4131      |        0       |
[08/27 00:00:32    120s] | Metal4 |       86       |       NA       |
[08/27 00:00:32    120s] +--------+----------------+----------------+
[08/27 00:00:32    120s] # setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[08/27 00:00:32    120s] # addstripe -layer Metal5 -direction vertical   -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:00:32    120s] 
[08/27 00:00:32    120s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1488.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:32    120s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:32    120s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:32    120s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:32    120s] Starting stripe generation ...
[08/27 00:00:32    120s] Non-Default Mode Option Settings :
[08/27 00:00:32    120s]   -stapling_nets_style side_to_side
[08/27 00:00:32    120s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:32    120s] Stripe generation is complete.
[08/27 00:00:32    120s] vias are now being generated.
[08/27 00:00:32    120s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:32    120s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:32    120s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:32    120s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:32    121s] addStripe created 250 wires.
[08/27 00:00:32    121s] ViaGen created 3944 vias, deleted 0 via to avoid violation.
[08/27 00:00:32    121s] +--------+----------------+----------------+
[08/27 00:00:32    121s] |  Layer |     Created    |     Deleted    |
[08/27 00:00:32    121s] +--------+----------------+----------------+
[08/27 00:00:32    121s] |  Via4  |      3944      |        0       |
[08/27 00:00:32    121s] | Metal5 |       250      |       NA       |
[08/27 00:00:32    121s] +--------+----------------+----------------+
[08/27 00:00:32    121s] # setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[08/27 00:00:32    121s] # addstripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area $corebox
<CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:00:32    121s] 
[08/27 00:00:32    121s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1488.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:32    121s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:32    121s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:32    121s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:32    121s] Starting stripe generation ...
[08/27 00:00:32    121s] Non-Default Mode Option Settings :
[08/27 00:00:32    121s]   -stapling_nets_style side_to_side
[08/27 00:00:32    121s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:32    121s] Stripe generation is complete.
[08/27 00:00:32    121s] vias are now being generated.
[08/27 00:00:32    121s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:33    121s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:33    121s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:33    121s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:33    121s] addStripe created 71 wires.
[08/27 00:00:33    121s] ViaGen created 4069 vias, deleted 0 via to avoid violation.
[08/27 00:00:33    121s] +--------+----------------+----------------+
[08/27 00:00:33    121s] |  Layer |     Created    |     Deleted    |
[08/27 00:00:33    121s] +--------+----------------+----------------+
[08/27 00:00:33    121s] | TopVia1|      4069      |        0       |
[08/27 00:00:33    121s] |TopMetal1|       71       |       NA       |
[08/27 00:00:33    121s] +--------+----------------+----------------+
[08/27 00:00:33    121s] # setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[08/27 00:00:33    121s] # addstripe -layer TopMetal2 -direction vertical   -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area $corebox
<CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:00:33    121s] 
[08/27 00:00:33    121s] Initialize fgc environment(mem: 1488.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Starting stripe generation ...
[08/27 00:00:33    121s] Non-Default Mode Option Settings :
[08/27 00:00:33    121s]   -stapling_nets_style side_to_side
[08/27 00:00:33    121s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[08/27 00:00:33    121s] Type 'man IMPPP-4055' for more detail.
[08/27 00:00:33    121s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.9M)
[08/27 00:00:33    121s] Stripe generation is complete.
[08/27 00:00:33    121s] vias are now being generated.
[08/27 00:00:33    121s] addStripe created 71 wires.
[08/27 00:00:33    121s] ViaGen created 2521 vias, deleted 0 via to avoid violation.
[08/27 00:00:33    121s] +--------+----------------+----------------+
[08/27 00:00:33    121s] |  Layer |     Created    |     Deleted    |
[08/27 00:00:33    121s] +--------+----------------+----------------+
[08/27 00:00:33    121s] | TopVia2|      2521      |        0       |
[08/27 00:00:33    121s] |TopMetal2|       71       |       NA       |
[08/27 00:00:33    121s] +--------+----------------+----------------+
[08/27 00:00:33    121s] # deleteRouteBlk -name sram_rblk
<CMD> deleteRouteBlk -name sram_rblk
[08/27 00:00:33    121s] # set cmd "editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area {610.07 410.06 1414.55 679.62} -uda -orthogonal_only
[08/27 00:00:33    121s] #% Begin editPowerVia (date=08/27 00:00:33, mem=1232.1M)
[08/27 00:00:33    121s] 
[08/27 00:00:33    121s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:33    121s] ViaGen created 1298 vias, deleted 0 via to avoid violation.
[08/27 00:00:33    121s] +--------+----------------+----------------+
[08/27 00:00:33    121s] |  Layer |     Created    |     Deleted    |
[08/27 00:00:33    121s] +--------+----------------+----------------+
[08/27 00:00:33    121s] |  Via3  |       70       |        0       |
[08/27 00:00:33    121s] |  Via4  |       614      |        0       |
[08/27 00:00:33    121s] | TopVia1|       614      |        0       |
[08/27 00:00:33    121s] +--------+----------------+----------------+
[08/27 00:00:33    121s] #% End editPowerVia (date=08/27 00:00:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=1232.1M, current mem=1232.0M)
[08/27 00:00:33    121s] # set cmd "editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area {610.07 410.06 1414.55 679.62} -uda -orthogonal_only
[08/27 00:00:33    121s] #% Begin editPowerVia (date=08/27 00:00:33, mem=1232.0M)
[08/27 00:00:33    121s] 
[08/27 00:00:33    121s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:00:33    122s] ViaGen created 1572 vias, deleted 0 via to avoid violation.
[08/27 00:00:33    122s] +--------+----------------+----------------+
[08/27 00:00:33    122s] |  Layer |     Created    |     Deleted    |
[08/27 00:00:33    122s] +--------+----------------+----------------+
[08/27 00:00:33    122s] |  Via3  |       116      |        0       |
[08/27 00:00:33    122s] |  Via4  |       728      |        0       |
[08/27 00:00:33    122s] | TopVia1|       728      |        0       |
[08/27 00:00:33    122s] +--------+----------------+----------------+
[08/27 00:00:33    122s] #% End editPowerVia (date=08/27 00:00:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=1232.9M, current mem=1232.9M)
[08/27 00:00:33    122s] ### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/27 00:00:33    122s] <CMD> verifyPowerVia
[08/27 00:00:33    122s] 
[08/27 00:00:33    122s] ******** Start: VERIFY POWER VIA ********
[08/27 00:00:33    122s] Start Time: Wed Aug 27 00:00:33 2025
[08/27 00:00:33    122s] 
[08/27 00:00:33    122s] Check all 2 Power/Ground nets
[08/27 00:00:33    122s] *** Checking Net VDD
[08/27 00:00:34    122s] *** Checking Net VSS
[08/27 00:00:34    122s] Actually Checked 2 Power/Ground nets with physical connectivity
[08/27 00:00:34    122s] 
[08/27 00:00:34    122s] Begin Summary 
[08/27 00:00:34    122s]   Found no problems or warnings.
[08/27 00:00:34    122s] End Summary
[08/27 00:00:34    122s] 
[08/27 00:00:34    122s] End Time: Wed Aug 27 00:00:34 2025
[08/27 00:00:34    122s] ******** End: VERIFY POWER VIA ********
[08/27 00:00:34    122s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/27 00:00:34    122s]   (CPU Time: 0:00:00.3  MEM: 1.000M)
[08/27 00:00:34    122s] 
[08/27 00:00:34    122s] <CMD> verify_connectivity -net {VDD VSS}
[08/27 00:00:34    122s] VERIFY_CONNECTIVITY use new engine.
[08/27 00:00:34    122s] 
[08/27 00:00:34    122s] ******** Start: VERIFY CONNECTIVITY ********
[08/27 00:00:34    122s] Start Time: Wed Aug 27 00:00:34 2025
[08/27 00:00:34    122s] 
[08/27 00:00:34    122s] Design Name: croc_chip
[08/27 00:00:34    122s] Database Units: 1000
[08/27 00:00:34    122s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[08/27 00:00:34    122s] Error Limit = 1000; Warning Limit = 50
[08/27 00:00:34    122s] Check specified nets
[08/27 00:00:34    122s] Use 4 pthreads
[08/27 00:00:34    122s] Net VDD: dangling Wire.
[08/27 00:00:34    122s] Net VSS: dangling Wire.
[08/27 00:00:34    122s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[08/27 00:00:34    122s] Type 'man IMPVFC-3' for more detail.
[08/27 00:00:34    122s] 
[08/27 00:00:34    122s] Begin Summary 
[08/27 00:00:34    122s]     1000 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[08/27 00:00:34    122s]     1000 total info(s) created.
[08/27 00:00:34    122s] End Summary
[08/27 00:00:34    122s] 
[08/27 00:00:34    122s] End Time: Wed Aug 27 00:00:34 2025
[08/27 00:00:34    122s] Time Elapsed: 0:00:00.0
[08/27 00:00:34    122s] 
[08/27 00:00:34    122s] ******** End: VERIFY CONNECTIVITY ********
[08/27 00:00:34    122s]   Verification Complete : 1000 Viols.  0 Wrngs.
[08/27 00:00:34    122s]   (CPU Time: 0:00:00.1  MEM: 26.000M)
[08/27 00:00:34    122s] 
[08/27 00:00:34    122s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[08/27 00:00:34    122s] #% Begin save design ... (date=08/27 00:00:34, mem=1236.0M)
[08/27 00:00:34    122s] % Begin Save ccopt configuration ... (date=08/27 00:00:34, mem=1236.0M)
[08/27 00:00:34    122s] % End Save ccopt configuration ... (date=08/27 00:00:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1236.0M, current mem=1236.0M)
[08/27 00:00:34    122s] % Begin Save netlist data ... (date=08/27 00:00:34, mem=1236.0M)
[08/27 00:00:34    122s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 00:00:34    122s] % End Save netlist data ... (date=08/27 00:00:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1236.6M, current mem=1236.6M)
[08/27 00:00:34    122s] Saving symbol-table file in separate thread ...
[08/27 00:00:34    122s] Saving congestion map file in separate thread ...
[08/27 00:00:34    122s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 00:00:34    122s] % Begin Save AAE data ... (date=08/27 00:00:34, mem=1236.6M)
[08/27 00:00:34    122s] Saving AAE Data ...
[08/27 00:00:34    122s] % End Save AAE data ... (date=08/27 00:00:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1236.6M, current mem=1236.6M)
[08/27 00:00:34    123s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[08/27 00:00:34    123s] Saving mode setting ...
[08/27 00:00:34    123s] Saving global file ...
[08/27 00:00:34    123s] Saving Drc markers ...
[08/27 00:00:34    123s] ... 1004 markers are saved ...
[08/27 00:00:34    123s] ... 0 geometry drc markers are saved ...
[08/27 00:00:34    123s] ... 0 antenna drc markers are saved ...
[08/27 00:00:35    123s] % Begin Save routing data ... (date=08/27 00:00:34, mem=1236.9M)
[08/27 00:00:35    123s] Saving route file ...
[08/27 00:00:35    123s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1503.4M) ***
[08/27 00:00:35    123s] % End Save routing data ... (date=08/27 00:00:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1236.9M, current mem=1236.4M)
[08/27 00:00:35    123s] Saving special route data file in separate thread ...
[08/27 00:00:35    123s] Saving PG file in separate thread ...
[08/27 00:00:35    123s] Saving placement file in separate thread ...
[08/27 00:00:35    123s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 00:00:35 2025)
[08/27 00:00:35    123s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 00:00:35    123s] Save Adaptive View Pruning View Names to Binary file
[08/27 00:00:35    123s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1558.5M) ***
[08/27 00:00:35    123s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:35    123s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1542.5M) ***
[08/27 00:00:35    123s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:35    123s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:35    123s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[08/27 00:00:35    123s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1526.5M) ***
[08/27 00:00:35    123s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:35    123s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:35    123s] % Begin Save power constraints data ... (date=08/27 00:00:35, mem=1237.4M)
[08/27 00:00:35    123s] % End Save power constraints data ... (date=08/27 00:00:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1237.4M, current mem=1237.4M)
[08/27 00:00:40    127s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[08/27 00:00:40    127s] #% End save design ... (date=08/27 00:00:40, total cpu=0:00:05.0, real=0:00:06.0, peak res=1237.6M, current mem=1234.5M)
[08/27 00:00:40    127s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 00:00:40    127s] 
[08/27 00:00:40    127s] <CMD> addWellTap -cell sky130_fd_sc_hd__tapvpwrvgnd_1 -cellInterval 40 -inRowOffset 25 -prefix WELLTAP
[08/27 00:00:40    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:1502.5M
[08/27 00:00:40    127s] #spOpts: VtWidth mergeVia=F 
[08/27 00:00:40    127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1502.5M
[08/27 00:00:40    127s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1502.5M
[08/27 00:00:40    127s] Core basic site is CoreSite
[08/27 00:00:40    127s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:00:40    127s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:00:40    127s] SiteArray: use 2,580,480 bytes
[08/27 00:00:40    127s] SiteArray: current memory after site array memory allocation 1502.5M
[08/27 00:00:40    127s] SiteArray: FP blocked sites are writable
[08/27 00:00:40    127s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:00:40    127s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1502.5M
[08/27 00:00:40    127s] Process 50951 wires and vias for routing blockage analysis
[08/27 00:00:40    127s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.110, REAL:0.029, MEM:1502.5M
[08/27 00:00:40    127s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.174, REAL:0.060, MEM:1502.5M
[08/27 00:00:40    127s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.184, REAL:0.071, MEM:1502.5M
[08/27 00:00:40    127s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1502.5MB).
[08/27 00:00:40    127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.232, REAL:0.120, MEM:1502.5M
[08/27 00:00:40    127s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 00:00:40    127s] Type 'man IMPSP-5134' for more detail.
[08/27 00:00:40    127s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 00:00:40    127s] Type 'man IMPSP-5134' for more detail.
[08/27 00:00:40    127s] For 6192 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[08/27 00:00:40    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1503.4M
[08/27 00:00:40    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1503.4M
[08/27 00:00:40    128s] All LLGs are deleted
[08/27 00:00:40    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1503.4M
[08/27 00:00:40    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1503.4M
[08/27 00:00:40    128s] Inserted 6192 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[08/27 00:00:40    128s] <CMD> saveDesign SAVED/00_init_design.invs
[08/27 00:00:40    128s] #% Begin save design ... (date=08/27 00:00:40, mem=1236.7M)
[08/27 00:00:40    128s] % Begin Save ccopt configuration ... (date=08/27 00:00:40, mem=1236.7M)
[08/27 00:00:40    128s] % End Save ccopt configuration ... (date=08/27 00:00:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1236.7M, current mem=1236.7M)
[08/27 00:00:41    128s] % Begin Save netlist data ... (date=08/27 00:00:40, mem=1236.7M)
[08/27 00:00:41    128s] Writing Binary DB to SAVED/00_init_design.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 00:00:41    128s] % End Save netlist data ... (date=08/27 00:00:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1237.4M, current mem=1237.4M)
[08/27 00:00:41    128s] Saving symbol-table file in separate thread ...
[08/27 00:00:41    128s] Saving congestion map file in separate thread ...
[08/27 00:00:41    128s] Saving congestion map file SAVED/00_init_design.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 00:00:41    128s] % Begin Save AAE data ... (date=08/27 00:00:41, mem=1237.6M)
[08/27 00:00:41    128s] Saving AAE Data ...
[08/27 00:00:41    128s] % End Save AAE data ... (date=08/27 00:00:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1237.6M, current mem=1237.6M)
[08/27 00:00:41    128s] Saving preference file SAVED/00_init_design.invs.dat.tmp/gui.pref.tcl ...
[08/27 00:00:41    128s] Saving mode setting ...
[08/27 00:00:41    128s] Saving global file ...
[08/27 00:00:41    128s] Saving Drc markers ...
[08/27 00:00:41    128s] ... 1004 markers are saved ...
[08/27 00:00:41    128s] ... 0 geometry drc markers are saved ...
[08/27 00:00:41    128s] ... 0 antenna drc markers are saved ...
[08/27 00:00:41    128s] % Begin Save routing data ... (date=08/27 00:00:41, mem=1237.7M)
[08/27 00:00:41    128s] Saving route file ...
[08/27 00:00:41    128s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1502.0M) ***
[08/27 00:00:41    128s] % End Save routing data ... (date=08/27 00:00:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1238.1M, current mem=1238.1M)
[08/27 00:00:41    128s] Saving special route data file in separate thread ...
[08/27 00:00:41    128s] Saving PG file in separate thread ...
[08/27 00:00:41    128s] Saving placement file in separate thread ...
[08/27 00:00:41    128s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 00:00:41    128s] Saving PG file SAVED/00_init_design.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 00:00:41 2025)
[08/27 00:00:41    128s] Save Adaptive View Pruning View Names to Binary file
[08/27 00:00:41    128s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1557.0M) ***
[08/27 00:00:41    128s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:41    128s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1541.0M) ***
[08/27 00:00:41    128s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:41    128s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:41    128s] Saving property file SAVED/00_init_design.invs.dat.tmp/croc_chip.prop
[08/27 00:00:41    128s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1525.0M) ***
[08/27 00:00:41    128s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:41    128s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:00:41    128s] % Begin Save power constraints data ... (date=08/27 00:00:41, mem=1239.4M)
[08/27 00:00:41    128s] % End Save power constraints data ... (date=08/27 00:00:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1239.4M, current mem=1239.4M)
[08/27 00:00:47    133s] Generated self-contained design 00_init_design.invs.dat.tmp
[08/27 00:00:47    133s] #% End save design ... (date=08/27 00:00:47, total cpu=0:00:05.2, real=0:00:07.0, peak res=1239.4M, current mem=1237.5M)
[08/27 00:00:47    133s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 00:00:47    133s] 
[08/27 00:00:47    133s] <CMD> set_table_style -no_frame_fix_width
[08/27 00:00:47    133s] <CMD> set_global timing_report_enable_auto_column_width true
[08/27 00:00:47    133s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/27 00:00:47    133s] <CMD> timeDesign -prePlace -pathReports -slackReports -numPaths 1000 -prefix 00_init_design_prePlace -outDir ./rpt/00_init_design_prePlace
[08/27 00:00:47    133s] Set Using Default Delay Limit as 101.
[08/27 00:00:47    133s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/27 00:00:47    133s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/27 00:00:47    133s] Set Default Net Delay as 0 ps.
[08/27 00:00:47    133s] Set Default Net Load as 0 pF. 
[08/27 00:00:47    133s] Effort level <high> specified for reg2reg path_group
[08/27 00:00:47    134s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1589.6M
[08/27 00:00:47    134s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1589.6M
[08/27 00:00:47    134s] Fast DP-INIT is on for default
[08/27 00:00:47    134s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.029, MEM:1589.6M
[08/27 00:00:47    134s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.088, REAL:0.047, MEM:1589.6M
[08/27 00:00:47    134s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1589.6M
[08/27 00:00:47    134s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1589.6M
[08/27 00:00:47    134s] Starting delay calculation for Setup views
[08/27 00:00:48    135s] #################################################################################
[08/27 00:00:48    135s] # Design Stage: PreRoute
[08/27 00:00:48    135s] # Design Name: croc_chip
[08/27 00:00:48    135s] # Design Mode: 90nm
[08/27 00:00:48    135s] # Analysis Mode: MMMC Non-OCV 
[08/27 00:00:48    135s] # Parasitics Mode: No SPEF/RCDB
[08/27 00:00:48    135s] # Signoff Settings: SI Off 
[08/27 00:00:48    135s] #################################################################################
[08/27 00:00:48    135s] Topological Sorting (REAL = 0:00:00.0, MEM = 1589.6M, InitMEM = 1589.6M)
[08/27 00:00:48    135s] Calculate delays in BcWc mode...
[08/27 00:00:48    135s] Start delay calculation (fullDC) (4 T). (MEM=1589.62)
[08/27 00:00:48    135s] Start AAE Lib Loading. (MEM=1606.29)
[08/27 00:00:48    135s] End AAE Lib Loading. (MEM=1615.82 CPU=0:00:00.1 Real=0:00:00.0)
[08/27 00:00:48    135s] End AAE Lib Interpolated Model. (MEM=1615.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 00:00:48    135s] First Iteration Infinite Tw... 
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:00:48    136s] Type 'man IMPESI-3194' for more detail.
[08/27 00:00:48    136s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:00:48    136s] Type 'man IMPESI-3199' for more detail.
[08/27 00:00:49    139s] Total number of fetched objects 39670
[08/27 00:00:49    140s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/27 00:00:49    140s] End delay calculation. (MEM=1849.38 CPU=0:00:03.9 REAL=0:00:01.0)
[08/27 00:00:49    140s] End delay calculation (fullDC). (MEM=1849.38 CPU=0:00:04.9 REAL=0:00:01.0)
[08/27 00:00:49    140s] *** CDM Built up (cpu=0:00:05.2  real=0:00:01.0  mem= 1849.4M) ***
[08/27 00:00:50    141s] *** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:03.0 totSessionCpu=0:02:21 mem=1849.4M)
[08/27 00:00:51    143s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -4.392  |
|           TNS (ns):| -7870.9 | -7853.2 | -17.669 |
|    Violating Paths:|  2698   |  2664   |   34    |
|          All Paths:|  10659  |  10369  |   299   |
+--------------------+---------+---------+---------+

Density: 64.614%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/27 00:00:51    144s] Resetting back High Fanout Nets as non-ideal
[08/27 00:00:51    144s] Set Default Net Delay as 1000 ps.
[08/27 00:00:51    144s] Set Default Net Load as 0.5 pF. 
[08/27 00:00:51    144s] Reported timing to dir ./rpt/00_init_design_prePlace
[08/27 00:00:51    144s] Total CPU time: 11.04 sec
[08/27 00:00:51    144s] Total Real time: 4.0 sec
[08/27 00:00:51    144s] Total Memory Usage: 1612.164062 Mbytes
[08/27 00:00:51    144s] 
[08/27 00:00:51    144s] =============================================================================================
[08/27 00:00:51    144s]  Final TAT Report for timeDesign
[08/27 00:00:51    144s] =============================================================================================
[08/27 00:00:51    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:00:51    144s] ---------------------------------------------------------------------------------------------
[08/27 00:00:51    144s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:00:51    144s] [ TimingUpdate           ]      1   0:00:00.3  (   6.5 % )     0:00:02.4 /  0:00:06.4    2.7
[08/27 00:00:51    144s] [ FullDelayCalc          ]      1   0:00:02.1  (  44.7 % )     0:00:02.1 /  0:00:05.3    2.6
[08/27 00:00:51    144s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.3 % )     0:00:03.7 /  0:00:09.2    2.5
[08/27 00:00:51    144s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.4    2.3
[08/27 00:00:51    144s] [ GenerateReports        ]      1   0:00:01.1  (  23.9 % )     0:00:01.1 /  0:00:02.3    2.1
[08/27 00:00:51    144s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.4    2.3
[08/27 00:00:51    144s] [ MISC                   ]          0:00:00.9  (  19.2 % )     0:00:00.9 /  0:00:01.9    2.1
[08/27 00:00:51    144s] ---------------------------------------------------------------------------------------------
[08/27 00:00:51    144s]  timeDesign TOTAL                   0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:11.0    2.4
[08/27 00:00:51    144s] ---------------------------------------------------------------------------------------------
[08/27 00:00:51    144s] 
[08/27 00:01:10    146s] <CMD> win
[08/27 00:01:17    146s] <CMD> setLayerPreference node_layer -isVisible 0
[08/27 00:01:18    146s] <CMD> zoomBox -1234.88500 -14.98900 3029.01700 1689.94600
[08/27 00:01:18    146s] <CMD> zoomBox -668.01000 104.81000 2412.66000 1336.62600
[08/27 00:01:19    147s] <CMD> zoomBox -446.62300 151.59600 2171.94800 1198.64000
[08/27 00:01:19    147s] <CMD> zoomBox 37.46900 253.90000 1645.60000 896.91600
[08/27 00:01:19    147s] <CMD> zoomBox 264.36200 300.06300 1426.23700 764.64300
[08/27 00:01:20    147s] <CMD> zoomBox 353.61100 318.09200 1341.20600 712.98500
[08/27 00:01:20    147s] <CMD> zoomBox 493.95700 346.44300 1207.49500 631.75300
[08/27 00:01:27    147s] <CMD> zoomBox 429.28900 333.50900 1268.74500 669.16800
[08/27 00:01:27    148s] <CMD> zoomBox 263.70300 300.39200 1425.57900 764.97200
[08/27 00:02:08    152s] <CMD> win
[08/27 00:02:09    152s] <CMD> zoomBox 426.68400 385.95800 1033.19400 628.47300
[08/27 00:02:09    152s] <CMD> zoomBox 476.07500 411.88900 914.28100 587.10700
[08/27 00:02:10    152s] <CMD> zoomBox 549.22400 454.51300 777.97100 545.97800
[08/27 00:02:11    152s] <CMD> zoomBox 563.52200 465.74000 757.95800 543.48600
[08/27 00:02:11    152s] <CMD> zoomBox 575.67500 475.28300 740.94800 541.36800
[08/27 00:02:11    152s] <CMD> panPage 0 1
[08/27 00:02:12    152s] <CMD> panPage 0 1
[08/27 00:02:12    152s] <CMD> zoomBox 601.97000 530.51600 703.47000 571.10100
[08/27 00:02:28    154s] <CMD> freeDesign
[08/27 00:02:28    154s] Reset to color id 0 for i_croc_soc (croc_soc$croc_chip.i_croc_soc) and all their descendants.
[08/27 00:02:28    154s] Deleting Cell Server ...
[08/27 00:02:28    154s] -stacked_via_bottom_layer bottomLayer
[08/27 00:02:28    154s] -stacked_via_top_layer topLayer
[08/27 00:02:28    154s] -stapling_nets_style end_to_end
[08/27 00:02:28    154s] -leftEdge ""
[08/27 00:02:28    154s] -prefix ""
[08/27 00:02:28    154s] -rightEdge ""
[08/27 00:02:28    154s] Free PSO.
[08/27 00:02:28    154s] Cleaning up the current multi-corner RC extraction setup.
[08/27 00:02:28    154s] -enable_high_fanout false
[08/27 00:02:28    155s] Set DBUPerIGU to 1000.
[08/27 00:02:28    155s] Set net toggle Scale Factor to 1.00
[08/27 00:02:28    155s] Set Shrink Factor to 1.00000
[08/27 00:02:29    155s] Set net toggle Scale Factor to 1.00
[08/27 00:02:29    155s] Set Shrink Factor to 1.00000
[08/27 00:02:29    155s] Set net toggle Scale Factor to 1.00
[08/27 00:02:29    155s] Set Shrink Factor to 1.00000
[08/27 00:02:29    155s] 
[08/27 00:02:29    155s] *** Memory Usage v#1 (Current mem = 1282.410M, initial mem = 273.906M) ***
[08/27 00:02:29    155s] 
[08/27 00:02:29    155s] 
[08/27 00:02:29    155s] Info (SM2C): Status of key globals:
[08/27 00:02:29    155s] 	 MMMC-by-default flow     : 1
[08/27 00:02:29    155s] 	 Default MMMC objs envvar : 0
[08/27 00:02:29    155s] 	 Data portability         : 0
[08/27 00:02:29    155s] 	 MMMC PV Emulation        : 0
[08/27 00:02:29    155s] 	 MMMC debug               : 0
[08/27 00:02:29    155s] 	 Init_Design flow         : 1
[08/27 00:02:29    155s] 
[08/27 00:02:29    155s] 
[08/27 00:02:29    155s] 	 CTE SM2C global          : false
[08/27 00:02:29    155s] 	 Reporting view filter    : false
[08/27 00:03:34    161s] <CMD> setMultiCpuUsage -localCpu 4
[08/27 00:03:34    161s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/27 00:03:34    161s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/27 00:03:34    161s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/27 00:03:34    161s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/27 00:03:34    161s] <CMD> setPreference SnapAllCorners 1
[08/27 00:03:34    161s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/27 00:03:34    161s] <CMD> set init_design_uniquify 1
[08/27 00:03:34    161s] <CMD> set init_design_settop 1
[08/27 00:03:34    161s] <CMD> set init_top_cell croc_chip
[08/27 00:03:34    161s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/27 00:03:34    161s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 00:03:34    161s] <CMD> set init_pwr_net VDD
[08/27 00:03:34    161s] <CMD> set init_gnd_net VSS
[08/27 00:03:34    161s] <CMD> init_design
[08/27 00:03:34    161s] #% Begin Load MMMC data ... (date=08/27 00:03:34, mem=937.2M)
[08/27 00:03:35    161s] #% End Load MMMC data ... (date=08/27 00:03:35, total cpu=0:00:00.0, real=0:00:01.0, peak res=937.2M, current mem=937.2M)
[08/27 00:03:35    161s] 
[08/27 00:03:35    161s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/27 00:03:35    161s] 
[08/27 00:03:35    161s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/27 00:03:35    161s] Set DBUPerIGU to M1 pitch 480.
[08/27 00:03:35    161s] 
[08/27 00:03:35    161s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/27 00:03:35    161s] 
[08/27 00:03:35    161s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/27 00:03:35    161s] 
[08/27 00:03:35    161s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/27 00:03:35    161s] 
[08/27 00:03:35    161s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/27 00:03:35    161s] 
[08/27 00:03:35    161s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/27 00:03:35    161s] 
[08/27 00:03:35    161s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/27 00:03:35    161s] 
[08/27 00:03:35    161s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/27 00:03:35    162s] 
[08/27 00:03:35    162s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/27 00:03:35    162s] 
[08/27 00:03:35    162s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/27 00:03:35    162s] 
[08/27 00:03:35    162s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/27 00:03:35    162s] 
[08/27 00:03:35    162s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/27 00:03:35    162s] 
[08/27 00:03:35    162s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-58' for more detail.
[08/27 00:03:35    162s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/27 00:03:35    162s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:03:35    162s] 
[08/27 00:03:35    162s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/27 00:03:35    162s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/27 00:03:35    162s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:03:35    162s] Type 'man IMPLF-61' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-200' for more detail.
[08/27 00:03:35    162s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/27 00:03:35    162s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:03:35    162s] Type 'man IMPLF-201' for more detail.
[08/27 00:03:35    162s] 
[08/27 00:03:35    162s] viaInitial starts at Wed Aug 27 00:03:35 2025
viaInitial ends at Wed Aug 27 00:03:35 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/27 00:03:35    162s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 00:03:35    162s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 00:03:35    162s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/27 00:03:35    162s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/27 00:03:35    162s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/27 00:03:35    162s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/27 00:03:35    162s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/27 00:03:35    162s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/27 00:03:35    162s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:03:35    162s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:03:35    162s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:03:35    162s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:03:35    162s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 00:03:35    162s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/27 00:03:35    162s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:03:35    162s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/27 00:03:35    162s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:03:35    162s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/27 00:03:35    162s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:03:35    162s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:03:35    162s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:03:35    162s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:03:35    162s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:03:35    162s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/27 00:03:35    162s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 00:03:35    162s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/27 00:03:35    162s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:03:35    162s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:03:35    162s] Library reading multithread flow ended.
[08/27 00:03:35    162s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 00:03:35    163s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/27 00:03:35    163s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/27 00:03:35    163s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/27 00:03:35    163s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/27 00:03:35    163s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/27 00:03:35    163s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/27 00:03:35    163s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:03:35    163s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:03:35    163s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:03:35    163s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/27 00:03:35    163s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:03:35    163s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:03:35    163s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:03:35    163s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:03:35    163s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:03:35    163s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:03:35    163s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:03:35    163s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:03:35    163s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:03:35    163s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:03:35    163s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:03:35    163s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/27 00:03:35    163s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:03:35    163s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:03:35    163s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:03:35    163s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:03:35    163s] Library reading multithread flow ended.
[08/27 00:03:35    163s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:00.0, peak res=937.2M, current mem=933.4M)
[08/27 00:03:35    163s] *** End library_loading (cpu=0.03min, real=0.00min, mem=27.0M, fe_cpu=2.73min, fe_real=11.97min, fe_mem=1312.0M) ***
[08/27 00:03:35    163s] #% Begin Load netlist data ... (date=08/27 00:03:35, mem=933.4M)
[08/27 00:03:35    163s] *** Begin netlist parsing (mem=1312.0M) ***
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 00:03:35    163s] Type 'man IMPVL-159' for more detail.
[08/27 00:03:35    163s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/27 00:03:35    163s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:03:35    163s] Created 102 new cells from 26 timing libraries.
[08/27 00:03:35    163s] Reading netlist ...
[08/27 00:03:35    163s] Backslashed names will retain backslash and a trailing blank character.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:03:35    163s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/27 00:03:35    163s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:03:35    164s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/27 00:03:36    164s] 
[08/27 00:03:36    164s] *** Memory Usage v#1 (Current mem = 1312.023M, initial mem = 273.906M) ***
[08/27 00:03:36    164s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=1312.0M) ***
[08/27 00:03:36    164s] #% End Load netlist data ... (date=08/27 00:03:36, total cpu=0:00:00.3, real=0:00:01.0, peak res=943.8M, current mem=943.8M)
[08/27 00:03:36    164s] Set top cell to croc_chip.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:03:36    164s] Type 'man IMPTS-282' for more detail.
[08/27 00:03:36    164s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/27 00:03:36    164s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:03:36    164s] Hooked 232 DB cells to tlib cells.
[08/27 00:03:36    164s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=950.5M, current mem=950.5M)
[08/27 00:03:36    164s] Starting recursive module instantiation check.
[08/27 00:03:36    164s] No recursion found.
[08/27 00:03:36    164s] Building hierarchical netlist for Cell croc_chip ...
[08/27 00:03:36    164s] *** Netlist is unique.
[08/27 00:03:36    164s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/27 00:03:36    164s] ** info: there are 329 modules.
[08/27 00:03:36    164s] ** info: there are 34132 stdCell insts.
[08/27 00:03:36    164s] ** info: there are 64 Pad insts.
[08/27 00:03:36    164s] ** info: there are 2 macros.
[08/27 00:03:36    164s] 
[08/27 00:03:36    164s] *** Memory Usage v#1 (Current mem = 1318.023M, initial mem = 273.906M) ***
[08/27 00:03:36    164s] *info: set bottom ioPad orient R0
[08/27 00:03:36    164s] Initializing I/O assignment ...
[08/27 00:03:36    164s] Adjusting Core to Bottom to: 210.1800.
[08/27 00:03:36    164s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:03:36    164s] Type 'man IMPFP-3961' for more detail.
[08/27 00:03:36    164s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 00:03:36    164s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 00:03:36    164s] Set Default Net Delay as 1000 ps.
[08/27 00:03:36    164s] Set Default Net Load as 0.5 pF. 
[08/27 00:03:36    164s] Set Default Input Pin Transition as 0.1 ps.
[08/27 00:03:36    165s] Extraction setup Started 
[08/27 00:03:36    165s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/27 00:03:36    165s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/27 00:03:36    165s] Type 'man IMPEXT-2773' for more detail.
[08/27 00:03:36    165s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:03:36    165s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:03:36    165s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:03:36    165s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:03:36    165s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:03:36    165s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:03:36    165s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:03:36    165s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:03:36    165s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:03:36    165s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:03:36    165s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:03:36    165s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:03:36    165s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:03:36    165s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:03:36    165s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:03:36    165s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:03:36    165s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:03:36    165s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:03:36    165s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:03:36    165s] Summary of Active RC-Corners : 
[08/27 00:03:36    165s]  
[08/27 00:03:36    165s]  Analysis View: func_view_wc
[08/27 00:03:36    165s]     RC-Corner Name        : default_rc_corner
[08/27 00:03:36    165s]     RC-Corner Index       : 0
[08/27 00:03:36    165s]     RC-Corner Temperature : 25 Celsius
[08/27 00:03:36    165s]     RC-Corner Cap Table   : ''
[08/27 00:03:36    165s]     RC-Corner PreRoute Res Factor         : 1
[08/27 00:03:36    165s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 00:03:36    165s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 00:03:36    165s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 00:03:36    165s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 00:03:36    165s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 00:03:36    165s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 00:03:36    165s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 00:03:36    165s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 00:03:36    165s]  
[08/27 00:03:36    165s]  Analysis View: func_view_bc
[08/27 00:03:36    165s]     RC-Corner Name        : default_rc_corner
[08/27 00:03:36    165s]     RC-Corner Index       : 0
[08/27 00:03:36    165s]     RC-Corner Temperature : 25 Celsius
[08/27 00:03:36    165s]     RC-Corner Cap Table   : ''
[08/27 00:03:36    165s]     RC-Corner PreRoute Res Factor         : 1
[08/27 00:03:36    165s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 00:03:36    165s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 00:03:36    165s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 00:03:36    165s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 00:03:36    165s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 00:03:36    165s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 00:03:36    165s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 00:03:36    165s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 00:03:36    165s] LayerId::1 widthSet size::1
[08/27 00:03:36    165s] LayerId::2 widthSet size::1
[08/27 00:03:36    165s] LayerId::3 widthSet size::1
[08/27 00:03:36    165s] LayerId::4 widthSet size::1
[08/27 00:03:36    165s] LayerId::5 widthSet size::1
[08/27 00:03:36    165s] LayerId::6 widthSet size::1
[08/27 00:03:36    165s] LayerId::7 widthSet size::1
[08/27 00:03:36    165s] Updating RC grid for preRoute extraction ...
[08/27 00:03:36    165s] Initializing multi-corner resistance tables ...
[08/27 00:03:36    165s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:03:36    165s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/27 00:03:36    165s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/27 00:03:36    165s] *Info: initialize multi-corner CTS.
[08/27 00:03:37    165s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=977.7M, current mem=977.7M)
[08/27 00:03:37    165s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 00:03:37    165s] Current (total cpu=0:02:46, real=0:12:00, peak res=1468.1M, current mem=1205.4M)
[08/27 00:03:37    165s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 00:03:37    165s] 
[08/27 00:03:37    165s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 00:03:37    165s] 
[08/27 00:03:37    165s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 00:03:37    165s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1230.6M, current mem=1230.6M)
[08/27 00:03:37    165s] Current (total cpu=0:02:46, real=0:12:00, peak res=1468.1M, current mem=1230.6M)
[08/27 00:03:37    165s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 00:03:37    165s] Current (total cpu=0:02:46, real=0:12:00, peak res=1468.1M, current mem=1230.6M)
[08/27 00:03:37    165s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 00:03:37    165s] 
[08/27 00:03:37    165s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 00:03:37    165s] 
[08/27 00:03:37    165s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 00:03:37    165s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1231.0M, current mem=1231.0M)
[08/27 00:03:37    165s] Current (total cpu=0:02:46, real=0:12:00, peak res=1468.1M, current mem=1231.0M)
[08/27 00:03:37    165s] Creating Cell Server ...(0, 1, 1, 1)
[08/27 00:03:37    165s] Summary for sequential cells identification: 
[08/27 00:03:37    165s]   Identified SBFF number: 3
[08/27 00:03:37    165s]   Identified MBFF number: 0
[08/27 00:03:37    165s]   Identified SB Latch number: 0
[08/27 00:03:37    165s]   Identified MB Latch number: 0
[08/27 00:03:37    165s]   Not identified SBFF number: 0
[08/27 00:03:37    165s]   Not identified MBFF number: 0
[08/27 00:03:37    165s]   Not identified SB Latch number: 0
[08/27 00:03:37    165s]   Not identified MB Latch number: 0
[08/27 00:03:37    165s]   Number of sequential cells which are not FFs: 7
[08/27 00:03:37    165s] Total number of combinational cells: 62
[08/27 00:03:37    165s] Total number of sequential cells: 10
[08/27 00:03:37    165s] Total number of tristate cells: 6
[08/27 00:03:37    165s] Total number of level shifter cells: 0
[08/27 00:03:37    165s] Total number of power gating cells: 0
[08/27 00:03:37    165s] Total number of isolation cells: 0
[08/27 00:03:37    165s] Total number of power switch cells: 0
[08/27 00:03:37    165s] Total number of pulse generator cells: 0
[08/27 00:03:37    165s] Total number of always on buffers: 0
[08/27 00:03:37    165s] Total number of retention cells: 0
[08/27 00:03:37    165s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/27 00:03:37    165s] Total number of usable buffers: 5
[08/27 00:03:37    165s] List of unusable buffers:
[08/27 00:03:37    165s] Total number of unusable buffers: 0
[08/27 00:03:37    165s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/27 00:03:37    165s] Total number of usable inverters: 5
[08/27 00:03:37    165s] List of unusable inverters:
[08/27 00:03:37    165s] Total number of unusable inverters: 0
[08/27 00:03:37    165s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/27 00:03:37    165s] Total number of identified usable delay cells: 3
[08/27 00:03:37    165s] List of identified unusable delay cells:
[08/27 00:03:37    165s] Total number of identified unusable delay cells: 0
[08/27 00:03:37    165s] Creating Cell Server, finished. 
[08/27 00:03:37    165s] 
[08/27 00:03:37    165s] Deleting Cell Server ...
[08/27 00:03:37    165s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1231.6M, current mem=1231.6M)
[08/27 00:03:37    165s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 00:03:37    165s] Summary for sequential cells identification: 
[08/27 00:03:37    165s]   Identified SBFF number: 3
[08/27 00:03:37    165s]   Identified MBFF number: 0
[08/27 00:03:37    165s]   Identified SB Latch number: 0
[08/27 00:03:37    165s]   Identified MB Latch number: 0
[08/27 00:03:37    165s]   Not identified SBFF number: 0
[08/27 00:03:37    165s]   Not identified MBFF number: 0
[08/27 00:03:37    165s]   Not identified SB Latch number: 0
[08/27 00:03:37    165s]   Not identified MB Latch number: 0
[08/27 00:03:37    165s]   Number of sequential cells which are not FFs: 7
[08/27 00:03:37    165s]  Visiting view : func_view_wc
[08/27 00:03:37    165s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 00:03:37    165s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 00:03:37    165s]  Visiting view : func_view_bc
[08/27 00:03:37    165s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 00:03:37    165s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 00:03:37    165s]  Setting StdDelay to 37.70
[08/27 00:03:37    165s] Creating Cell Server, finished. 
[08/27 00:03:37    165s] 
[08/27 00:03:37    165s] 
[08/27 00:03:37    165s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:03:37    165s] Severity  ID               Count  Summary                                  
[08/27 00:03:37    165s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/27 00:03:37    165s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/27 00:03:37    165s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 00:03:37    165s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 00:03:37    165s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/27 00:03:37    165s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/27 00:03:37    165s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/27 00:03:37    165s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/27 00:03:37    165s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/27 00:03:37    165s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/27 00:03:37    165s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 00:03:37    165s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/27 00:03:37    165s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/27 00:03:37    165s] *** Message Summary: 497 warning(s), 0 error(s)
[08/27 00:03:37    165s] 
[08/27 00:03:37    165s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 210 210 210 210
[08/27 00:03:37    165s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 209.760000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 00:03:37    165s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 209.760000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 00:03:37    165s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:03:37    165s] Type 'man IMPFP-3961' for more detail.
[08/27 00:03:37    165s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 00:03:37    165s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 00:03:37    165s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/27 00:03:37    165s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/27 00:03:37    165s] #% Begin save design ... (date=08/27 00:03:37, mem=1231.8M)
[08/27 00:03:37    165s] % Begin Save ccopt configuration ... (date=08/27 00:03:37, mem=1231.8M)
[08/27 00:03:37    165s] % End Save ccopt configuration ... (date=08/27 00:03:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1232.0M, current mem=1232.0M)
[08/27 00:03:37    165s] % Begin Save netlist data ... (date=08/27 00:03:37, mem=1232.0M)
[08/27 00:03:37    165s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 00:03:37    166s] % End Save netlist data ... (date=08/27 00:03:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1233.1M, current mem=1233.1M)
[08/27 00:03:37    166s] Saving symbol-table file in separate thread ...
[08/27 00:03:37    166s] Saving congestion map file in separate thread ...
[08/27 00:03:37    166s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 00:03:37    166s] % Begin Save AAE data ... (date=08/27 00:03:37, mem=1233.7M)
[08/27 00:03:37    166s] Saving AAE Data ...
[08/27 00:03:37    166s] AAE DB initialization (MEM=1531.24 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 00:03:37    166s] % End Save AAE data ... (date=08/27 00:03:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1239.8M, current mem=1239.8M)
[08/27 00:03:38    166s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/27 00:03:38    166s] Saving mode setting ...
[08/27 00:03:38    166s] Saving global file ...
[08/27 00:03:38    166s] Saving Drc markers ...
[08/27 00:03:38    166s] ... No Drc file written since there is no markers found.
[08/27 00:03:38    166s] % Begin Save routing data ... (date=08/27 00:03:38, mem=1240.3M)
[08/27 00:03:38    166s] Saving route file ...
[08/27 00:03:38    166s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1531.8M) ***
[08/27 00:03:38    166s] % End Save routing data ... (date=08/27 00:03:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1240.7M, current mem=1240.7M)
[08/27 00:03:38    166s] Saving special route data file in separate thread ...
[08/27 00:03:38    166s] Saving PG Conn data in separate thread ...
[08/27 00:03:38    166s] Saving placement file in separate thread ...
[08/27 00:03:38    166s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 00:03:38    166s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:03:38    166s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:03:38    166s] Save Adaptive View Pruning View Names to Binary file
[08/27 00:03:38    166s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1545.8M) ***
[08/27 00:03:38    166s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:03:38    166s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/27 00:03:38    166s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1545.8M) ***
[08/27 00:03:38    166s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[08/27 00:03:38    166s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[08/27 00:03:38    166s] % Begin Save power constraints data ... (date=08/27 00:03:38, mem=1241.1M)
[08/27 00:03:38    166s] % End Save power constraints data ... (date=08/27 00:03:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.1M, current mem=1241.1M)
[08/27 00:03:43    170s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/27 00:03:43    170s] #% End save design ... (date=08/27 00:03:43, total cpu=0:00:05.0, real=0:00:06.0, peak res=1270.2M, current mem=1241.6M)
[08/27 00:03:43    170s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 00:03:43    170s] 
[08/27 00:03:43    170s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/27 00:03:43    170s] OPERPROF: Starting DPlace-Init at level 1, MEM:1525.8M
[08/27 00:03:43    170s] All LLGs are deleted
[08/27 00:03:43    170s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1525.8M
[08/27 00:03:43    170s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1525.8M
[08/27 00:03:43    170s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1525.8M
[08/27 00:03:43    170s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1525.8M
[08/27 00:03:43    170s] Core basic site is CoreSite
[08/27 00:03:43    170s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:03:43    170s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:03:43    170s] SiteArray: use 2,580,480 bytes
[08/27 00:03:43    170s] SiteArray: current memory after site array memory allocation 1525.8M
[08/27 00:03:43    170s] SiteArray: FP blocked sites are writable
[08/27 00:03:43    170s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:03:43    170s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1525.8M
[08/27 00:03:43    170s] Process 0 wires and vias for routing blockage analysis
[08/27 00:03:43    170s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1525.8M
[08/27 00:03:43    170s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.031, REAL:0.025, MEM:1525.8M
[08/27 00:03:43    170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.039, MEM:1525.8M
[08/27 00:03:43    171s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1525.8MB).
[08/27 00:03:43    171s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.121, REAL:0.115, MEM:1525.8M
[08/27 00:03:43    171s] *info: running library checker ... with 4 cpus
[08/27 00:03:43    171s] 
[08/27 00:03:43    171s] 
[08/27 00:03:43    171s] *info: total 81 cells checked.
[08/27 00:03:43    171s] [check_library] saving report file "check_library.rpt" ... 
[08/27 00:03:43    171s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/27 00:03:43    171s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1525.8M
[08/27 00:03:43    171s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1525.8M
[08/27 00:03:43    171s] All LLGs are deleted
[08/27 00:03:43    171s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1525.8M
[08/27 00:03:43    171s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1525.8M
[08/27 00:03:43    171s] [CPU] check_library (cpu=0:00:00.2, real=0:00:00.0, mem=1525.8MB) @(0:02:51 - 0:02:51).
[08/27 00:03:43    171s] <CMD> deleteRow -all
[08/27 00:03:43    171s] <CMD> initCoreRow
[08/27 00:03:43    171s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:03:43    171s] Type 'man IMPFP-3961' for more detail.
[08/27 00:03:43    171s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:03:43    171s] Type 'man IMPFP-3961' for more detail.
[08/27 00:03:44    171s] <CMD> cutRow
[08/27 00:03:44    171s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/27 00:03:44    171s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 00:03:44    171s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/27 00:03:44    171s] Checking routing tracks.....
[08/27 00:03:44    171s] Checking other grids.....
[08/27 00:03:44    171s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 00:03:44    171s] Checking core/die box is on Grid.....
[08/27 00:03:44    171s] **WARN: (IMPFP-7238):	CORE's corner: (389.7600000000 , 390.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 00:03:44    171s] **WARN: (IMPFP-7238):	CORE's corner: (1450.5600000000 , 1450.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 00:03:44    171s] Checking snap rule ......
[08/27 00:03:44    171s] Checking Row is on grid......
[08/27 00:03:44    171s] Checking AreaIO row.....
[08/27 00:03:44    171s] Checking row out of die ...
[08/27 00:03:44    171s] Checking routing blockage.....
[08/27 00:03:44    171s] Checking components.....
[08/27 00:03:44    171s] Checking IO Pads out of die...
[08/27 00:03:44    171s] Checking constraints (guide/region/fence).....
[08/27 00:03:44    171s] Checking groups.....
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] Checking Preroutes.....
[08/27 00:03:44    171s] No. of regular pre-routes not on tracks : 0 
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] Reporting Utilizations.....
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] Core utilization  = 67.634233
[08/27 00:03:44    171s] Effective Utilizations
[08/27 00:03:44    171s] Extracting standard cell pins and blockage ...... 
[08/27 00:03:44    171s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 00:03:44    171s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 00:03:44    171s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 00:03:44    171s] Type 'man IMPTR-2108' for more detail.
[08/27 00:03:44    171s]  As a result, your trialRoute congestion could be incorrect.
[08/27 00:03:44    171s] Pin and blockage extraction finished
[08/27 00:03:44    171s] Extracting macro/IO cell pins and blockage ...... 
[08/27 00:03:44    171s] Pin and blockage extraction finished
[08/27 00:03:44    171s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1525.8M
[08/27 00:03:44    171s] Core basic site is CoreSite
[08/27 00:03:44    171s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:03:44    171s] Fast DP-INIT is on for default
[08/27 00:03:44    171s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:03:44    171s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.028, REAL:0.022, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.030, MEM:1525.8M
[08/27 00:03:44    171s] Average module density = 0.677.
[08/27 00:03:44    171s] Density for the design = 0.677.
[08/27 00:03:44    171s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 618800 sites (1122751 um^2).
[08/27 00:03:44    171s] Pin Density = 0.2110.
[08/27 00:03:44    171s]             = total # of pins 130541 / total area 618800.
[08/27 00:03:44    171s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1525.8M
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:03:44    171s] Severity  ID               Count  Summary                                  
[08/27 00:03:44    171s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 00:03:44    171s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/27 00:03:44    171s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/27 00:03:44    171s] *** Message Summary: 4 warning(s), 0 error(s)
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 420.06}
[08/27 00:03:44    171s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 555.84}
[08/27 00:03:44    171s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/27 00:03:44    171s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/27 00:03:44    171s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/27 00:03:44    171s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/27 00:03:44    171s] OPERPROF: Starting checkPlace at level 1, MEM:1525.8M
[08/27 00:03:44    171s] All LLGs are deleted
[08/27 00:03:44    171s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1525.8M
[08/27 00:03:44    171s] Core basic site is CoreSite
[08/27 00:03:44    171s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:03:44    171s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:03:44    171s] SiteArray: use 2,580,480 bytes
[08/27 00:03:44    171s] SiteArray: current memory after site array memory allocation 1525.8M
[08/27 00:03:44    171s] SiteArray: FP blocked sites are writable
[08/27 00:03:44    171s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:03:44    171s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1525.8M
[08/27 00:03:44    171s] Process 0 wires and vias for routing blockage analysis
[08/27 00:03:44    171s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.026, REAL:0.019, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.024, MEM:1525.8M
[08/27 00:03:44    171s] Begin checking placement ... (start mem=1525.8M, init mem=1525.8M)
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] Running CheckPlace using 4 threads!...
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] ...checkPlace MT is done!
[08/27 00:03:44    171s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.004, REAL:0.004, MEM:1525.8M
[08/27 00:03:44    171s] *info: Recommended don't use cell = 0           
[08/27 00:03:44    171s] *info: Placed = 2              (Fixed = 2)
[08/27 00:03:44    171s] *info: Unplaced = 34132       
[08/27 00:03:44    171s] Placement Density:63.75%(574165/900630)
[08/27 00:03:44    171s] Placement Density (including fixed std cells):63.75%(574165/900630)
[08/27 00:03:44    171s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1525.8M
[08/27 00:03:44    171s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1525.8M)
[08/27 00:03:44    171s] OPERPROF: Finished checkPlace at level 1, CPU:0.093, REAL:0.088, MEM:1525.8M
[08/27 00:03:44    171s] ############################################################################
[08/27 00:03:44    171s] # Innovus Netlist Design Rule Check
[08/27 00:03:44    171s] # Wed Aug 27 00:03:44 2025

[08/27 00:03:44    171s] ############################################################################
[08/27 00:03:44    171s] Design: croc_chip
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] ------ Design Summary:
[08/27 00:03:44    171s] Total Standard Cell Number   (cells) : 34132
[08/27 00:03:44    171s] Total Block Cell Number      (cells) : 2
[08/27 00:03:44    171s] Total I/O Pad Cell Number    (cells) : 64
[08/27 00:03:44    171s] Total Standard Cell Area     ( um^2) : 574165.07
[08/27 00:03:44    171s] Total Block Cell Area        ( um^2) : 186361.07
[08/27 00:03:44    171s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] ------ Design Statistics:
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] Number of Instances            : 34198
[08/27 00:03:44    171s] Number of Non-uniquified Insts : 34197
[08/27 00:03:44    171s] Number of Nets                 : 40173
[08/27 00:03:44    171s] Average number of Pins per Net : 3.25
[08/27 00:03:44    171s] Maximum number of Pins in Net  : 5002
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] ------ I/O Port summary
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] Number of Primary I/O Ports    : 48
[08/27 00:03:44    171s] Number of Input Ports          : 9
[08/27 00:03:44    171s] Number of Output Ports         : 7
[08/27 00:03:44    171s] Number of Bidirectional Ports  : 32
[08/27 00:03:44    171s] Number of Power/Ground Ports   : 0
[08/27 00:03:44    171s] Number of Floating Ports                     *: 0
[08/27 00:03:44    171s] Number of Ports Connected to Multiple Pads   *: 0
[08/27 00:03:44    171s] Number of Ports Connected to Core Instances   : 0
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] ------ Design Rule Checking:
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] Number of Output Pins connect to Power/Ground *: 0
[08/27 00:03:44    171s] Number of Insts with Input Pins tied together ?: 100
[08/27 00:03:44    171s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/27 00:03:44    171s] Number of Input/InOut Floating Pins            : 0
[08/27 00:03:44    171s] Number of Output Floating Pins                 : 0
[08/27 00:03:44    171s] Number of Output Term Marked TieHi/Lo         *: 0
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/27 00:03:44    171s] Number of nets with tri-state drivers          : 32
[08/27 00:03:44    171s] Number of nets with parallel drivers           : 0
[08/27 00:03:44    171s] Number of nets with multiple drivers           : 0
[08/27 00:03:44    171s] Number of nets with no driver (No FanIn)       : 0
[08/27 00:03:44    171s] Number of Output Floating nets (No FanOut)     : 5291
[08/27 00:03:44    171s] Number of High Fanout nets (>50)               : 10
[08/27 00:03:44    171s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/27 00:03:44    171s] Checking for any assigns in the netlist...
[08/27 00:03:44    171s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/27 00:03:44    171s]   csr_pmp_cfg_o_0_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_1_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_2_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_3_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_4_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_5_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_6_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_7_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_8_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_9_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_10_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_11_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_12_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_13_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_14_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_15_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_16_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_17_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_18_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_19_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_20_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_21_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_22_ _3288_
[08/27 00:03:44    171s]   csr_pmp_cfg_o_23_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_0_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_1_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_2_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_3_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_4_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_5_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_6_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_7_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_8_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_9_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_10_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_11_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_12_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_13_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_14_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_15_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_16_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_17_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_18_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_19_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_20_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_21_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_22_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_23_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_24_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_25_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_26_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_27_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_28_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_29_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_30_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_31_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_32_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_33_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_34_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_35_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_36_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_37_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_38_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_39_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_40_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_41_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_42_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_43_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_44_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_45_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_46_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_47_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_48_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_49_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_50_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_51_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_52_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_53_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_54_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_55_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_56_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_57_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_58_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_59_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_60_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_61_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_62_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_63_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_64_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_65_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_66_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_67_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_68_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_69_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_70_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_71_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_72_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_73_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_74_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_75_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_76_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_77_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_78_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_79_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_80_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_81_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_82_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_83_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_84_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_85_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_86_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_87_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_88_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_89_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_90_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_91_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_92_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_93_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_94_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_95_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_96_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_97_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_98_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_99_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_100_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_101_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_102_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_103_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_104_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_105_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_106_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_107_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_108_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_109_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_110_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_111_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_112_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_113_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_114_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_115_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_116_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_117_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_118_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_119_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_120_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_121_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_122_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_123_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_124_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_125_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_126_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_127_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_128_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_129_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_130_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_131_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_132_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_133_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_134_ _3288_
[08/27 00:03:44    171s]   csr_pmp_addr_o_135_ _3288_
[08/27 00:03:44    171s]   csr_pmp_mseccfg_o_0_ _3288_
[08/27 00:03:44    171s]   csr_pmp_mseccfg_o_1_ _3288_
[08/27 00:03:44    171s]   csr_pmp_mseccfg_o_2_ _3288_
[08/27 00:03:44    171s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/27 00:03:44    171s]   data_addr_o_0_ _4950_
[08/27 00:03:44    171s]   data_addr_o_1_ _4950_
[08/27 00:03:44    171s]   instr_addr_o_0_ _4950_
[08/27 00:03:44    171s]   instr_addr_o_1_ _4950_
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 00:03:44    171s]   data_o_1_ async_data_i_1_
[08/27 00:03:44    171s]   data_o_0_ async_data_i_0_
[08/27 00:03:44    171s]   ack_dst_q async_ack_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 00:03:44    171s]   req_src_q async_req_o
[08/27 00:03:44    171s]   data_src_q_1_ async_data_o_1_
[08/27 00:03:44    171s]   data_src_q_0_ async_data_o_0_
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 00:03:44    171s]   ack_dst_q async_ack_o
[08/27 00:03:44    171s]   data_o_0_ async_data_i_0_
[08/27 00:03:44    171s]   data_o_1_ async_data_i_1_
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 00:03:44    171s]   req_src_q async_req_o
[08/27 00:03:44    171s]   data_src_q_1_ async_data_o_1_
[08/27 00:03:44    171s]   data_src_q_0_ async_data_o_0_
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/27 00:03:44    171s]   reg_q_2_ serial_o
[08/27 00:03:44    171s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/27 00:03:44    171s]   data_dst_q_9_ data_o_9_
[08/27 00:03:44    171s]   data_dst_q_8_ data_o_8_
[08/27 00:03:44    171s]   data_dst_q_7_ data_o_7_
[08/27 00:03:44    171s]   data_dst_q_6_ data_o_6_
[08/27 00:03:44    171s]   data_dst_q_5_ data_o_5_
[08/27 00:03:44    171s]   data_dst_q_4_ data_o_4_
[08/27 00:03:44    171s]   data_dst_q_40_ data_o_40_
[08/27 00:03:44    171s]   data_dst_q_3_ data_o_3_
[08/27 00:03:44    171s]   data_dst_q_39_ data_o_39_
[08/27 00:03:44    171s]   data_dst_q_38_ data_o_38_
[08/27 00:03:44    171s]   data_dst_q_37_ data_o_37_
[08/27 00:03:44    171s]   data_dst_q_36_ data_o_36_
[08/27 00:03:44    171s]   data_dst_q_35_ data_o_35_
[08/27 00:03:44    171s]   data_dst_q_34_ data_o_34_
[08/27 00:03:44    171s]   data_dst_q_33_ data_o_33_
[08/27 00:03:44    171s]   data_dst_q_32_ data_o_32_
[08/27 00:03:44    171s]   data_dst_q_31_ data_o_31_
[08/27 00:03:44    171s]   data_dst_q_30_ data_o_30_
[08/27 00:03:44    171s]   data_dst_q_2_ data_o_2_
[08/27 00:03:44    171s]   data_dst_q_29_ data_o_29_
[08/27 00:03:44    171s]   data_dst_q_28_ data_o_28_
[08/27 00:03:44    171s]   data_dst_q_27_ data_o_27_
[08/27 00:03:44    171s]   data_dst_q_26_ data_o_26_
[08/27 00:03:44    171s]   data_dst_q_25_ data_o_25_
[08/27 00:03:44    171s]   data_dst_q_24_ data_o_24_
[08/27 00:03:44    171s]   data_dst_q_23_ data_o_23_
[08/27 00:03:44    171s]   data_dst_q_22_ data_o_22_
[08/27 00:03:44    171s]   data_dst_q_21_ data_o_21_
[08/27 00:03:44    171s]   data_dst_q_20_ data_o_20_
[08/27 00:03:44    171s]   data_dst_q_1_ data_o_1_
[08/27 00:03:44    171s]   data_dst_q_19_ data_o_19_
[08/27 00:03:44    171s]   data_dst_q_18_ data_o_18_
[08/27 00:03:44    171s]   data_dst_q_17_ data_o_17_
[08/27 00:03:44    171s]   data_dst_q_16_ data_o_16_
[08/27 00:03:44    171s]   data_dst_q_15_ data_o_15_
[08/27 00:03:44    171s]   data_dst_q_14_ data_o_14_
[08/27 00:03:44    171s]   data_dst_q_13_ data_o_13_
[08/27 00:03:44    171s]   data_dst_q_12_ data_o_12_
[08/27 00:03:44    171s]   data_dst_q_11_ data_o_11_
[08/27 00:03:44    171s]   data_dst_q_10_ data_o_10_
[08/27 00:03:44    171s]   data_dst_q_0_ data_o_0_
[08/27 00:03:44    171s]   ack_dst_q async_ack_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/27 00:03:44    171s]   reg_q_2_ serial_o
[08/27 00:03:44    171s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/27 00:03:44    171s]   req_src_q async_req_o
[08/27 00:03:44    171s]   data_src_q_9_ async_data_o_9_
[08/27 00:03:44    171s]   data_src_q_8_ async_data_o_8_
[08/27 00:03:44    171s]   data_src_q_7_ async_data_o_7_
[08/27 00:03:44    171s]   data_src_q_6_ async_data_o_6_
[08/27 00:03:44    171s]   data_src_q_5_ async_data_o_5_
[08/27 00:03:44    171s]   data_src_q_4_ async_data_o_4_
[08/27 00:03:44    171s]   data_src_q_40_ async_data_o_40_
[08/27 00:03:44    171s]   data_src_q_3_ async_data_o_3_
[08/27 00:03:44    171s]   data_src_q_39_ async_data_o_39_
[08/27 00:03:44    171s]   data_src_q_38_ async_data_o_38_
[08/27 00:03:44    171s]   data_src_q_37_ async_data_o_37_
[08/27 00:03:44    171s]   data_src_q_36_ async_data_o_36_
[08/27 00:03:44    171s]   data_src_q_35_ async_data_o_35_
[08/27 00:03:44    171s]   data_src_q_34_ async_data_o_34_
[08/27 00:03:44    171s]   data_src_q_33_ async_data_o_33_
[08/27 00:03:44    171s]   data_src_q_32_ async_data_o_32_
[08/27 00:03:44    171s]   data_src_q_31_ async_data_o_31_
[08/27 00:03:44    171s]   data_src_q_30_ async_data_o_30_
[08/27 00:03:44    171s]   data_src_q_2_ async_data_o_2_
[08/27 00:03:44    171s]   data_src_q_29_ async_data_o_29_
[08/27 00:03:44    171s]   data_src_q_28_ async_data_o_28_
[08/27 00:03:44    171s]   data_src_q_27_ async_data_o_27_
[08/27 00:03:44    171s]   data_src_q_26_ async_data_o_26_
[08/27 00:03:44    171s]   data_src_q_25_ async_data_o_25_
[08/27 00:03:44    171s]   data_src_q_24_ async_data_o_24_
[08/27 00:03:44    171s]   data_src_q_23_ async_data_o_23_
[08/27 00:03:44    171s]   data_src_q_22_ async_data_o_22_
[08/27 00:03:44    171s]   data_src_q_21_ async_data_o_21_
[08/27 00:03:44    171s]   data_src_q_20_ async_data_o_20_
[08/27 00:03:44    171s]   data_src_q_1_ async_data_o_1_
[08/27 00:03:44    171s]   data_src_q_19_ async_data_o_19_
[08/27 00:03:44    171s]   data_src_q_18_ async_data_o_18_
[08/27 00:03:44    171s]   data_src_q_17_ async_data_o_17_
[08/27 00:03:44    171s]   data_src_q_16_ async_data_o_16_
[08/27 00:03:44    171s]   data_src_q_15_ async_data_o_15_
[08/27 00:03:44    171s]   data_src_q_14_ async_data_o_14_
[08/27 00:03:44    171s]   data_src_q_13_ async_data_o_13_
[08/27 00:03:44    171s]   data_src_q_12_ async_data_o_12_
[08/27 00:03:44    171s]   data_src_q_11_ async_data_o_11_
[08/27 00:03:44    171s]   data_src_q_10_ async_data_o_10_
[08/27 00:03:44    171s]   data_src_q_0_ async_data_o_0_
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 00:03:44    171s]   data_o_1_ async_data_i_1_
[08/27 00:03:44    171s]   data_o_0_ async_data_i_0_
[08/27 00:03:44    171s]   ack_dst_q async_ack_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 00:03:44    171s]   req_src_q async_req_o
[08/27 00:03:44    171s]   data_src_q_1_ async_data_o_1_
[08/27 00:03:44    171s]   data_src_q_0_ async_data_o_0_
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 00:03:44    171s]   data_o_1_ async_data_i_1_
[08/27 00:03:44    171s]   data_o_0_ async_data_i_0_
[08/27 00:03:44    171s]   ack_dst_q async_ack_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 00:03:44    171s]   req_src_q async_req_o
[08/27 00:03:44    171s]   data_src_q_1_ async_data_o_1_
[08/27 00:03:44    171s]   data_src_q_0_ async_data_o_0_
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/27 00:03:44    171s]   reg_q_2_ serial_o
[08/27 00:03:44    171s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/27 00:03:44    171s]   data_dst_q_9_ data_o_9_
[08/27 00:03:44    171s]   data_dst_q_8_ data_o_8_
[08/27 00:03:44    171s]   data_dst_q_7_ data_o_7_
[08/27 00:03:44    171s]   data_dst_q_6_ data_o_6_
[08/27 00:03:44    171s]   data_dst_q_5_ data_o_5_
[08/27 00:03:44    171s]   data_dst_q_4_ data_o_4_
[08/27 00:03:44    171s]   data_dst_q_3_ data_o_3_
[08/27 00:03:44    171s]   data_dst_q_33_ data_o_33_
[08/27 00:03:44    171s]   data_dst_q_32_ data_o_32_
[08/27 00:03:44    171s]   data_dst_q_31_ data_o_31_
[08/27 00:03:44    171s]   data_dst_q_30_ data_o_30_
[08/27 00:03:44    171s]   data_dst_q_2_ data_o_2_
[08/27 00:03:44    171s]   data_dst_q_29_ data_o_29_
[08/27 00:03:44    171s]   data_dst_q_28_ data_o_28_
[08/27 00:03:44    171s]   data_dst_q_27_ data_o_27_
[08/27 00:03:44    171s]   data_dst_q_26_ data_o_26_
[08/27 00:03:44    171s]   data_dst_q_25_ data_o_25_
[08/27 00:03:44    171s]   data_dst_q_24_ data_o_24_
[08/27 00:03:44    171s]   data_dst_q_23_ data_o_23_
[08/27 00:03:44    171s]   data_dst_q_22_ data_o_22_
[08/27 00:03:44    171s]   data_dst_q_21_ data_o_21_
[08/27 00:03:44    171s]   data_dst_q_20_ data_o_20_
[08/27 00:03:44    171s]   data_dst_q_1_ data_o_1_
[08/27 00:03:44    171s]   data_dst_q_19_ data_o_19_
[08/27 00:03:44    171s]   data_dst_q_18_ data_o_18_
[08/27 00:03:44    171s]   data_dst_q_17_ data_o_17_
[08/27 00:03:44    171s]   data_dst_q_16_ data_o_16_
[08/27 00:03:44    171s]   data_dst_q_15_ data_o_15_
[08/27 00:03:44    171s]   data_dst_q_14_ data_o_14_
[08/27 00:03:44    171s]   data_dst_q_13_ data_o_13_
[08/27 00:03:44    171s]   data_dst_q_12_ data_o_12_
[08/27 00:03:44    171s]   data_dst_q_11_ data_o_11_
[08/27 00:03:44    171s]   data_dst_q_10_ data_o_10_
[08/27 00:03:44    171s]   data_dst_q_0_ data_o_0_
[08/27 00:03:44    171s]   ack_dst_q async_ack_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/27 00:03:44    171s]   reg_q_2_ serial_o
[08/27 00:03:44    171s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/27 00:03:44    171s]   req_src_q async_req_o
[08/27 00:03:44    171s]   data_src_q_9_ async_data_o_9_
[08/27 00:03:44    171s]   data_src_q_8_ async_data_o_8_
[08/27 00:03:44    171s]   data_src_q_7_ async_data_o_7_
[08/27 00:03:44    171s]   data_src_q_6_ async_data_o_6_
[08/27 00:03:44    171s]   data_src_q_5_ async_data_o_5_
[08/27 00:03:44    171s]   data_src_q_4_ async_data_o_4_
[08/27 00:03:44    171s]   data_src_q_3_ async_data_o_3_
[08/27 00:03:44    171s]   data_src_q_33_ async_data_o_33_
[08/27 00:03:44    171s]   data_src_q_32_ async_data_o_32_
[08/27 00:03:44    171s]   data_src_q_31_ async_data_o_31_
[08/27 00:03:44    171s]   data_src_q_30_ async_data_o_30_
[08/27 00:03:44    171s]   data_src_q_2_ async_data_o_2_
[08/27 00:03:44    171s]   data_src_q_29_ async_data_o_29_
[08/27 00:03:44    171s]   data_src_q_28_ async_data_o_28_
[08/27 00:03:44    171s]   data_src_q_27_ async_data_o_27_
[08/27 00:03:44    171s]   data_src_q_26_ async_data_o_26_
[08/27 00:03:44    171s]   data_src_q_25_ async_data_o_25_
[08/27 00:03:44    171s]   data_src_q_24_ async_data_o_24_
[08/27 00:03:44    171s]   data_src_q_23_ async_data_o_23_
[08/27 00:03:44    171s]   data_src_q_22_ async_data_o_22_
[08/27 00:03:44    171s]   data_src_q_21_ async_data_o_21_
[08/27 00:03:44    171s]   data_src_q_20_ async_data_o_20_
[08/27 00:03:44    171s]   data_src_q_1_ async_data_o_1_
[08/27 00:03:44    171s]   data_src_q_19_ async_data_o_19_
[08/27 00:03:44    171s]   data_src_q_18_ async_data_o_18_
[08/27 00:03:44    171s]   data_src_q_17_ async_data_o_17_
[08/27 00:03:44    171s]   data_src_q_16_ async_data_o_16_
[08/27 00:03:44    171s]   data_src_q_15_ async_data_o_15_
[08/27 00:03:44    171s]   data_src_q_14_ async_data_o_14_
[08/27 00:03:44    171s]   data_src_q_13_ async_data_o_13_
[08/27 00:03:44    171s]   data_src_q_12_ async_data_o_12_
[08/27 00:03:44    171s]   data_src_q_11_ async_data_o_11_
[08/27 00:03:44    171s]   data_src_q_10_ async_data_o_10_
[08/27 00:03:44    171s]   data_src_q_0_ async_data_o_0_
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/27 00:03:44    171s]   obi_rsp_o_6_ _0946_
[08/27 00:03:44    171s]   obi_rsp_o_5_ _0946_
[08/27 00:03:44    171s]   obi_rsp_o_2_ _0946_
[08/27 00:03:44    171s]   obi_rsp_o_1_ obi_req_i_0_
[08/27 00:03:44    171s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/27 00:03:44    171s]   reg_rsp_o_0_ _235_
[08/27 00:03:44    171s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/27 00:03:44    171s]   r_opc_o _1470_
[08/27 00:03:44    171s]   gnt_o _1469_
[08/27 00:03:44    171s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/27 00:03:44    171s]   reg_rsp_o_33_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_32_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_1_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_10_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_11_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_12_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_13_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_14_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_15_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_16_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_17_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_18_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_19_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_20_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_21_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_22_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_23_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_24_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_25_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_26_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_27_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_28_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_29_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_30_ _05969_
[08/27 00:03:44    171s]   reg_rsp_o_31_ _05969_
[08/27 00:03:44    171s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/27 00:03:44    171s]   user_sbr_obi_req_o_73_ _3688_
[08/27 00:03:44    171s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/27 00:03:44    171s]   reg_q_1_ serial_o
[08/27 00:03:44    171s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_38_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_34_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_33_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_37_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_36_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_32_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_35_ _40_
[08/27 00:03:44    171s]   interrupts_o_0_ _41_
[08/27 00:03:44    171s]   interrupts_o_1_ _41_
[08/27 00:03:44    171s]   interrupts_o_2_ _41_
[08/27 00:03:44    171s]   interrupts_o_3_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_0_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_1_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_2_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_3_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_4_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_5_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_6_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_7_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_8_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_9_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_10_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_11_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_12_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_13_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_14_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_15_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_16_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_17_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_18_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_19_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_20_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_21_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_22_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_23_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_24_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_25_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_26_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_27_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_28_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_29_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_30_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_31_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_32_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_33_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_34_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_35_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_36_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_37_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_38_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_39_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_40_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_41_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_42_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_43_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_44_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_45_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_46_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_47_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_48_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_49_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_50_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_51_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_52_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_53_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_54_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_55_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_56_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_57_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_58_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_59_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_60_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_61_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_62_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_63_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_64_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_65_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_66_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_67_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_68_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_69_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_70_ _41_
[08/27 00:03:44    171s]   user_mgr_obi_req_o_71_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_2_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_3_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_7_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_8_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_9_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_10_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_11_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_12_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_13_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_14_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_15_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_16_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_17_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_18_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_19_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_20_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_21_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_22_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_23_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_24_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_25_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_26_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_27_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_28_ _41_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_29_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_30_ _40_
[08/27 00:03:44    171s]   user_sbr_obi_rsp_o_31_ _41_
[08/27 00:03:44    171s] Checking routing tracks.....
[08/27 00:03:44    171s] Checking other grids.....
[08/27 00:03:44    171s] Checking routing blockage.....
[08/27 00:03:44    171s] Checking components.....
[08/27 00:03:44    171s] Checking constraints (guide/region/fence).....
[08/27 00:03:44    171s] Checking groups.....
[08/27 00:03:44    171s] Checking Ptn Core Box.....
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] Checking Preroutes.....
[08/27 00:03:44    171s] No. of regular pre-routes not on tracks : 0 
[08/27 00:03:44    171s]  Design check done.
[08/27 00:03:44    171s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:03:44    171s] Severity  ID               Count  Summary                                  
[08/27 00:03:44    171s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/27 00:03:44    171s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/27 00:03:44    171s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/27 00:03:44    171s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/27 00:03:44    171s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/27 00:03:44    171s] *** Message Summary: 5 warning(s), 0 error(s)
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] <CMD> clearGlobalNets
[08/27 00:03:44    171s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/27 00:03:44    171s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/27 00:03:44    171s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/27 00:03:44    171s] <CMD> addEndCap
[08/27 00:03:44    171s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/27 00:03:44    171s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/27 00:03:44    171s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/27 00:03:44    171s] OPERPROF: Starting DPlace-Init at level 1, MEM:1525.8M
[08/27 00:03:44    171s] #spOpts: VtWidth 
[08/27 00:03:44    171s] All LLGs are deleted
[08/27 00:03:44    171s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1525.8M
[08/27 00:03:44    171s] Core basic site is CoreSite
[08/27 00:03:44    171s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:03:44    171s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:03:44    171s] SiteArray: use 2,580,480 bytes
[08/27 00:03:44    171s] SiteArray: current memory after site array memory allocation 1525.8M
[08/27 00:03:44    171s] SiteArray: FP blocked sites are writable
[08/27 00:03:44    171s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:03:44    171s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1525.8M
[08/27 00:03:44    171s] Process 0 wires and vias for routing blockage analysis
[08/27 00:03:44    171s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.028, REAL:0.020, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.031, MEM:1525.8M
[08/27 00:03:44    171s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1525.8MB).
[08/27 00:03:44    171s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.079, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.012, REAL:0.012, MEM:1525.8M
[08/27 00:03:44    171s] Minimum row-size in sites for endcap insertion = 7.
[08/27 00:03:44    171s] Minimum number of sites for row blockage       = 1.
[08/27 00:03:44    171s] Inserted 353 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 00:03:44    171s] Inserted 353 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 00:03:44    171s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1525.8M
[08/27 00:03:44    171s] For 706 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/27 00:03:44    171s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.002, REAL:0.002, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1525.8M
[08/27 00:03:44    171s] All LLGs are deleted
[08/27 00:03:44    171s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1525.8M
[08/27 00:03:44    171s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1525.8M
[08/27 00:03:44    171s] <CMD> verifyEndCap
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] ******Begin verifyEndCap******
[08/27 00:03:44    171s] End edge value: 1
[08/27 00:03:44    171s] Outter corner value: 0
[08/27 00:03:44    171s] Inner corner  value: 0
[08/27 00:03:44    171s] Found no problem.
[08/27 00:03:44    171s] ******End verifyEndCap******
[08/27 00:03:44    171s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/27 00:03:44    171s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/27 00:03:44    171s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/27 00:03:44    171s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/27 00:03:44    171s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/27 00:03:44    171s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/27 00:03:44    171s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{610.07 410.06 1414.55 684.62}}
[08/27 00:03:44    171s] # set corebox [dbget top.fplan.coreBox]
# sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[08/27 00:03:44    171s] #% Begin sroute (date=08/27 00:03:44, mem=1252.6M)
[08/27 00:03:44    171s] *** Begin SPECIAL ROUTE on Wed Aug 27 00:03:44 2025 ***
[08/27 00:03:44    171s] SPECIAL ROUTE ran on directory: /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd
[08/27 00:03:44    171s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap-1 (Linux 5.14.0-570.32.1.el9_6.x86_64 x86_64 2.60Ghz)
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] Begin option processing ...
[08/27 00:03:44    171s] srouteConnectPowerBump set to false
[08/27 00:03:44    171s] routeSelectNet set to "VDD VSS"
[08/27 00:03:44    171s] routeSpecial set to true
[08/27 00:03:44    171s] srouteBlockPin set to "useLef"
[08/27 00:03:44    171s] srouteBottomLayerLimit set to 1
[08/27 00:03:44    171s] srouteBottomTargetLayerLimit set to 1
[08/27 00:03:44    171s] srouteConnectConverterPin set to false
[08/27 00:03:44    171s] srouteConnectPadPin set to false
[08/27 00:03:44    171s] srouteCrossoverViaBottomLayer set to 1
[08/27 00:03:44    171s] srouteCrossoverViaTopLayer set to 7
[08/27 00:03:44    171s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/27 00:03:44    171s] srouteFollowCorePinEnd set to 3
[08/27 00:03:44    171s] srouteFollowPadPin set to false
[08/27 00:03:44    171s] srouteJogControl set to "preferWithChanges differentLayer"
[08/27 00:03:44    171s] sroutePadPinAllPorts set to true
[08/27 00:03:44    171s] sroutePreserveExistingRoutes set to true
[08/27 00:03:44    171s] srouteRoutePowerBarPortOnBothDir set to true
[08/27 00:03:44    171s] srouteStopBlockPin set to "nearestTarget"
[08/27 00:03:44    171s] srouteTopLayerLimit set to 7
[08/27 00:03:44    171s] srouteTopTargetLayerLimit set to 7
[08/27 00:03:44    171s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2407.00 megs.
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] Reading DB technology information...
[08/27 00:03:44    171s] Finished reading DB technology information.
[08/27 00:03:44    171s] Reading floorplan and netlist information...
[08/27 00:03:44    171s] Finished reading floorplan and netlist information.
[08/27 00:03:44    171s] Read in 15 layers, 7 routing layers, 1 overlap layer
[08/27 00:03:44    171s] Read in 89 macros, 57 used
[08/27 00:03:44    171s] Read in 819 components
[08/27 00:03:44    171s]   753 core components: 47 unplaced, 0 placed, 706 fixed
[08/27 00:03:44    171s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[08/27 00:03:44    171s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[08/27 00:03:44    171s] Read in 48 logical pins
[08/27 00:03:44    171s] Read in 4 blockages
[08/27 00:03:44    171s] Read in 48 nets
[08/27 00:03:44    171s] Read in 2 special nets
[08/27 00:03:44    171s] Read in 1518 terminals
[08/27 00:03:44    171s] 2 nets selected.
[08/27 00:03:44    171s] 
[08/27 00:03:44    171s] Begin power routing ...
[08/27 00:03:44    172s] CPU time for FollowPin 0 seconds
[08/27 00:03:44    172s] CPU time for FollowPin 0 seconds
[08/27 00:03:44    172s]   Number of Block ports routed: 0  open: 400
[08/27 00:03:44    172s]   Number of Stripe ports routed: 0
[08/27 00:03:44    172s]   Number of Core ports routed: 0  open: 706
[08/27 00:03:44    172s]   Number of Power Bump ports routed: 0
[08/27 00:03:44    172s]   Number of Followpin connections: 353
[08/27 00:03:44    172s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2409.00 megs.
[08/27 00:03:44    172s] 
[08/27 00:03:44    172s] 
[08/27 00:03:44    172s] 
[08/27 00:03:44    172s]  Begin updating DB with routing results ...
[08/27 00:03:44    172s]  Updating DB with 0 via definition ...
[08/27 00:03:44    172s] sroute created 353 wires.
[08/27 00:03:44    172s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/27 00:03:44    172s] +--------+----------------+----------------+
[08/27 00:03:44    172s] |  Layer |     Created    |     Deleted    |
[08/27 00:03:44    172s] +--------+----------------+----------------+
[08/27 00:03:44    172s] | Metal1 |       353      |       NA       |
[08/27 00:03:44    172s] +--------+----------------+----------------+
[08/27 00:03:44    172s] #% End sroute (date=08/27 00:03:44, total cpu=0:00:00.2, real=0:00:00.0, peak res=1256.0M, current mem=1256.0M)
[08/27 00:03:45    172s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 00:03:45    172s] # setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[08/27 00:03:45    172s] # addstripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:03:45    172s] 
[08/27 00:03:45    172s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1526.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_424' was increased to (1449.180054 911.640015) (1450.560059 915.659973) because cell geometry (1449.180054 915.179993) (1450.560059 915.659973) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_423' was increased to (389.760010 911.640015) (391.140015 915.659973) because cell geometry (389.760010 915.179993) (391.140015 915.659973) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_422' was increased to (1449.180054 907.859985) (1450.560059 911.880005) because cell geometry (1449.180054 911.400024) (1450.560059 911.880005) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_421' was increased to (389.760010 907.859985) (391.140015 911.880005) because cell geometry (389.760010 911.400024) (391.140015 911.880005) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_60' was increased to (608.219971 454.260010) (609.599976 458.279999) because cell geometry (608.219971 457.799988) (609.599976 458.279999) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_59' was increased to (389.760010 454.260010) (391.140015 458.279999) because cell geometry (389.760010 457.799988) (391.140015 458.279999) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_55' was increased to (389.760010 450.480011) (391.140015 454.500000) because cell geometry (389.760010 454.019989) (391.140015 454.500000) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_51' was increased to (389.760010 446.700012) (391.140015 450.720001) because cell geometry (389.760010 450.239990) (391.140015 450.720001) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_47' was increased to (389.760010 442.920013) (391.140015 446.940002) because cell geometry (389.760010 446.459991) (391.140015 446.940002) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_43' was increased to (389.760010 439.140015) (391.140015 443.160004) because cell geometry (389.760010 442.679993) (391.140015 443.160004) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_31' was increased to (389.760010 427.799988) (391.140015 431.820007) because cell geometry (389.760010 431.339996) (391.140015 431.820007) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_27' was increased to (389.760010 424.019989) (391.140015 428.040009) because cell geometry (389.760010 427.559998) (391.140015 428.040009) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_23' was increased to (389.760010 420.239990) (391.140015 424.260010) because cell geometry (389.760010 423.779999) (391.140015 424.260010) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_19' was increased to (389.760010 416.459991) (391.140015 420.480011) because cell geometry (389.760010 420.000000) (391.140015 420.480011) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_15' was increased to (389.760010 412.679993) (391.140015 416.700012) because cell geometry (389.760010 416.220001) (391.140015 416.700012) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_11' was increased to (389.760010 408.899994) (391.140015 412.920013) because cell geometry (389.760010 412.440002) (391.140015 412.920013) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_9' was increased to (389.760010 405.119995) (391.140015 409.140015) because cell geometry (389.760010 408.660004) (391.140015 409.140015) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_7' was increased to (389.760010 401.339996) (391.140015 405.359985) because cell geometry (389.760010 404.880005) (391.140015 405.359985) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_5' was increased to (389.760010 397.559998) (391.140015 401.579987) because cell geometry (389.760010 401.100006) (391.140015 401.579987) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_3' was increased to (389.760010 393.779999) (391.140015 397.799988) because cell geometry (389.760010 397.320007) (391.140015 397.799988) was outside the original block boundary.
[08/27 00:03:45    172s] Type 'man IMPPP-133' for more detail.
[08/27 00:03:45    172s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[08/27 00:03:45    172s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:03:45    172s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:45    172s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:45    172s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:45    172s] Starting stripe generation ...
[08/27 00:03:45    172s] Non-Default Mode Option Settings :
[08/27 00:03:45    172s]   -stapling_nets_style side_to_side
[08/27 00:03:45    172s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:45    172s] Stripe generation is complete.
[08/27 00:03:45    172s] vias are now being generated.
[08/27 00:03:45    172s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:45    172s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:45    172s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:46    172s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:46    172s] addStripe created 352 wires.
[08/27 00:03:46    172s] ViaGen created 32126 vias, deleted 0 via to avoid violation.
[08/27 00:03:46    172s] +--------+----------------+----------------+
[08/27 00:03:46    172s] |  Layer |     Created    |     Deleted    |
[08/27 00:03:46    172s] +--------+----------------+----------------+
[08/27 00:03:46    172s] |  Via1  |      16063     |        0       |
[08/27 00:03:46    172s] |  Via2  |      16063     |        0       |
[08/27 00:03:46    172s] | Metal3 |       352      |       NA       |
[08/27 00:03:46    172s] +--------+----------------+----------------+
[08/27 00:03:46    172s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 00:03:46    172s] -stacked_via_bottom_layer bottomLayer
[08/27 00:03:46    172s] -stacked_via_top_layer topLayer
[08/27 00:03:46    172s] -stapling_nets_style end_to_end
[08/27 00:03:46    172s] # setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[08/27 00:03:46    172s] # addstripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area $corebox
<CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:03:46    172s] 
[08/27 00:03:46    172s] **ERROR: (IMPPP-305):	The absolute limits start 15.000000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1526.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:46    172s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:46    172s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:46    172s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:46    172s] Starting stripe generation ...
[08/27 00:03:46    172s] Non-Default Mode Option Settings :
[08/27 00:03:46    172s]   -stapling_nets_style side_to_side
[08/27 00:03:46    172s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:46    173s] Stripe generation is complete.
[08/27 00:03:46    173s] vias are now being generated.
[08/27 00:03:46    173s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:46    173s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:46    173s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:46    173s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:47    173s] addStripe created 154 wires.
[08/27 00:03:47    173s] ViaGen created 4131 vias, deleted 0 via to avoid violation.
[08/27 00:03:47    173s] +--------+----------------+----------------+
[08/27 00:03:47    173s] |  Layer |     Created    |     Deleted    |
[08/27 00:03:47    173s] +--------+----------------+----------------+
[08/27 00:03:47    173s] |  Via3  |      4131      |        0       |
[08/27 00:03:47    173s] | Metal4 |       154      |       NA       |
[08/27 00:03:47    173s] +--------+----------------+----------------+
[08/27 00:03:47    173s] # setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[08/27 00:03:47    173s] # addstripe -layer Metal5 -direction vertical   -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:03:47    173s] 
[08/27 00:03:47    173s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1526.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:47    173s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:47    173s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:47    173s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:47    173s] Starting stripe generation ...
[08/27 00:03:47    173s] Non-Default Mode Option Settings :
[08/27 00:03:47    173s]   -stapling_nets_style side_to_side
[08/27 00:03:47    173s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:47    173s] Stripe generation is complete.
[08/27 00:03:47    173s] vias are now being generated.
[08/27 00:03:47    173s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:47    173s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:47    173s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:47    173s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:47    173s] addStripe created 250 wires.
[08/27 00:03:47    173s] ViaGen created 3944 vias, deleted 0 via to avoid violation.
[08/27 00:03:47    173s] +--------+----------------+----------------+
[08/27 00:03:47    173s] |  Layer |     Created    |     Deleted    |
[08/27 00:03:47    173s] +--------+----------------+----------------+
[08/27 00:03:47    173s] |  Via4  |      3944      |        0       |
[08/27 00:03:47    173s] | Metal5 |       250      |       NA       |
[08/27 00:03:47    173s] +--------+----------------+----------------+
[08/27 00:03:47    173s] # setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[08/27 00:03:47    173s] # addstripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area $corebox
<CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:03:47    173s] 
[08/27 00:03:47    173s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1526.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:47    173s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:47    173s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:47    173s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:47    173s] Starting stripe generation ...
[08/27 00:03:47    173s] Non-Default Mode Option Settings :
[08/27 00:03:47    173s]   -stapling_nets_style side_to_side
[08/27 00:03:47    173s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:47    173s] Stripe generation is complete.
[08/27 00:03:47    173s] vias are now being generated.
[08/27 00:03:47    173s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:47    173s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:48    173s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:48    174s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:48    174s] addStripe created 71 wires.
[08/27 00:03:48    174s] ViaGen created 4069 vias, deleted 0 via to avoid violation.
[08/27 00:03:48    174s] +--------+----------------+----------------+
[08/27 00:03:48    174s] |  Layer |     Created    |     Deleted    |
[08/27 00:03:48    174s] +--------+----------------+----------------+
[08/27 00:03:48    174s] | TopVia1|      4069      |        0       |
[08/27 00:03:48    174s] |TopMetal1|       71       |       NA       |
[08/27 00:03:48    174s] +--------+----------------+----------------+
[08/27 00:03:48    174s] # setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[08/27 00:03:48    174s] # addstripe -layer TopMetal2 -direction vertical   -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area $corebox
<CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:03:48    174s] 
[08/27 00:03:48    174s] Initialize fgc environment(mem: 1526.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Starting stripe generation ...
[08/27 00:03:48    174s] Non-Default Mode Option Settings :
[08/27 00:03:48    174s]   -stapling_nets_style side_to_side
[08/27 00:03:48    174s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[08/27 00:03:48    174s] Type 'man IMPPP-4055' for more detail.
[08/27 00:03:48    174s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1526.1M)
[08/27 00:03:48    174s] Stripe generation is complete.
[08/27 00:03:48    174s] vias are now being generated.
[08/27 00:03:48    174s] addStripe created 71 wires.
[08/27 00:03:48    174s] ViaGen created 2521 vias, deleted 0 via to avoid violation.
[08/27 00:03:48    174s] +--------+----------------+----------------+
[08/27 00:03:48    174s] |  Layer |     Created    |     Deleted    |
[08/27 00:03:48    174s] +--------+----------------+----------------+
[08/27 00:03:48    174s] | TopVia2|      2521      |        0       |
[08/27 00:03:48    174s] |TopMetal2|       71       |       NA       |
[08/27 00:03:48    174s] +--------+----------------+----------------+
[08/27 00:03:48    174s] # deleteRouteBlk -name sram_rblk
<CMD> deleteRouteBlk -name sram_rblk
[08/27 00:03:48    174s] # set cmd "editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area {610.07 410.06 1414.55 684.62} -uda -orthogonal_only
[08/27 00:03:48    174s] #% Begin editPowerVia (date=08/27 00:03:48, mem=1258.8M)
[08/27 00:03:48    174s] 
[08/27 00:03:48    174s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:48    174s] ViaGen created 1298 vias, deleted 0 via to avoid violation.
[08/27 00:03:48    174s] +--------+----------------+----------------+
[08/27 00:03:48    174s] |  Layer |     Created    |     Deleted    |
[08/27 00:03:48    174s] +--------+----------------+----------------+
[08/27 00:03:48    174s] |  Via3  |       70       |        0       |
[08/27 00:03:48    174s] |  Via4  |       614      |        0       |
[08/27 00:03:48    174s] | TopVia1|       614      |        0       |
[08/27 00:03:48    174s] +--------+----------------+----------------+
[08/27 00:03:48    174s] #% End editPowerVia (date=08/27 00:03:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=1258.8M, current mem=1258.5M)
[08/27 00:03:48    174s] # set cmd "editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area {610.07 410.06 1414.55 684.62} -uda -orthogonal_only
[08/27 00:03:48    174s] #% Begin editPowerVia (date=08/27 00:03:48, mem=1258.5M)
[08/27 00:03:48    174s] 
[08/27 00:03:48    174s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:03:48    174s] ViaGen created 1280 vias, deleted 0 via to avoid violation.
[08/27 00:03:48    174s] +--------+----------------+----------------+
[08/27 00:03:48    174s] |  Layer |     Created    |     Deleted    |
[08/27 00:03:48    174s] +--------+----------------+----------------+
[08/27 00:03:48    174s] |  Via3  |       64       |        0       |
[08/27 00:03:48    174s] |  Via4  |       608      |        0       |
[08/27 00:03:48    174s] | TopVia1|       608      |        0       |
[08/27 00:03:48    174s] +--------+----------------+----------------+
[08/27 00:03:48    174s] #% End editPowerVia (date=08/27 00:03:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=1259.0M, current mem=1259.0M)
[08/27 00:03:48    174s] ### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/27 00:03:48    174s] <CMD> verifyPowerVia
[08/27 00:03:48    174s] 
[08/27 00:03:48    174s] ******** Start: VERIFY POWER VIA ********
[08/27 00:03:48    174s] Start Time: Wed Aug 27 00:03:48 2025
[08/27 00:03:48    174s] 
[08/27 00:03:48    174s] Check all 2 Power/Ground nets
[08/27 00:03:48    174s] *** Checking Net VDD
[08/27 00:03:48    174s] *** Checking Net VSS
[08/27 00:03:49    175s] Actually Checked 2 Power/Ground nets with physical connectivity
[08/27 00:03:49    175s] 
[08/27 00:03:49    175s] Begin Summary 
[08/27 00:03:49    175s]   Found no problems or warnings.
[08/27 00:03:49    175s] End Summary
[08/27 00:03:49    175s] 
[08/27 00:03:49    175s] End Time: Wed Aug 27 00:03:49 2025
[08/27 00:03:49    175s] ******** End: VERIFY POWER VIA ********
[08/27 00:03:49    175s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/27 00:03:49    175s]   (CPU Time: 0:00:00.3  MEM: 0.000M)
[08/27 00:03:49    175s] 
[08/27 00:03:49    175s] <CMD> verify_connectivity -net {VDD VSS}
[08/27 00:03:49    175s] VERIFY_CONNECTIVITY use new engine.
[08/27 00:03:49    175s] 
[08/27 00:03:49    175s] ******** Start: VERIFY CONNECTIVITY ********
[08/27 00:03:49    175s] Start Time: Wed Aug 27 00:03:49 2025
[08/27 00:03:49    175s] 
[08/27 00:03:49    175s] Design Name: croc_chip
[08/27 00:03:49    175s] Database Units: 1000
[08/27 00:03:49    175s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[08/27 00:03:49    175s] Error Limit = 1000; Warning Limit = 50
[08/27 00:03:49    175s] Check specified nets
[08/27 00:03:49    175s] Use 4 pthreads
[08/27 00:03:49    175s] Net VDD: dangling Wire.
[08/27 00:03:49    175s] Net VSS: dangling Wire.
[08/27 00:03:49    175s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[08/27 00:03:49    175s] Type 'man IMPVFC-3' for more detail.
[08/27 00:03:49    175s] 
[08/27 00:03:49    175s] Begin Summary 
[08/27 00:03:49    175s]     1000 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[08/27 00:03:49    175s]     1000 total info(s) created.
[08/27 00:03:49    175s] End Summary
[08/27 00:03:49    175s] 
[08/27 00:03:49    175s] End Time: Wed Aug 27 00:03:49 2025
[08/27 00:03:49    175s] Time Elapsed: 0:00:00.0
[08/27 00:03:49    175s] 
[08/27 00:03:49    175s] ******** End: VERIFY CONNECTIVITY ********
[08/27 00:03:49    175s]   Verification Complete : 1000 Viols.  0 Wrngs.
[08/27 00:03:49    175s]   (CPU Time: 0:00:00.2  MEM: 19.000M)
[08/27 00:03:49    175s] 
[08/27 00:03:49    175s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[08/27 00:03:49    175s] #% Begin save design ... (date=08/27 00:03:49, mem=1260.7M)
[08/27 00:03:49    175s] % Begin Save ccopt configuration ... (date=08/27 00:03:49, mem=1260.7M)
[08/27 00:03:49    175s] % End Save ccopt configuration ... (date=08/27 00:03:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1260.7M, current mem=1260.7M)
[08/27 00:03:49    175s] % Begin Save netlist data ... (date=08/27 00:03:49, mem=1260.7M)
[08/27 00:03:49    175s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 00:03:49    175s] % End Save netlist data ... (date=08/27 00:03:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=1260.7M, current mem=1260.7M)
[08/27 00:03:49    175s] Saving symbol-table file in separate thread ...
[08/27 00:03:49    175s] Saving congestion map file in separate thread ...
[08/27 00:03:49    175s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 00:03:49    175s] % Begin Save AAE data ... (date=08/27 00:03:49, mem=1260.7M)
[08/27 00:03:49    175s] Saving AAE Data ...
[08/27 00:03:49    175s] % End Save AAE data ... (date=08/27 00:03:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1260.7M, current mem=1260.7M)
[08/27 00:03:49    175s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[08/27 00:03:49    175s] Saving mode setting ...
[08/27 00:03:49    175s] Saving global file ...
[08/27 00:03:49    175s] Saving Drc markers ...
[08/27 00:03:49    175s] ... 1004 markers are saved ...
[08/27 00:03:49    175s] ... 0 geometry drc markers are saved ...
[08/27 00:03:49    175s] ... 0 antenna drc markers are saved ...
[08/27 00:03:49    175s] % Begin Save routing data ... (date=08/27 00:03:49, mem=1261.0M)
[08/27 00:03:49    175s] Saving route file ...
[08/27 00:03:50    175s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1542.7M) ***
[08/27 00:03:50    176s] % End Save routing data ... (date=08/27 00:03:50, total cpu=0:00:00.1, real=0:00:01.0, peak res=1261.2M, current mem=1261.2M)
[08/27 00:03:50    176s] Saving special route data file in separate thread ...
[08/27 00:03:50    176s] Saving PG file in separate thread ...
[08/27 00:03:50    176s] Saving placement file in separate thread ...
[08/27 00:03:50    176s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 00:03:50 2025)
[08/27 00:03:50    176s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 00:03:50    176s] Save Adaptive View Pruning View Names to Binary file
[08/27 00:03:50    176s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1596.7M) ***
[08/27 00:03:50    176s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:03:50    176s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1580.7M) ***
[08/27 00:03:50    176s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:03:50    176s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:03:50    176s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[08/27 00:03:50    176s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1564.7M) ***
[08/27 00:03:50    176s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:03:50    176s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:03:50    176s] % Begin Save power constraints data ... (date=08/27 00:03:50, mem=1262.3M)
[08/27 00:03:50    176s] % End Save power constraints data ... (date=08/27 00:03:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1262.3M, current mem=1262.3M)
[08/27 00:03:55    180s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[08/27 00:03:55    180s] #% End save design ... (date=08/27 00:03:55, total cpu=0:00:05.1, real=0:00:06.0, peak res=1262.6M, current mem=1262.6M)
[08/27 00:03:55    180s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 00:03:55    180s] 
[08/27 00:03:55    180s] <CMD> addWellTap -cell sky130_fd_sc_hd__tapvpwrvgnd_1 -cellInterval 40 -inRowOffset 25 -prefix WELLTAP
[08/27 00:03:55    180s] OPERPROF: Starting DPlace-Init at level 1, MEM:1538.7M
[08/27 00:03:55    180s] #spOpts: VtWidth mergeVia=F 
[08/27 00:03:55    180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1538.7M
[08/27 00:03:55    180s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1538.7M
[08/27 00:03:55    180s] Core basic site is CoreSite
[08/27 00:03:55    180s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:03:55    180s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:03:55    180s] SiteArray: use 2,580,480 bytes
[08/27 00:03:55    180s] SiteArray: current memory after site array memory allocation 1538.7M
[08/27 00:03:55    180s] SiteArray: FP blocked sites are writable
[08/27 00:03:55    180s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:03:55    180s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1538.7M
[08/27 00:03:55    180s] Process 50620 wires and vias for routing blockage analysis
[08/27 00:03:55    180s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.126, REAL:0.033, MEM:1538.7M
[08/27 00:03:55    180s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.195, REAL:0.065, MEM:1538.7M
[08/27 00:03:55    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.207, REAL:0.077, MEM:1538.7M
[08/27 00:03:55    180s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1538.7MB).
[08/27 00:03:55    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.257, REAL:0.127, MEM:1538.7M
[08/27 00:03:55    180s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 00:03:55    180s] Type 'man IMPSP-5134' for more detail.
[08/27 00:03:55    180s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 00:03:55    180s] Type 'man IMPSP-5134' for more detail.
[08/27 00:03:55    180s] For 6173 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[08/27 00:03:55    180s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1539.6M
[08/27 00:03:55    180s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1539.6M
[08/27 00:03:55    180s] All LLGs are deleted
[08/27 00:03:55    180s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1539.6M
[08/27 00:03:55    180s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1539.6M
[08/27 00:03:55    180s] Inserted 6173 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[08/27 00:03:55    180s] <CMD> saveDesign SAVED/00_init_design.invs
[08/27 00:03:55    180s] #% Begin save design ... (date=08/27 00:03:55, mem=1263.7M)
[08/27 00:03:55    180s] % Begin Save ccopt configuration ... (date=08/27 00:03:55, mem=1263.7M)
[08/27 00:03:55    180s] % End Save ccopt configuration ... (date=08/27 00:03:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1263.7M, current mem=1263.7M)
[08/27 00:03:55    180s] % Begin Save netlist data ... (date=08/27 00:03:55, mem=1263.7M)
[08/27 00:03:55    180s] Writing Binary DB to SAVED/00_init_design.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 00:03:55    181s] % End Save netlist data ... (date=08/27 00:03:55, total cpu=0:00:00.2, real=0:00:00.0, peak res=1264.6M, current mem=1264.6M)
[08/27 00:03:55    181s] Saving symbol-table file in separate thread ...
[08/27 00:03:55    181s] Saving congestion map file in separate thread ...
[08/27 00:03:55    181s] Saving congestion map file SAVED/00_init_design.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 00:03:55    181s] % Begin Save AAE data ... (date=08/27 00:03:55, mem=1264.6M)
[08/27 00:03:55    181s] Saving AAE Data ...
[08/27 00:03:55    181s] % End Save AAE data ... (date=08/27 00:03:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1264.6M, current mem=1264.6M)
[08/27 00:03:56    181s] Saving preference file SAVED/00_init_design.invs.dat.tmp/gui.pref.tcl ...
[08/27 00:03:56    181s] Saving mode setting ...
[08/27 00:03:56    181s] Saving global file ...
[08/27 00:03:56    181s] Saving Drc markers ...
[08/27 00:03:56    181s] ... 1004 markers are saved ...
[08/27 00:03:56    181s] ... 0 geometry drc markers are saved ...
[08/27 00:03:56    181s] ... 0 antenna drc markers are saved ...
[08/27 00:03:56    181s] % Begin Save routing data ... (date=08/27 00:03:56, mem=1264.5M)
[08/27 00:03:56    181s] Saving route file ...
[08/27 00:03:56    181s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1540.2M) ***
[08/27 00:03:56    181s] % End Save routing data ... (date=08/27 00:03:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1264.8M, current mem=1264.8M)
[08/27 00:03:56    181s] Saving special route data file in separate thread ...
[08/27 00:03:56    181s] Saving PG file in separate thread ...
[08/27 00:03:56    181s] Saving placement file in separate thread ...
[08/27 00:03:56    181s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 00:03:56    181s] Saving PG file SAVED/00_init_design.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 00:03:56 2025)
[08/27 00:03:56    181s] Save Adaptive View Pruning View Names to Binary file
[08/27 00:03:56    181s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1594.2M) ***
[08/27 00:03:56    181s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:03:56    181s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1578.2M) ***
[08/27 00:03:56    181s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:03:56    181s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:03:56    181s] Saving property file SAVED/00_init_design.invs.dat.tmp/croc_chip.prop
[08/27 00:03:56    181s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1562.2M) ***
[08/27 00:03:56    181s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[08/27 00:03:56    181s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[08/27 00:03:56    181s] % Begin Save power constraints data ... (date=08/27 00:03:56, mem=1266.3M)
[08/27 00:03:56    181s] % End Save power constraints data ... (date=08/27 00:03:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1266.3M, current mem=1266.3M)
[08/27 00:04:02    185s] Generated self-contained design 00_init_design.invs.dat.tmp
[08/27 00:04:02    186s] #% End save design ... (date=08/27 00:04:02, total cpu=0:00:05.3, real=0:00:07.0, peak res=1266.3M, current mem=1266.3M)
[08/27 00:04:02    186s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 00:04:02    186s] 
[08/27 00:04:02    186s] <CMD> set_table_style -no_frame_fix_width
[08/27 00:04:02    186s] <CMD> set_global timing_report_enable_auto_column_width true
[08/27 00:04:02    186s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/27 00:04:02    186s] <CMD> timeDesign -prePlace -pathReports -slackReports -numPaths 1000 -prefix 00_init_design_prePlace -outDir ./rpt/00_init_design_prePlace
[08/27 00:04:02    186s] Set Using Default Delay Limit as 101.
[08/27 00:04:02    186s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/27 00:04:02    186s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/27 00:04:02    186s] Set Default Net Delay as 0 ps.
[08/27 00:04:02    186s] Set Default Net Load as 0 pF. 
[08/27 00:04:02    186s] Effort level <high> specified for reg2reg path_group
[08/27 00:04:02    187s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1624.8M
[08/27 00:04:02    187s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1624.8M
[08/27 00:04:02    187s] Fast DP-INIT is on for default
[08/27 00:04:02    187s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.063, REAL:0.028, MEM:1624.8M
[08/27 00:04:02    187s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.083, REAL:0.048, MEM:1624.8M
[08/27 00:04:02    187s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1624.8M
[08/27 00:04:02    187s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1624.8M
[08/27 00:04:02    187s] Starting delay calculation for Setup views
[08/27 00:04:03    188s] #################################################################################
[08/27 00:04:03    188s] # Design Stage: PreRoute
[08/27 00:04:03    188s] # Design Name: croc_chip
[08/27 00:04:03    188s] # Design Mode: 90nm
[08/27 00:04:03    188s] # Analysis Mode: MMMC Non-OCV 
[08/27 00:04:03    188s] # Parasitics Mode: No SPEF/RCDB
[08/27 00:04:03    188s] # Signoff Settings: SI Off 
[08/27 00:04:03    188s] #################################################################################
[08/27 00:04:03    188s] Topological Sorting (REAL = 0:00:00.0, MEM = 1630.0M, InitMEM = 1624.8M)
[08/27 00:04:03    188s] Calculate delays in BcWc mode...
[08/27 00:04:03    188s] Start delay calculation (fullDC) (4 T). (MEM=1630.01)
[08/27 00:04:03    188s] Start AAE Lib Loading. (MEM=1646.68)
[08/27 00:04:03    188s] End AAE Lib Loading. (MEM=1656.21 CPU=0:00:00.1 Real=0:00:00.0)
[08/27 00:04:03    188s] End AAE Lib Interpolated Model. (MEM=1656.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 00:04:03    188s] First Iteration Infinite Tw... 
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:04:04    189s] Type 'man IMPESI-3194' for more detail.
[08/27 00:04:04    189s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:04:04    189s] Type 'man IMPESI-3199' for more detail.
[08/27 00:04:05    193s] Total number of fetched objects 39670
[08/27 00:04:05    193s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/27 00:04:05    193s] End delay calculation. (MEM=1862.69 CPU=0:00:04.4 REAL=0:00:01.0)
[08/27 00:04:05    194s] End delay calculation (fullDC). (MEM=1862.69 CPU=0:00:05.7 REAL=0:00:02.0)
[08/27 00:04:05    194s] *** CDM Built up (cpu=0:00:06.0  real=0:00:02.0  mem= 1862.7M) ***
[08/27 00:04:05    195s] *** Done Building Timing Graph (cpu=0:00:07.2 real=0:00:03.0 totSessionCpu=0:03:15 mem=1862.7M)
[08/27 00:04:06    198s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -4.392  |
|           TNS (ns):| -7870.9 | -7853.2 | -17.669 |
|    Violating Paths:|  2698   |  2664   |   34    |
|          All Paths:|  10659  |  10369  |   299   |
+--------------------+---------+---------+---------+

Density: 64.834%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/27 00:04:07    198s] Resetting back High Fanout Nets as non-ideal
[08/27 00:04:07    198s] Set Default Net Delay as 1000 ps.
[08/27 00:04:07    198s] Set Default Net Load as 0.5 pF. 
[08/27 00:04:07    198s] Reported timing to dir ./rpt/00_init_design_prePlace
[08/27 00:04:07    198s] Total CPU time: 12.29 sec
[08/27 00:04:07    198s] Total Real time: 5.0 sec
[08/27 00:04:07    198s] Total Memory Usage: 1633.476562 Mbytes
[08/27 00:04:07    198s] 
[08/27 00:04:07    198s] =============================================================================================
[08/27 00:04:07    198s]  Final TAT Report for timeDesign
[08/27 00:04:07    198s] =============================================================================================
[08/27 00:04:07    198s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:04:07    198s] ---------------------------------------------------------------------------------------------
[08/27 00:04:07    198s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:04:07    198s] [ TimingUpdate           ]      1   0:00:00.3  (   6.2 % )     0:00:02.7 /  0:00:07.2    2.7
[08/27 00:04:07    198s] [ FullDelayCalc          ]      1   0:00:02.4  (  49.5 % )     0:00:02.4 /  0:00:06.2    2.6
[08/27 00:04:07    198s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.3 % )     0:00:03.9 /  0:00:10.3    2.7
[08/27 00:04:07    198s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.3    2.1
[08/27 00:04:07    198s] [ GenerateReports        ]      1   0:00:00.9  (  18.3 % )     0:00:00.9 /  0:00:02.6    2.9
[08/27 00:04:07    198s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.3    2.1
[08/27 00:04:07    198s] [ MISC                   ]          0:00:01.0  (  20.2 % )     0:00:01.0 /  0:00:02.0    2.0
[08/27 00:04:07    198s] ---------------------------------------------------------------------------------------------
[08/27 00:04:07    198s]  timeDesign TOTAL                   0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:12.3    2.5
[08/27 00:04:07    198s] ---------------------------------------------------------------------------------------------
[08/27 00:04:07    198s] 
[08/27 00:04:15    199s] <CMD> win
[08/27 00:04:18    199s] <CMD> zoomBox -472.02700 32.38100 2608.64300 1264.19700
[08/27 00:04:18    199s] <CMD> zoomBox 264.78200 210.43100 1872.91300 853.44700
[08/27 00:04:20    199s] <CMD> zoomBox 334.19100 302.75900 1496.06700 767.33900
[08/27 00:04:20    199s] <CMD> zoomBox 361.29800 338.81700 1348.89300 733.71000
[08/27 00:04:20    199s] <CMD> zoomBox 443.80600 418.50100 1050.31300 661.01500
[08/27 00:04:21    200s] <CMD> zoomBox 508.88000 453.93900 947.08300 629.15600
[08/27 00:04:21    200s] <CMD> zoomBox 555.89400 479.54300 872.49800 606.13800
[08/27 00:04:21    200s] <CMD> zoomBox 614.40800 511.40900 779.67700 577.49200
[08/27 00:04:29    201s] <CMD> zoomBox 565.72400 494.03700 834.83700 601.64300
[08/27 00:04:29    201s] <CMD> zoomBox 407.29600 446.71400 1013.81100 689.23100
[08/27 00:04:29    201s] <CMD> fit
[08/27 00:04:31    201s] <CMD> zoomBox -657.81000 82.83200 2450.83800 1325.83500
[08/27 00:04:31    201s] <CMD> zoomBox -191.06800 183.12100 2054.93100 1081.19100
[08/27 00:04:31    201s] <CMD> zoomBox -8.65300 222.42200 1900.44600 985.78100
[08/27 00:04:32    201s] <CMD> zoomBox 339.13000 296.85600 1511.55600 765.65400
[08/27 00:04:33    201s] <CMD> zoomBox 421.19100 314.40300 1417.75300 712.88200
[08/27 00:04:35    202s] <CMD> zoomBox 123.23600 268.62800 1502.56200 820.15600
[08/27 00:04:36    202s] <CMD> zoomBox -66.24200 239.51900 1556.49400 888.37500
[08/27 00:04:47    203s] <CMD> zoomBox 426.58200 349.35100 1273.66000 688.05800
[08/27 00:04:47    203s] <CMD> zoomBox 575.77400 382.63600 1187.78900 627.35200
[08/27 00:05:02    205s] <CMD> zoomBox 725.54100 389.04600 1101.39600 539.33300
[08/27 00:05:02    205s] <CMD> zoomBox 791.57800 391.49500 1063.13500 500.07800
[08/27 00:05:03    205s] <CMD> zoomBox 857.92400 393.95400 1024.69600 460.63800
[08/27 00:05:03    205s] <CMD> zoomBox 839.41900 393.17600 1035.62200 471.62800
[08/27 00:05:04    205s] <CMD> panPage 0 -1
[08/27 00:05:04    205s] <CMD> zoomBox 857.92400 373.97000 1024.69600 440.65400
[08/27 00:05:18    206s] <CMD> freeDesign
[08/27 00:05:18    207s] Reset to color id 0 for i_croc_soc (croc_soc$croc_chip.i_croc_soc) and all their descendants.
[08/27 00:05:18    207s] Deleting Cell Server ...
[08/27 00:05:18    207s] -stacked_via_bottom_layer bottomLayer
[08/27 00:05:18    207s] -stacked_via_top_layer topLayer
[08/27 00:05:18    207s] -stapling_nets_style end_to_end
[08/27 00:05:18    207s] -leftEdge ""
[08/27 00:05:18    207s] -prefix ""
[08/27 00:05:18    207s] -rightEdge ""
[08/27 00:05:18    207s] Free PSO.
[08/27 00:05:18    207s] Cleaning up the current multi-corner RC extraction setup.
[08/27 00:05:18    207s] -enable_high_fanout false
[08/27 00:05:18    207s] Set DBUPerIGU to 1000.
[08/27 00:05:18    207s] Set net toggle Scale Factor to 1.00
[08/27 00:05:18    207s] Set Shrink Factor to 1.00000
[08/27 00:05:18    207s] Set net toggle Scale Factor to 1.00
[08/27 00:05:18    207s] Set Shrink Factor to 1.00000
[08/27 00:05:18    207s] Set net toggle Scale Factor to 1.00
[08/27 00:05:18    207s] Set Shrink Factor to 1.00000
[08/27 00:05:18    207s] 
[08/27 00:05:18    207s] *** Memory Usage v#1 (Current mem = 1329.723M, initial mem = 273.906M) ***
[08/27 00:05:18    207s] 
[08/27 00:05:18    207s] 
[08/27 00:05:18    207s] Info (SM2C): Status of key globals:
[08/27 00:05:18    207s] 	 MMMC-by-default flow     : 1
[08/27 00:05:18    207s] 	 Default MMMC objs envvar : 0
[08/27 00:05:18    207s] 	 Data portability         : 0
[08/27 00:05:18    207s] 	 MMMC PV Emulation        : 0
[08/27 00:05:18    207s] 	 MMMC debug               : 0
[08/27 00:05:18    207s] 	 Init_Design flow         : 1
[08/27 00:05:18    207s] 
[08/27 00:05:18    207s] 
[08/27 00:05:18    207s] 	 CTE SM2C global          : false
[08/27 00:05:18    207s] 	 Reporting view filter    : false
[08/27 00:05:45    210s] <CMD> setMultiCpuUsage -localCpu 4
[08/27 00:05:45    210s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/27 00:05:45    210s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/27 00:05:45    210s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/27 00:05:45    210s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/27 00:05:45    210s] <CMD> setPreference SnapAllCorners 1
[08/27 00:05:45    210s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/27 00:05:45    210s] <CMD> set init_design_uniquify 1
[08/27 00:05:45    210s] <CMD> set init_design_settop 1
[08/27 00:05:45    210s] <CMD> set init_top_cell croc_chip
[08/27 00:05:45    210s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/27 00:05:45    210s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 00:05:45    210s] <CMD> set init_pwr_net VDD
[08/27 00:05:45    210s] <CMD> set init_gnd_net VSS
[08/27 00:05:45    210s] <CMD> init_design
[08/27 00:05:45    210s] #% Begin Load MMMC data ... (date=08/27 00:05:45, mem=963.0M)
[08/27 00:05:45    210s] #% End Load MMMC data ... (date=08/27 00:05:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=963.0M, current mem=963.0M)
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/27 00:05:45    210s] Set DBUPerIGU to M1 pitch 480.
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-58' for more detail.
[08/27 00:05:45    210s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/27 00:05:45    210s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/27 00:05:45    210s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/27 00:05:45    210s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:05:45    210s] Type 'man IMPLF-61' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-200' for more detail.
[08/27 00:05:45    210s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/27 00:05:45    210s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:05:45    210s] Type 'man IMPLF-201' for more detail.
[08/27 00:05:45    210s] 
[08/27 00:05:45    210s] viaInitial starts at Wed Aug 27 00:05:45 2025
viaInitial ends at Wed Aug 27 00:05:45 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/27 00:05:45    210s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 00:05:45    210s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 00:05:45    211s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/27 00:05:45    211s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/27 00:05:45    211s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/27 00:05:45    211s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/27 00:05:45    211s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/27 00:05:45    211s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/27 00:05:45    211s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:05:45    211s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:05:45    211s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:05:45    211s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:05:45    211s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 00:05:45    211s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/27 00:05:45    211s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:05:45    211s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/27 00:05:45    211s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:05:45    211s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/27 00:05:45    211s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:05:45    211s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:05:45    211s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:05:45    211s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:05:45    211s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:05:45    211s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/27 00:05:45    211s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 00:05:45    211s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/27 00:05:45    211s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:05:45    211s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:05:45    211s] Library reading multithread flow ended.
[08/27 00:05:45    211s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 00:05:45    212s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/27 00:05:45    212s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/27 00:05:45    212s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/27 00:05:45    212s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/27 00:05:45    212s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/27 00:05:45    212s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/27 00:05:45    212s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:05:45    212s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:05:45    212s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:05:45    212s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/27 00:05:45    212s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:05:45    212s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:05:45    212s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:05:45    212s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:05:45    212s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:05:45    212s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:05:45    212s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:05:45    212s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:05:45    212s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:05:45    212s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:05:45    212s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:05:45    212s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/27 00:05:45    212s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:05:45    212s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:05:45    212s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:05:45    212s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:05:45    212s] Library reading multithread flow ended.
[08/27 00:05:46    212s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:01.0, peak res=963.0M, current mem=956.1M)
[08/27 00:05:46    212s] *** End library_loading (cpu=0.03min, real=0.02min, mem=29.0M, fe_cpu=3.54min, fe_real=14.15min, fe_mem=1360.5M) ***
[08/27 00:05:46    212s] #% Begin Load netlist data ... (date=08/27 00:05:46, mem=956.1M)
[08/27 00:05:46    212s] *** Begin netlist parsing (mem=1360.5M) ***
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 00:05:46    212s] Type 'man IMPVL-159' for more detail.
[08/27 00:05:46    212s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/27 00:05:46    212s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:05:46    212s] Created 102 new cells from 26 timing libraries.
[08/27 00:05:46    212s] Reading netlist ...
[08/27 00:05:46    212s] Backslashed names will retain backslash and a trailing blank character.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:05:46    212s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/27 00:05:46    212s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:05:46    212s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/27 00:05:46    212s] 
[08/27 00:05:46    212s] *** Memory Usage v#1 (Current mem = 1360.500M, initial mem = 273.906M) ***
[08/27 00:05:46    212s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1360.5M) ***
[08/27 00:05:46    212s] #% End Load netlist data ... (date=08/27 00:05:46, total cpu=0:00:00.4, real=0:00:00.0, peak res=963.4M, current mem=963.4M)
[08/27 00:05:46    212s] Set top cell to croc_chip.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:05:46    213s] Type 'man IMPTS-282' for more detail.
[08/27 00:05:46    213s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/27 00:05:46    213s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:05:46    213s] Hooked 232 DB cells to tlib cells.
[08/27 00:05:46    213s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=971.2M, current mem=971.2M)
[08/27 00:05:46    213s] Starting recursive module instantiation check.
[08/27 00:05:46    213s] No recursion found.
[08/27 00:05:46    213s] Building hierarchical netlist for Cell croc_chip ...
[08/27 00:05:46    213s] *** Netlist is unique.
[08/27 00:05:46    213s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/27 00:05:46    213s] ** info: there are 329 modules.
[08/27 00:05:46    213s] ** info: there are 34132 stdCell insts.
[08/27 00:05:46    213s] ** info: there are 64 Pad insts.
[08/27 00:05:46    213s] ** info: there are 2 macros.
[08/27 00:05:46    213s] 
[08/27 00:05:46    213s] *** Memory Usage v#1 (Current mem = 1364.500M, initial mem = 273.906M) ***
[08/27 00:05:46    213s] *info: set bottom ioPad orient R0
[08/27 00:05:46    213s] Initializing I/O assignment ...
[08/27 00:05:46    213s] Adjusting Core to Bottom to: 210.1800.
[08/27 00:05:46    213s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:05:46    213s] Type 'man IMPFP-3961' for more detail.
[08/27 00:05:46    213s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 00:05:46    213s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 00:05:46    213s] Set Default Net Delay as 1000 ps.
[08/27 00:05:46    213s] Set Default Net Load as 0.5 pF. 
[08/27 00:05:46    213s] Set Default Input Pin Transition as 0.1 ps.
[08/27 00:05:47    213s] Extraction setup Started 
[08/27 00:05:47    213s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/27 00:05:47    213s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/27 00:05:47    213s] Type 'man IMPEXT-2773' for more detail.
[08/27 00:05:47    213s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:05:47    213s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:05:47    213s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:05:47    213s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:05:47    213s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:05:47    213s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:05:47    213s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:05:47    213s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:05:47    213s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:05:47    213s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:05:47    213s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:05:47    213s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:05:47    213s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:05:47    213s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:05:47    213s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:05:47    213s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:05:47    213s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:05:47    213s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:05:47    213s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:05:47    213s] Summary of Active RC-Corners : 
[08/27 00:05:47    213s]  
[08/27 00:05:47    213s]  Analysis View: func_view_wc
[08/27 00:05:47    213s]     RC-Corner Name        : default_rc_corner
[08/27 00:05:47    213s]     RC-Corner Index       : 0
[08/27 00:05:47    213s]     RC-Corner Temperature : 25 Celsius
[08/27 00:05:47    213s]     RC-Corner Cap Table   : ''
[08/27 00:05:47    213s]     RC-Corner PreRoute Res Factor         : 1
[08/27 00:05:47    213s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 00:05:47    213s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 00:05:47    213s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 00:05:47    213s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 00:05:47    213s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 00:05:47    213s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 00:05:47    213s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 00:05:47    213s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 00:05:47    213s]  
[08/27 00:05:47    213s]  Analysis View: func_view_bc
[08/27 00:05:47    213s]     RC-Corner Name        : default_rc_corner
[08/27 00:05:47    213s]     RC-Corner Index       : 0
[08/27 00:05:47    213s]     RC-Corner Temperature : 25 Celsius
[08/27 00:05:47    213s]     RC-Corner Cap Table   : ''
[08/27 00:05:47    213s]     RC-Corner PreRoute Res Factor         : 1
[08/27 00:05:47    213s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 00:05:47    213s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 00:05:47    213s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 00:05:47    213s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 00:05:47    213s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 00:05:47    213s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 00:05:47    213s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 00:05:47    213s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 00:05:47    213s] LayerId::1 widthSet size::1
[08/27 00:05:47    213s] LayerId::2 widthSet size::1
[08/27 00:05:47    213s] LayerId::3 widthSet size::1
[08/27 00:05:47    213s] LayerId::4 widthSet size::1
[08/27 00:05:47    213s] LayerId::5 widthSet size::1
[08/27 00:05:47    213s] LayerId::6 widthSet size::1
[08/27 00:05:47    213s] LayerId::7 widthSet size::1
[08/27 00:05:47    213s] Updating RC grid for preRoute extraction ...
[08/27 00:05:47    213s] Initializing multi-corner resistance tables ...
[08/27 00:05:47    214s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:05:47    214s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/27 00:05:47    214s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/27 00:05:47    214s] *Info: initialize multi-corner CTS.
[08/27 00:05:47    214s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=994.9M, current mem=994.9M)
[08/27 00:05:48    214s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 00:05:48    214s] Current (total cpu=0:03:35, real=0:14:11, peak res=1493.7M, current mem=1222.6M)
[08/27 00:05:48    214s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 00:05:48    214s] 
[08/27 00:05:48    214s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 00:05:48    214s] 
[08/27 00:05:48    214s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 00:05:48    214s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1248.3M, current mem=1248.3M)
[08/27 00:05:48    214s] Current (total cpu=0:03:35, real=0:14:11, peak res=1493.7M, current mem=1248.3M)
[08/27 00:05:48    214s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 00:05:48    214s] Current (total cpu=0:03:35, real=0:14:11, peak res=1493.7M, current mem=1248.3M)
[08/27 00:05:48    214s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 00:05:48    214s] 
[08/27 00:05:48    214s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 00:05:48    214s] 
[08/27 00:05:48    214s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 00:05:48    214s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1248.5M, current mem=1248.5M)
[08/27 00:05:48    214s] Current (total cpu=0:03:35, real=0:14:11, peak res=1493.7M, current mem=1248.5M)
[08/27 00:05:48    214s] Creating Cell Server ...(0, 1, 1, 1)
[08/27 00:05:48    214s] Summary for sequential cells identification: 
[08/27 00:05:48    214s]   Identified SBFF number: 3
[08/27 00:05:48    214s]   Identified MBFF number: 0
[08/27 00:05:48    214s]   Identified SB Latch number: 0
[08/27 00:05:48    214s]   Identified MB Latch number: 0
[08/27 00:05:48    214s]   Not identified SBFF number: 0
[08/27 00:05:48    214s]   Not identified MBFF number: 0
[08/27 00:05:48    214s]   Not identified SB Latch number: 0
[08/27 00:05:48    214s]   Not identified MB Latch number: 0
[08/27 00:05:48    214s]   Number of sequential cells which are not FFs: 7
[08/27 00:05:48    214s] Total number of combinational cells: 62
[08/27 00:05:48    214s] Total number of sequential cells: 10
[08/27 00:05:48    214s] Total number of tristate cells: 6
[08/27 00:05:48    214s] Total number of level shifter cells: 0
[08/27 00:05:48    214s] Total number of power gating cells: 0
[08/27 00:05:48    214s] Total number of isolation cells: 0
[08/27 00:05:48    214s] Total number of power switch cells: 0
[08/27 00:05:48    214s] Total number of pulse generator cells: 0
[08/27 00:05:48    214s] Total number of always on buffers: 0
[08/27 00:05:48    214s] Total number of retention cells: 0
[08/27 00:05:48    214s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/27 00:05:48    214s] Total number of usable buffers: 5
[08/27 00:05:48    214s] List of unusable buffers:
[08/27 00:05:48    214s] Total number of unusable buffers: 0
[08/27 00:05:48    214s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/27 00:05:48    214s] Total number of usable inverters: 5
[08/27 00:05:48    214s] List of unusable inverters:
[08/27 00:05:48    214s] Total number of unusable inverters: 0
[08/27 00:05:48    214s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/27 00:05:48    214s] Total number of identified usable delay cells: 3
[08/27 00:05:48    214s] List of identified unusable delay cells:
[08/27 00:05:48    214s] Total number of identified unusable delay cells: 0
[08/27 00:05:48    214s] Creating Cell Server, finished. 
[08/27 00:05:48    214s] 
[08/27 00:05:48    214s] Deleting Cell Server ...
[08/27 00:05:48    214s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1249.1M, current mem=1249.1M)
[08/27 00:05:48    214s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 00:05:48    214s] Summary for sequential cells identification: 
[08/27 00:05:48    214s]   Identified SBFF number: 3
[08/27 00:05:48    214s]   Identified MBFF number: 0
[08/27 00:05:48    214s]   Identified SB Latch number: 0
[08/27 00:05:48    214s]   Identified MB Latch number: 0
[08/27 00:05:48    214s]   Not identified SBFF number: 0
[08/27 00:05:48    214s]   Not identified MBFF number: 0
[08/27 00:05:48    214s]   Not identified SB Latch number: 0
[08/27 00:05:48    214s]   Not identified MB Latch number: 0
[08/27 00:05:48    214s]   Number of sequential cells which are not FFs: 7
[08/27 00:05:48    214s]  Visiting view : func_view_wc
[08/27 00:05:48    214s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 00:05:48    214s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 00:05:48    214s]  Visiting view : func_view_bc
[08/27 00:05:48    214s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 00:05:48    214s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 00:05:48    214s]  Setting StdDelay to 37.70
[08/27 00:05:48    214s] Creating Cell Server, finished. 
[08/27 00:05:48    214s] 
[08/27 00:05:48    214s] 
[08/27 00:05:48    214s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:05:48    214s] Severity  ID               Count  Summary                                  
[08/27 00:05:48    214s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/27 00:05:48    214s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/27 00:05:48    214s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 00:05:48    214s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 00:05:48    214s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/27 00:05:48    214s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/27 00:05:48    214s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/27 00:05:48    214s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/27 00:05:48    214s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/27 00:05:48    214s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/27 00:05:48    214s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 00:05:48    214s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/27 00:05:48    214s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/27 00:05:48    214s] *** Message Summary: 497 warning(s), 0 error(s)
[08/27 00:05:48    214s] 
[08/27 00:05:48    214s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 210 210 210 210
[08/27 00:05:48    214s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 209.760000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 00:05:48    214s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 209.760000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 00:05:48    214s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:05:48    214s] Type 'man IMPFP-3961' for more detail.
[08/27 00:05:48    214s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 00:05:48    214s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 00:05:48    214s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/27 00:05:48    214s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/27 00:05:48    214s] #% Begin save design ... (date=08/27 00:05:48, mem=1249.2M)
[08/27 00:05:48    214s] % Begin Save ccopt configuration ... (date=08/27 00:05:48, mem=1249.2M)
[08/27 00:05:48    215s] % End Save ccopt configuration ... (date=08/27 00:05:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1249.4M, current mem=1249.4M)
[08/27 00:05:48    215s] % Begin Save netlist data ... (date=08/27 00:05:48, mem=1249.4M)
[08/27 00:05:48    215s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 00:05:48    215s] % End Save netlist data ... (date=08/27 00:05:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=1251.0M, current mem=1251.0M)
[08/27 00:05:48    215s] Saving symbol-table file in separate thread ...
[08/27 00:05:48    215s] Saving congestion map file in separate thread ...
[08/27 00:05:48    215s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 00:05:48    215s] % Begin Save AAE data ... (date=08/27 00:05:48, mem=1251.5M)
[08/27 00:05:48    215s] Saving AAE Data ...
[08/27 00:05:48    215s] AAE DB initialization (MEM=1573.67 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 00:05:48    215s] % End Save AAE data ... (date=08/27 00:05:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1257.7M, current mem=1257.7M)
[08/27 00:05:48    215s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/27 00:05:48    215s] Saving mode setting ...
[08/27 00:05:48    215s] Saving global file ...
[08/27 00:05:48    215s] Saving Drc markers ...
[08/27 00:05:48    215s] ... No Drc file written since there is no markers found.
[08/27 00:05:48    215s] % Begin Save routing data ... (date=08/27 00:05:48, mem=1258.1M)
[08/27 00:05:48    215s] Saving route file ...
[08/27 00:05:49    215s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1574.2M) ***
[08/27 00:05:49    215s] % End Save routing data ... (date=08/27 00:05:49, total cpu=0:00:00.1, real=0:00:01.0, peak res=1258.3M, current mem=1258.3M)
[08/27 00:05:49    215s] Saving special route data file in separate thread ...
[08/27 00:05:49    215s] Saving PG Conn data in separate thread ...
[08/27 00:05:49    215s] Saving placement file in separate thread ...
[08/27 00:05:49    215s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 00:05:49    215s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:05:49    215s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:05:49    215s] Save Adaptive View Pruning View Names to Binary file
[08/27 00:05:49    215s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1588.2M) ***
[08/27 00:05:49    215s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:05:49    215s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/27 00:05:49    215s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1588.2M) ***
[08/27 00:05:49    215s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:05:49    215s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:05:49    215s] % Begin Save power constraints data ... (date=08/27 00:05:49, mem=1258.7M)
[08/27 00:05:49    215s] % End Save power constraints data ... (date=08/27 00:05:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1258.7M, current mem=1258.7M)
[08/27 00:05:54    220s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/27 00:05:54    220s] #% End save design ... (date=08/27 00:05:54, total cpu=0:00:05.4, real=0:00:06.0, peak res=1259.2M, current mem=1259.2M)
[08/27 00:05:54    220s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 00:05:54    220s] 
[08/27 00:05:54    220s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/27 00:05:54    220s] OPERPROF: Starting DPlace-Init at level 1, MEM:1566.2M
[08/27 00:05:54    220s] All LLGs are deleted
[08/27 00:05:54    220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1566.2M
[08/27 00:05:54    220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1566.2M
[08/27 00:05:54    220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1566.2M
[08/27 00:05:54    220s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1566.2M
[08/27 00:05:54    220s] Core basic site is CoreSite
[08/27 00:05:54    220s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:05:54    220s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:05:54    220s] SiteArray: use 2,580,480 bytes
[08/27 00:05:54    220s] SiteArray: current memory after site array memory allocation 1566.2M
[08/27 00:05:54    220s] SiteArray: FP blocked sites are writable
[08/27 00:05:54    220s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:05:54    220s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1566.2M
[08/27 00:05:54    220s] Process 0 wires and vias for routing blockage analysis
[08/27 00:05:54    220s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.001, MEM:1566.2M
[08/27 00:05:54    220s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.026, REAL:0.019, MEM:1566.2M
[08/27 00:05:54    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.031, MEM:1566.2M
[08/27 00:05:54    220s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1566.2MB).
[08/27 00:05:54    220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.090, MEM:1566.2M
[08/27 00:05:54    220s] *info: running library checker ... with 4 cpus
[08/27 00:05:54    220s] 
[08/27 00:05:54    220s] 
[08/27 00:05:54    220s] *info: total 81 cells checked.
[08/27 00:05:54    220s] [check_library] saving report file "check_library.rpt" ... 
[08/27 00:05:54    220s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/27 00:05:54    220s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1566.2M
[08/27 00:05:54    220s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1566.2M
[08/27 00:05:54    220s] All LLGs are deleted
[08/27 00:05:54    220s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1566.2M
[08/27 00:05:54    220s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1566.2M
[08/27 00:05:54    220s] [CPU] check_library (cpu=0:00:00.1, real=0:00:00.0, mem=1566.2MB) @(0:03:40 - 0:03:40).
[08/27 00:05:54    220s] <CMD> deleteRow -all
[08/27 00:05:54    220s] <CMD> initCoreRow
[08/27 00:05:54    220s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:05:54    220s] Type 'man IMPFP-3961' for more detail.
[08/27 00:05:54    220s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:05:54    220s] Type 'man IMPFP-3961' for more detail.
[08/27 00:05:55    220s] <CMD> cutRow
[08/27 00:05:55    220s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/27 00:05:55    220s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 00:05:55    220s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/27 00:05:55    220s] Checking routing tracks.....
[08/27 00:05:55    220s] Checking other grids.....
[08/27 00:05:55    220s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 00:05:55    220s] Checking core/die box is on Grid.....
[08/27 00:05:55    220s] **WARN: (IMPFP-7238):	CORE's corner: (389.7600000000 , 390.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 00:05:55    220s] **WARN: (IMPFP-7238):	CORE's corner: (1450.5600000000 , 1450.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 00:05:55    220s] Checking snap rule ......
[08/27 00:05:55    220s] Checking Row is on grid......
[08/27 00:05:55    220s] Checking AreaIO row.....
[08/27 00:05:55    220s] Checking row out of die ...
[08/27 00:05:55    220s] Checking routing blockage.....
[08/27 00:05:55    220s] Checking components.....
[08/27 00:05:55    220s] Checking IO Pads out of die...
[08/27 00:05:55    220s] Checking constraints (guide/region/fence).....
[08/27 00:05:55    220s] Checking groups.....
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] Checking Preroutes.....
[08/27 00:05:55    220s] No. of regular pre-routes not on tracks : 0 
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] Reporting Utilizations.....
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] Core utilization  = 67.634233
[08/27 00:05:55    220s] Effective Utilizations
[08/27 00:05:55    220s] Extracting standard cell pins and blockage ...... 
[08/27 00:05:55    220s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 00:05:55    220s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 00:05:55    220s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 00:05:55    220s] Type 'man IMPTR-2108' for more detail.
[08/27 00:05:55    220s]  As a result, your trialRoute congestion could be incorrect.
[08/27 00:05:55    220s] Pin and blockage extraction finished
[08/27 00:05:55    220s] Extracting macro/IO cell pins and blockage ...... 
[08/27 00:05:55    220s] Pin and blockage extraction finished
[08/27 00:05:55    220s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1566.2M
[08/27 00:05:55    220s] Core basic site is CoreSite
[08/27 00:05:55    220s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:05:55    220s] Fast DP-INIT is on for default
[08/27 00:05:55    220s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:05:55    220s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.017, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.025, MEM:1566.2M
[08/27 00:05:55    220s] Average module density = 0.677.
[08/27 00:05:55    220s] Density for the design = 0.677.
[08/27 00:05:55    220s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 618800 sites (1122751 um^2).
[08/27 00:05:55    220s] Pin Density = 0.2110.
[08/27 00:05:55    220s]             = total # of pins 130541 / total area 618800.
[08/27 00:05:55    220s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1566.2M
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:05:55    220s] Severity  ID               Count  Summary                                  
[08/27 00:05:55    220s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 00:05:55    220s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/27 00:05:55    220s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/27 00:05:55    220s] *** Message Summary: 4 warning(s), 0 error(s)
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 415.06}
[08/27 00:05:55    220s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 550.84}
[08/27 00:05:55    220s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/27 00:05:55    220s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/27 00:05:55    220s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/27 00:05:55    220s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/27 00:05:55    220s] OPERPROF: Starting checkPlace at level 1, MEM:1566.2M
[08/27 00:05:55    220s] All LLGs are deleted
[08/27 00:05:55    220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1566.2M
[08/27 00:05:55    220s] Core basic site is CoreSite
[08/27 00:05:55    220s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:05:55    220s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:05:55    220s] SiteArray: use 2,580,480 bytes
[08/27 00:05:55    220s] SiteArray: current memory after site array memory allocation 1566.2M
[08/27 00:05:55    220s] SiteArray: FP blocked sites are writable
[08/27 00:05:55    220s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:05:55    220s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1566.2M
[08/27 00:05:55    220s] Process 0 wires and vias for routing blockage analysis
[08/27 00:05:55    220s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.016, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.020, MEM:1566.2M
[08/27 00:05:55    220s] Begin checking placement ... (start mem=1566.2M, init mem=1566.2M)
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] Running CheckPlace using 4 threads!...
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] ...checkPlace MT is done!
[08/27 00:05:55    220s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:1566.2M
[08/27 00:05:55    220s] *info: Recommended don't use cell = 0           
[08/27 00:05:55    220s] *info: Placed = 2              (Fixed = 2)
[08/27 00:05:55    220s] *info: Unplaced = 34132       
[08/27 00:05:55    220s] Placement Density:63.97%(574165/897587)
[08/27 00:05:55    220s] Placement Density (including fixed std cells):63.97%(574165/897587)
[08/27 00:05:55    220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1566.2M
[08/27 00:05:55    220s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1566.2M)
[08/27 00:05:55    220s] OPERPROF: Finished checkPlace at level 1, CPU:0.078, REAL:0.074, MEM:1566.2M
[08/27 00:05:55    220s] ############################################################################
[08/27 00:05:55    220s] # Innovus Netlist Design Rule Check
[08/27 00:05:55    220s] # Wed Aug 27 00:05:55 2025

[08/27 00:05:55    220s] ############################################################################
[08/27 00:05:55    220s] Design: croc_chip
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] ------ Design Summary:
[08/27 00:05:55    220s] Total Standard Cell Number   (cells) : 34132
[08/27 00:05:55    220s] Total Block Cell Number      (cells) : 2
[08/27 00:05:55    220s] Total I/O Pad Cell Number    (cells) : 64
[08/27 00:05:55    220s] Total Standard Cell Area     ( um^2) : 574165.07
[08/27 00:05:55    220s] Total Block Cell Area        ( um^2) : 186361.07
[08/27 00:05:55    220s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] ------ Design Statistics:
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] Number of Instances            : 34198
[08/27 00:05:55    220s] Number of Non-uniquified Insts : 34197
[08/27 00:05:55    220s] Number of Nets                 : 40173
[08/27 00:05:55    220s] Average number of Pins per Net : 3.25
[08/27 00:05:55    220s] Maximum number of Pins in Net  : 5002
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] ------ I/O Port summary
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] Number of Primary I/O Ports    : 48
[08/27 00:05:55    220s] Number of Input Ports          : 9
[08/27 00:05:55    220s] Number of Output Ports         : 7
[08/27 00:05:55    220s] Number of Bidirectional Ports  : 32
[08/27 00:05:55    220s] Number of Power/Ground Ports   : 0
[08/27 00:05:55    220s] Number of Floating Ports                     *: 0
[08/27 00:05:55    220s] Number of Ports Connected to Multiple Pads   *: 0
[08/27 00:05:55    220s] Number of Ports Connected to Core Instances   : 0
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] ------ Design Rule Checking:
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] Number of Output Pins connect to Power/Ground *: 0
[08/27 00:05:55    220s] Number of Insts with Input Pins tied together ?: 100
[08/27 00:05:55    220s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/27 00:05:55    220s] Number of Input/InOut Floating Pins            : 0
[08/27 00:05:55    220s] Number of Output Floating Pins                 : 0
[08/27 00:05:55    220s] Number of Output Term Marked TieHi/Lo         *: 0
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/27 00:05:55    220s] Number of nets with tri-state drivers          : 32
[08/27 00:05:55    220s] Number of nets with parallel drivers           : 0
[08/27 00:05:55    220s] Number of nets with multiple drivers           : 0
[08/27 00:05:55    220s] Number of nets with no driver (No FanIn)       : 0
[08/27 00:05:55    220s] Number of Output Floating nets (No FanOut)     : 5291
[08/27 00:05:55    220s] Number of High Fanout nets (>50)               : 10
[08/27 00:05:55    220s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/27 00:05:55    220s] Checking for any assigns in the netlist...
[08/27 00:05:55    220s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/27 00:05:55    220s]   csr_pmp_cfg_o_0_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_1_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_2_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_3_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_4_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_5_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_6_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_7_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_8_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_9_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_10_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_11_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_12_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_13_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_14_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_15_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_16_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_17_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_18_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_19_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_20_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_21_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_22_ _3288_
[08/27 00:05:55    220s]   csr_pmp_cfg_o_23_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_0_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_1_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_2_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_3_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_4_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_5_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_6_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_7_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_8_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_9_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_10_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_11_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_12_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_13_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_14_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_15_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_16_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_17_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_18_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_19_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_20_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_21_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_22_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_23_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_24_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_25_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_26_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_27_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_28_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_29_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_30_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_31_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_32_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_33_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_34_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_35_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_36_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_37_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_38_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_39_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_40_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_41_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_42_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_43_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_44_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_45_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_46_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_47_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_48_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_49_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_50_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_51_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_52_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_53_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_54_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_55_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_56_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_57_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_58_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_59_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_60_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_61_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_62_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_63_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_64_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_65_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_66_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_67_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_68_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_69_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_70_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_71_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_72_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_73_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_74_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_75_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_76_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_77_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_78_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_79_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_80_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_81_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_82_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_83_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_84_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_85_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_86_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_87_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_88_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_89_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_90_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_91_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_92_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_93_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_94_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_95_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_96_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_97_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_98_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_99_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_100_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_101_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_102_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_103_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_104_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_105_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_106_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_107_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_108_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_109_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_110_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_111_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_112_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_113_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_114_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_115_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_116_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_117_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_118_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_119_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_120_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_121_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_122_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_123_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_124_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_125_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_126_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_127_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_128_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_129_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_130_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_131_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_132_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_133_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_134_ _3288_
[08/27 00:05:55    220s]   csr_pmp_addr_o_135_ _3288_
[08/27 00:05:55    220s]   csr_pmp_mseccfg_o_0_ _3288_
[08/27 00:05:55    220s]   csr_pmp_mseccfg_o_1_ _3288_
[08/27 00:05:55    220s]   csr_pmp_mseccfg_o_2_ _3288_
[08/27 00:05:55    220s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/27 00:05:55    220s]   data_addr_o_0_ _4950_
[08/27 00:05:55    220s]   data_addr_o_1_ _4950_
[08/27 00:05:55    220s]   instr_addr_o_0_ _4950_
[08/27 00:05:55    220s]   instr_addr_o_1_ _4950_
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 00:05:55    220s]   data_o_1_ async_data_i_1_
[08/27 00:05:55    220s]   data_o_0_ async_data_i_0_
[08/27 00:05:55    220s]   ack_dst_q async_ack_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 00:05:55    220s]   req_src_q async_req_o
[08/27 00:05:55    220s]   data_src_q_1_ async_data_o_1_
[08/27 00:05:55    220s]   data_src_q_0_ async_data_o_0_
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 00:05:55    220s]   ack_dst_q async_ack_o
[08/27 00:05:55    220s]   data_o_0_ async_data_i_0_
[08/27 00:05:55    220s]   data_o_1_ async_data_i_1_
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 00:05:55    220s]   req_src_q async_req_o
[08/27 00:05:55    220s]   data_src_q_1_ async_data_o_1_
[08/27 00:05:55    220s]   data_src_q_0_ async_data_o_0_
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/27 00:05:55    220s]   reg_q_2_ serial_o
[08/27 00:05:55    220s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/27 00:05:55    220s]   data_dst_q_9_ data_o_9_
[08/27 00:05:55    220s]   data_dst_q_8_ data_o_8_
[08/27 00:05:55    220s]   data_dst_q_7_ data_o_7_
[08/27 00:05:55    220s]   data_dst_q_6_ data_o_6_
[08/27 00:05:55    220s]   data_dst_q_5_ data_o_5_
[08/27 00:05:55    220s]   data_dst_q_4_ data_o_4_
[08/27 00:05:55    220s]   data_dst_q_40_ data_o_40_
[08/27 00:05:55    220s]   data_dst_q_3_ data_o_3_
[08/27 00:05:55    220s]   data_dst_q_39_ data_o_39_
[08/27 00:05:55    220s]   data_dst_q_38_ data_o_38_
[08/27 00:05:55    220s]   data_dst_q_37_ data_o_37_
[08/27 00:05:55    220s]   data_dst_q_36_ data_o_36_
[08/27 00:05:55    220s]   data_dst_q_35_ data_o_35_
[08/27 00:05:55    220s]   data_dst_q_34_ data_o_34_
[08/27 00:05:55    220s]   data_dst_q_33_ data_o_33_
[08/27 00:05:55    220s]   data_dst_q_32_ data_o_32_
[08/27 00:05:55    220s]   data_dst_q_31_ data_o_31_
[08/27 00:05:55    220s]   data_dst_q_30_ data_o_30_
[08/27 00:05:55    220s]   data_dst_q_2_ data_o_2_
[08/27 00:05:55    220s]   data_dst_q_29_ data_o_29_
[08/27 00:05:55    220s]   data_dst_q_28_ data_o_28_
[08/27 00:05:55    220s]   data_dst_q_27_ data_o_27_
[08/27 00:05:55    220s]   data_dst_q_26_ data_o_26_
[08/27 00:05:55    220s]   data_dst_q_25_ data_o_25_
[08/27 00:05:55    220s]   data_dst_q_24_ data_o_24_
[08/27 00:05:55    220s]   data_dst_q_23_ data_o_23_
[08/27 00:05:55    220s]   data_dst_q_22_ data_o_22_
[08/27 00:05:55    220s]   data_dst_q_21_ data_o_21_
[08/27 00:05:55    220s]   data_dst_q_20_ data_o_20_
[08/27 00:05:55    220s]   data_dst_q_1_ data_o_1_
[08/27 00:05:55    220s]   data_dst_q_19_ data_o_19_
[08/27 00:05:55    220s]   data_dst_q_18_ data_o_18_
[08/27 00:05:55    220s]   data_dst_q_17_ data_o_17_
[08/27 00:05:55    220s]   data_dst_q_16_ data_o_16_
[08/27 00:05:55    220s]   data_dst_q_15_ data_o_15_
[08/27 00:05:55    220s]   data_dst_q_14_ data_o_14_
[08/27 00:05:55    220s]   data_dst_q_13_ data_o_13_
[08/27 00:05:55    220s]   data_dst_q_12_ data_o_12_
[08/27 00:05:55    220s]   data_dst_q_11_ data_o_11_
[08/27 00:05:55    220s]   data_dst_q_10_ data_o_10_
[08/27 00:05:55    220s]   data_dst_q_0_ data_o_0_
[08/27 00:05:55    220s]   ack_dst_q async_ack_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/27 00:05:55    220s]   reg_q_2_ serial_o
[08/27 00:05:55    220s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/27 00:05:55    220s]   req_src_q async_req_o
[08/27 00:05:55    220s]   data_src_q_9_ async_data_o_9_
[08/27 00:05:55    220s]   data_src_q_8_ async_data_o_8_
[08/27 00:05:55    220s]   data_src_q_7_ async_data_o_7_
[08/27 00:05:55    220s]   data_src_q_6_ async_data_o_6_
[08/27 00:05:55    220s]   data_src_q_5_ async_data_o_5_
[08/27 00:05:55    220s]   data_src_q_4_ async_data_o_4_
[08/27 00:05:55    220s]   data_src_q_40_ async_data_o_40_
[08/27 00:05:55    220s]   data_src_q_3_ async_data_o_3_
[08/27 00:05:55    220s]   data_src_q_39_ async_data_o_39_
[08/27 00:05:55    220s]   data_src_q_38_ async_data_o_38_
[08/27 00:05:55    220s]   data_src_q_37_ async_data_o_37_
[08/27 00:05:55    220s]   data_src_q_36_ async_data_o_36_
[08/27 00:05:55    220s]   data_src_q_35_ async_data_o_35_
[08/27 00:05:55    220s]   data_src_q_34_ async_data_o_34_
[08/27 00:05:55    220s]   data_src_q_33_ async_data_o_33_
[08/27 00:05:55    220s]   data_src_q_32_ async_data_o_32_
[08/27 00:05:55    220s]   data_src_q_31_ async_data_o_31_
[08/27 00:05:55    220s]   data_src_q_30_ async_data_o_30_
[08/27 00:05:55    220s]   data_src_q_2_ async_data_o_2_
[08/27 00:05:55    220s]   data_src_q_29_ async_data_o_29_
[08/27 00:05:55    220s]   data_src_q_28_ async_data_o_28_
[08/27 00:05:55    220s]   data_src_q_27_ async_data_o_27_
[08/27 00:05:55    220s]   data_src_q_26_ async_data_o_26_
[08/27 00:05:55    220s]   data_src_q_25_ async_data_o_25_
[08/27 00:05:55    220s]   data_src_q_24_ async_data_o_24_
[08/27 00:05:55    220s]   data_src_q_23_ async_data_o_23_
[08/27 00:05:55    220s]   data_src_q_22_ async_data_o_22_
[08/27 00:05:55    220s]   data_src_q_21_ async_data_o_21_
[08/27 00:05:55    220s]   data_src_q_20_ async_data_o_20_
[08/27 00:05:55    220s]   data_src_q_1_ async_data_o_1_
[08/27 00:05:55    220s]   data_src_q_19_ async_data_o_19_
[08/27 00:05:55    220s]   data_src_q_18_ async_data_o_18_
[08/27 00:05:55    220s]   data_src_q_17_ async_data_o_17_
[08/27 00:05:55    220s]   data_src_q_16_ async_data_o_16_
[08/27 00:05:55    220s]   data_src_q_15_ async_data_o_15_
[08/27 00:05:55    220s]   data_src_q_14_ async_data_o_14_
[08/27 00:05:55    220s]   data_src_q_13_ async_data_o_13_
[08/27 00:05:55    220s]   data_src_q_12_ async_data_o_12_
[08/27 00:05:55    220s]   data_src_q_11_ async_data_o_11_
[08/27 00:05:55    220s]   data_src_q_10_ async_data_o_10_
[08/27 00:05:55    220s]   data_src_q_0_ async_data_o_0_
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 00:05:55    220s]   data_o_1_ async_data_i_1_
[08/27 00:05:55    220s]   data_o_0_ async_data_i_0_
[08/27 00:05:55    220s]   ack_dst_q async_ack_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 00:05:55    220s]   req_src_q async_req_o
[08/27 00:05:55    220s]   data_src_q_1_ async_data_o_1_
[08/27 00:05:55    220s]   data_src_q_0_ async_data_o_0_
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 00:05:55    220s]   data_o_1_ async_data_i_1_
[08/27 00:05:55    220s]   data_o_0_ async_data_i_0_
[08/27 00:05:55    220s]   ack_dst_q async_ack_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 00:05:55    220s]   req_src_q async_req_o
[08/27 00:05:55    220s]   data_src_q_1_ async_data_o_1_
[08/27 00:05:55    220s]   data_src_q_0_ async_data_o_0_
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/27 00:05:55    220s]   reg_q_2_ serial_o
[08/27 00:05:55    220s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/27 00:05:55    220s]   data_dst_q_9_ data_o_9_
[08/27 00:05:55    220s]   data_dst_q_8_ data_o_8_
[08/27 00:05:55    220s]   data_dst_q_7_ data_o_7_
[08/27 00:05:55    220s]   data_dst_q_6_ data_o_6_
[08/27 00:05:55    220s]   data_dst_q_5_ data_o_5_
[08/27 00:05:55    220s]   data_dst_q_4_ data_o_4_
[08/27 00:05:55    220s]   data_dst_q_3_ data_o_3_
[08/27 00:05:55    220s]   data_dst_q_33_ data_o_33_
[08/27 00:05:55    220s]   data_dst_q_32_ data_o_32_
[08/27 00:05:55    220s]   data_dst_q_31_ data_o_31_
[08/27 00:05:55    220s]   data_dst_q_30_ data_o_30_
[08/27 00:05:55    220s]   data_dst_q_2_ data_o_2_
[08/27 00:05:55    220s]   data_dst_q_29_ data_o_29_
[08/27 00:05:55    220s]   data_dst_q_28_ data_o_28_
[08/27 00:05:55    220s]   data_dst_q_27_ data_o_27_
[08/27 00:05:55    220s]   data_dst_q_26_ data_o_26_
[08/27 00:05:55    220s]   data_dst_q_25_ data_o_25_
[08/27 00:05:55    220s]   data_dst_q_24_ data_o_24_
[08/27 00:05:55    220s]   data_dst_q_23_ data_o_23_
[08/27 00:05:55    220s]   data_dst_q_22_ data_o_22_
[08/27 00:05:55    220s]   data_dst_q_21_ data_o_21_
[08/27 00:05:55    220s]   data_dst_q_20_ data_o_20_
[08/27 00:05:55    220s]   data_dst_q_1_ data_o_1_
[08/27 00:05:55    220s]   data_dst_q_19_ data_o_19_
[08/27 00:05:55    220s]   data_dst_q_18_ data_o_18_
[08/27 00:05:55    220s]   data_dst_q_17_ data_o_17_
[08/27 00:05:55    220s]   data_dst_q_16_ data_o_16_
[08/27 00:05:55    220s]   data_dst_q_15_ data_o_15_
[08/27 00:05:55    220s]   data_dst_q_14_ data_o_14_
[08/27 00:05:55    220s]   data_dst_q_13_ data_o_13_
[08/27 00:05:55    220s]   data_dst_q_12_ data_o_12_
[08/27 00:05:55    220s]   data_dst_q_11_ data_o_11_
[08/27 00:05:55    220s]   data_dst_q_10_ data_o_10_
[08/27 00:05:55    220s]   data_dst_q_0_ data_o_0_
[08/27 00:05:55    220s]   ack_dst_q async_ack_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/27 00:05:55    220s]   reg_q_2_ serial_o
[08/27 00:05:55    220s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/27 00:05:55    220s]   req_src_q async_req_o
[08/27 00:05:55    220s]   data_src_q_9_ async_data_o_9_
[08/27 00:05:55    220s]   data_src_q_8_ async_data_o_8_
[08/27 00:05:55    220s]   data_src_q_7_ async_data_o_7_
[08/27 00:05:55    220s]   data_src_q_6_ async_data_o_6_
[08/27 00:05:55    220s]   data_src_q_5_ async_data_o_5_
[08/27 00:05:55    220s]   data_src_q_4_ async_data_o_4_
[08/27 00:05:55    220s]   data_src_q_3_ async_data_o_3_
[08/27 00:05:55    220s]   data_src_q_33_ async_data_o_33_
[08/27 00:05:55    220s]   data_src_q_32_ async_data_o_32_
[08/27 00:05:55    220s]   data_src_q_31_ async_data_o_31_
[08/27 00:05:55    220s]   data_src_q_30_ async_data_o_30_
[08/27 00:05:55    220s]   data_src_q_2_ async_data_o_2_
[08/27 00:05:55    220s]   data_src_q_29_ async_data_o_29_
[08/27 00:05:55    220s]   data_src_q_28_ async_data_o_28_
[08/27 00:05:55    220s]   data_src_q_27_ async_data_o_27_
[08/27 00:05:55    220s]   data_src_q_26_ async_data_o_26_
[08/27 00:05:55    220s]   data_src_q_25_ async_data_o_25_
[08/27 00:05:55    220s]   data_src_q_24_ async_data_o_24_
[08/27 00:05:55    220s]   data_src_q_23_ async_data_o_23_
[08/27 00:05:55    220s]   data_src_q_22_ async_data_o_22_
[08/27 00:05:55    220s]   data_src_q_21_ async_data_o_21_
[08/27 00:05:55    220s]   data_src_q_20_ async_data_o_20_
[08/27 00:05:55    220s]   data_src_q_1_ async_data_o_1_
[08/27 00:05:55    220s]   data_src_q_19_ async_data_o_19_
[08/27 00:05:55    220s]   data_src_q_18_ async_data_o_18_
[08/27 00:05:55    220s]   data_src_q_17_ async_data_o_17_
[08/27 00:05:55    220s]   data_src_q_16_ async_data_o_16_
[08/27 00:05:55    220s]   data_src_q_15_ async_data_o_15_
[08/27 00:05:55    220s]   data_src_q_14_ async_data_o_14_
[08/27 00:05:55    220s]   data_src_q_13_ async_data_o_13_
[08/27 00:05:55    220s]   data_src_q_12_ async_data_o_12_
[08/27 00:05:55    220s]   data_src_q_11_ async_data_o_11_
[08/27 00:05:55    220s]   data_src_q_10_ async_data_o_10_
[08/27 00:05:55    220s]   data_src_q_0_ async_data_o_0_
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/27 00:05:55    220s]   obi_rsp_o_6_ _0946_
[08/27 00:05:55    220s]   obi_rsp_o_5_ _0946_
[08/27 00:05:55    220s]   obi_rsp_o_2_ _0946_
[08/27 00:05:55    220s]   obi_rsp_o_1_ obi_req_i_0_
[08/27 00:05:55    220s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/27 00:05:55    220s]   reg_rsp_o_0_ _235_
[08/27 00:05:55    220s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/27 00:05:55    220s]   r_opc_o _1470_
[08/27 00:05:55    220s]   gnt_o _1469_
[08/27 00:05:55    220s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/27 00:05:55    220s]   reg_rsp_o_33_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_32_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_1_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_10_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_11_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_12_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_13_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_14_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_15_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_16_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_17_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_18_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_19_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_20_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_21_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_22_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_23_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_24_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_25_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_26_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_27_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_28_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_29_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_30_ _05969_
[08/27 00:05:55    220s]   reg_rsp_o_31_ _05969_
[08/27 00:05:55    220s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/27 00:05:55    220s]   user_sbr_obi_req_o_73_ _3688_
[08/27 00:05:55    220s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/27 00:05:55    220s]   reg_q_1_ serial_o
[08/27 00:05:55    220s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_38_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_34_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_33_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_37_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_36_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_32_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_35_ _40_
[08/27 00:05:55    220s]   interrupts_o_0_ _41_
[08/27 00:05:55    220s]   interrupts_o_1_ _41_
[08/27 00:05:55    220s]   interrupts_o_2_ _41_
[08/27 00:05:55    220s]   interrupts_o_3_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_0_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_1_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_2_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_3_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_4_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_5_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_6_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_7_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_8_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_9_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_10_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_11_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_12_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_13_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_14_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_15_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_16_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_17_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_18_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_19_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_20_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_21_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_22_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_23_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_24_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_25_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_26_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_27_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_28_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_29_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_30_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_31_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_32_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_33_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_34_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_35_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_36_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_37_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_38_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_39_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_40_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_41_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_42_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_43_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_44_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_45_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_46_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_47_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_48_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_49_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_50_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_51_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_52_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_53_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_54_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_55_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_56_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_57_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_58_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_59_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_60_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_61_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_62_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_63_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_64_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_65_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_66_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_67_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_68_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_69_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_70_ _41_
[08/27 00:05:55    220s]   user_mgr_obi_req_o_71_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_2_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_3_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_7_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_8_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_9_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_10_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_11_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_12_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_13_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_14_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_15_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_16_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_17_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_18_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_19_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_20_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_21_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_22_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_23_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_24_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_25_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_26_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_27_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_28_ _41_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_29_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_30_ _40_
[08/27 00:05:55    220s]   user_sbr_obi_rsp_o_31_ _41_
[08/27 00:05:55    220s] Checking routing tracks.....
[08/27 00:05:55    220s] Checking other grids.....
[08/27 00:05:55    220s] Checking routing blockage.....
[08/27 00:05:55    220s] Checking components.....
[08/27 00:05:55    220s] Checking constraints (guide/region/fence).....
[08/27 00:05:55    220s] Checking groups.....
[08/27 00:05:55    220s] Checking Ptn Core Box.....
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] Checking Preroutes.....
[08/27 00:05:55    220s] No. of regular pre-routes not on tracks : 0 
[08/27 00:05:55    220s]  Design check done.
[08/27 00:05:55    220s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:05:55    220s] Severity  ID               Count  Summary                                  
[08/27 00:05:55    220s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/27 00:05:55    220s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/27 00:05:55    220s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/27 00:05:55    220s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/27 00:05:55    220s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/27 00:05:55    220s] *** Message Summary: 5 warning(s), 0 error(s)
[08/27 00:05:55    220s] 
[08/27 00:05:55    220s] <CMD> clearGlobalNets
[08/27 00:05:55    220s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/27 00:05:55    220s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/27 00:05:55    220s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/27 00:05:55    220s] <CMD> addEndCap
[08/27 00:05:55    220s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/27 00:05:55    220s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/27 00:05:55    220s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/27 00:05:55    220s] OPERPROF: Starting DPlace-Init at level 1, MEM:1566.2M
[08/27 00:05:55    220s] #spOpts: VtWidth 
[08/27 00:05:55    220s] All LLGs are deleted
[08/27 00:05:55    220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1566.2M
[08/27 00:05:55    220s] Core basic site is CoreSite
[08/27 00:05:55    220s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:05:55    220s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:05:55    220s] SiteArray: use 2,580,480 bytes
[08/27 00:05:55    220s] SiteArray: current memory after site array memory allocation 1566.2M
[08/27 00:05:55    220s] SiteArray: FP blocked sites are writable
[08/27 00:05:55    220s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:05:55    220s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1566.2M
[08/27 00:05:55    220s] Process 0 wires and vias for routing blockage analysis
[08/27 00:05:55    220s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.025, REAL:0.019, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.028, MEM:1566.2M
[08/27 00:05:55    220s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1566.2MB).
[08/27 00:05:55    220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.068, REAL:0.062, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1566.2M
[08/27 00:05:55    220s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.007, REAL:0.007, MEM:1566.2M
[08/27 00:05:55    220s] Minimum row-size in sites for endcap insertion = 7.
[08/27 00:05:55    220s] Minimum number of sites for row blockage       = 1.
[08/27 00:05:55    221s] Inserted 354 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 00:05:55    221s] Inserted 354 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 00:05:55    221s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1566.2M
[08/27 00:05:55    221s] For 708 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/27 00:05:55    221s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.002, REAL:0.002, MEM:1566.2M
[08/27 00:05:55    221s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1566.2M
[08/27 00:05:55    221s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1566.2M
[08/27 00:05:55    221s] All LLGs are deleted
[08/27 00:05:55    221s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1566.2M
[08/27 00:05:55    221s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1566.2M
[08/27 00:05:55    221s] <CMD> verifyEndCap
[08/27 00:05:55    221s] 
[08/27 00:05:55    221s] ******Begin verifyEndCap******
[08/27 00:05:55    221s] End edge value: 1
[08/27 00:05:55    221s] Outter corner value: 0
[08/27 00:05:55    221s] Inner corner  value: 0
[08/27 00:05:55    221s] Found no problem.
[08/27 00:05:55    221s] ******End verifyEndCap******
[08/27 00:05:55    221s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/27 00:05:55    221s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/27 00:05:55    221s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/27 00:05:55    221s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/27 00:05:55    221s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/27 00:05:55    221s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/27 00:05:55    221s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{610.07 405.06 1414.55 679.62}}
[08/27 00:05:55    221s] # set corebox [dbget top.fplan.coreBox]
# sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[08/27 00:05:55    221s] #% Begin sroute (date=08/27 00:05:55, mem=1269.2M)
[08/27 00:05:55    221s] *** Begin SPECIAL ROUTE on Wed Aug 27 00:05:55 2025 ***
[08/27 00:05:55    221s] SPECIAL ROUTE ran on directory: /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd
[08/27 00:05:55    221s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap-1 (Linux 5.14.0-570.32.1.el9_6.x86_64 x86_64 2.60Ghz)
[08/27 00:05:55    221s] 
[08/27 00:05:55    221s] Begin option processing ...
[08/27 00:05:55    221s] srouteConnectPowerBump set to false
[08/27 00:05:55    221s] routeSelectNet set to "VDD VSS"
[08/27 00:05:55    221s] routeSpecial set to true
[08/27 00:05:55    221s] srouteBlockPin set to "useLef"
[08/27 00:05:55    221s] srouteBottomLayerLimit set to 1
[08/27 00:05:55    221s] srouteBottomTargetLayerLimit set to 1
[08/27 00:05:55    221s] srouteConnectConverterPin set to false
[08/27 00:05:55    221s] srouteConnectPadPin set to false
[08/27 00:05:55    221s] srouteCrossoverViaBottomLayer set to 1
[08/27 00:05:55    221s] srouteCrossoverViaTopLayer set to 7
[08/27 00:05:55    221s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/27 00:05:55    221s] srouteFollowCorePinEnd set to 3
[08/27 00:05:55    221s] srouteFollowPadPin set to false
[08/27 00:05:55    221s] srouteJogControl set to "preferWithChanges differentLayer"
[08/27 00:05:55    221s] sroutePadPinAllPorts set to true
[08/27 00:05:55    221s] sroutePreserveExistingRoutes set to true
[08/27 00:05:55    221s] srouteRoutePowerBarPortOnBothDir set to true
[08/27 00:05:55    221s] srouteStopBlockPin set to "nearestTarget"
[08/27 00:05:55    221s] srouteTopLayerLimit set to 7
[08/27 00:05:55    221s] srouteTopTargetLayerLimit set to 7
[08/27 00:05:55    221s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2447.00 megs.
[08/27 00:05:55    221s] 
[08/27 00:05:55    221s] Reading DB technology information...
[08/27 00:05:55    221s] Finished reading DB technology information.
[08/27 00:05:55    221s] Reading floorplan and netlist information...
[08/27 00:05:55    221s] Finished reading floorplan and netlist information.
[08/27 00:05:55    221s] Read in 15 layers, 7 routing layers, 1 overlap layer
[08/27 00:05:55    221s] Read in 89 macros, 57 used
[08/27 00:05:55    221s] Read in 821 components
[08/27 00:05:55    221s]   755 core components: 47 unplaced, 0 placed, 708 fixed
[08/27 00:05:55    221s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[08/27 00:05:55    221s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[08/27 00:05:55    221s] Read in 48 logical pins
[08/27 00:05:55    221s] Read in 4 blockages
[08/27 00:05:55    221s] Read in 48 nets
[08/27 00:05:55    221s] Read in 2 special nets
[08/27 00:05:55    221s] Read in 1522 terminals
[08/27 00:05:55    221s] 2 nets selected.
[08/27 00:05:55    221s] 
[08/27 00:05:55    221s] Begin power routing ...
[08/27 00:05:55    221s] CPU time for FollowPin 0 seconds
[08/27 00:05:55    221s] CPU time for FollowPin 0 seconds
[08/27 00:05:55    221s]   Number of Block ports routed: 0  open: 400
[08/27 00:05:55    221s]   Number of Stripe ports routed: 0
[08/27 00:05:55    221s]   Number of Core ports routed: 0  open: 708
[08/27 00:05:55    221s]   Number of Power Bump ports routed: 0
[08/27 00:05:55    221s]   Number of Followpin connections: 354
[08/27 00:05:55    221s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2450.00 megs.
[08/27 00:05:55    221s] 
[08/27 00:05:55    221s] 
[08/27 00:05:55    221s] 
[08/27 00:05:55    221s]  Begin updating DB with routing results ...
[08/27 00:05:55    221s]  Updating DB with 0 via definition ...
[08/27 00:05:55    221s] sroute created 354 wires.
[08/27 00:05:55    221s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/27 00:05:55    221s] +--------+----------------+----------------+
[08/27 00:05:55    221s] |  Layer |     Created    |     Deleted    |
[08/27 00:05:55    221s] +--------+----------------+----------------+
[08/27 00:05:55    221s] | Metal1 |       354      |       NA       |
[08/27 00:05:55    221s] +--------+----------------+----------------+
[08/27 00:05:55    221s] #% End sroute (date=08/27 00:05:55, total cpu=0:00:00.2, real=0:00:00.0, peak res=1274.1M, current mem=1274.1M)
[08/27 00:05:55    221s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 00:05:55    221s] # setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[08/27 00:05:55    221s] # addstripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:05:55    221s] 
[08/27 00:05:55    221s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1566.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_426' was increased to (1449.180054 911.640015) (1450.560059 915.659973) because cell geometry (1449.180054 915.179993) (1450.560059 915.659973) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_425' was increased to (389.760010 911.640015) (391.140015 915.659973) because cell geometry (389.760010 915.179993) (391.140015 915.659973) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_424' was increased to (1449.180054 907.859985) (1450.560059 911.880005) because cell geometry (1449.180054 911.400024) (1450.560059 911.880005) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_423' was increased to (389.760010 907.859985) (391.140015 911.880005) because cell geometry (389.760010 911.400024) (391.140015 911.880005) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_64' was increased to (608.219971 454.260010) (609.599976 458.279999) because cell geometry (608.219971 457.799988) (609.599976 458.279999) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_63' was increased to (389.760010 454.260010) (391.140015 458.279999) because cell geometry (389.760010 457.799988) (391.140015 458.279999) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_59' was increased to (389.760010 450.480011) (391.140015 454.500000) because cell geometry (389.760010 454.019989) (391.140015 454.500000) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_55' was increased to (389.760010 446.700012) (391.140015 450.720001) because cell geometry (389.760010 450.239990) (391.140015 450.720001) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_51' was increased to (389.760010 442.920013) (391.140015 446.940002) because cell geometry (389.760010 446.459991) (391.140015 446.940002) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_47' was increased to (389.760010 439.140015) (391.140015 443.160004) because cell geometry (389.760010 442.679993) (391.140015 443.160004) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_43' was increased to (389.760010 435.359985) (391.140015 439.380005) because cell geometry (389.760010 438.899994) (391.140015 439.380005) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_31' was increased to (389.760010 424.019989) (391.140015 428.040009) because cell geometry (389.760010 427.559998) (391.140015 428.040009) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_27' was increased to (389.760010 420.239990) (391.140015 424.260010) because cell geometry (389.760010 423.779999) (391.140015 424.260010) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_23' was increased to (389.760010 416.459991) (391.140015 420.480011) because cell geometry (389.760010 420.000000) (391.140015 420.480011) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_19' was increased to (389.760010 412.679993) (391.140015 416.700012) because cell geometry (389.760010 416.220001) (391.140015 416.700012) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_15' was increased to (389.760010 408.899994) (391.140015 412.920013) because cell geometry (389.760010 412.440002) (391.140015 412.920013) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_11' was increased to (389.760010 405.119995) (391.140015 409.140015) because cell geometry (389.760010 408.660004) (391.140015 409.140015) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_7' was increased to (389.760010 401.339996) (391.140015 405.359985) because cell geometry (389.760010 404.880005) (391.140015 405.359985) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_5' was increased to (389.760010 397.559998) (391.140015 401.579987) because cell geometry (389.760010 401.100006) (391.140015 401.579987) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_3' was increased to (389.760010 393.779999) (391.140015 397.799988) because cell geometry (389.760010 397.320007) (391.140015 397.799988) was outside the original block boundary.
[08/27 00:05:55    221s] Type 'man IMPPP-133' for more detail.
[08/27 00:05:55    221s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[08/27 00:05:55    221s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:05:55    221s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:55    221s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:55    221s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:55    221s] Starting stripe generation ...
[08/27 00:05:55    221s] Non-Default Mode Option Settings :
[08/27 00:05:55    221s]   -stapling_nets_style side_to_side
[08/27 00:05:55    221s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:56    221s] Stripe generation is complete.
[08/27 00:05:56    221s] vias are now being generated.
[08/27 00:05:56    221s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:56    221s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:56    221s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:56    221s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:56    221s] addStripe created 352 wires.
[08/27 00:05:56    221s] ViaGen created 32018 vias, deleted 0 via to avoid violation.
[08/27 00:05:56    221s] +--------+----------------+----------------+
[08/27 00:05:56    221s] |  Layer |     Created    |     Deleted    |
[08/27 00:05:56    221s] +--------+----------------+----------------+
[08/27 00:05:56    221s] |  Via1  |      16009     |        0       |
[08/27 00:05:56    221s] |  Via2  |      16009     |        0       |
[08/27 00:05:56    221s] | Metal3 |       352      |       NA       |
[08/27 00:05:56    221s] +--------+----------------+----------------+
[08/27 00:05:56    221s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 00:05:56    222s] -stacked_via_bottom_layer bottomLayer
[08/27 00:05:56    222s] -stacked_via_top_layer topLayer
[08/27 00:05:56    222s] -stapling_nets_style end_to_end
[08/27 00:05:56    222s] # setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[08/27 00:05:56    222s] # addstripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area $corebox
<CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:05:56    222s] 
[08/27 00:05:56    222s] **ERROR: (IMPPP-305):	The absolute limits start 15.000000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1566.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:56    222s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:56    222s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:56    222s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:56    222s] Starting stripe generation ...
[08/27 00:05:56    222s] Non-Default Mode Option Settings :
[08/27 00:05:56    222s]   -stapling_nets_style side_to_side
[08/27 00:05:56    222s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:57    222s] Stripe generation is complete.
[08/27 00:05:57    222s] vias are now being generated.
[08/27 00:05:57    222s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:57    222s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:57    222s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:57    222s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:57    222s] addStripe created 86 wires.
[08/27 00:05:57    222s] ViaGen created 4132 vias, deleted 0 via to avoid violation.
[08/27 00:05:57    222s] +--------+----------------+----------------+
[08/27 00:05:57    222s] |  Layer |     Created    |     Deleted    |
[08/27 00:05:57    222s] +--------+----------------+----------------+
[08/27 00:05:57    222s] |  Via3  |      4132      |        0       |
[08/27 00:05:57    222s] | Metal4 |       86       |       NA       |
[08/27 00:05:57    222s] +--------+----------------+----------------+
[08/27 00:05:57    222s] # setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[08/27 00:05:57    222s] # addstripe -layer Metal5 -direction vertical   -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:05:57    222s] 
[08/27 00:05:57    222s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1566.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:57    222s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:57    222s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:57    222s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:57    222s] Starting stripe generation ...
[08/27 00:05:57    222s] Non-Default Mode Option Settings :
[08/27 00:05:57    222s]   -stapling_nets_style side_to_side
[08/27 00:05:57    222s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:57    222s] Stripe generation is complete.
[08/27 00:05:57    222s] vias are now being generated.
[08/27 00:05:57    222s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:57    222s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:57    222s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:58    222s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:58    222s] addStripe created 250 wires.
[08/27 00:05:58    222s] ViaGen created 3890 vias, deleted 0 via to avoid violation.
[08/27 00:05:58    222s] +--------+----------------+----------------+
[08/27 00:05:58    222s] |  Layer |     Created    |     Deleted    |
[08/27 00:05:58    222s] +--------+----------------+----------------+
[08/27 00:05:58    222s] |  Via4  |      3890      |        0       |
[08/27 00:05:58    222s] | Metal5 |       250      |       NA       |
[08/27 00:05:58    222s] +--------+----------------+----------------+
[08/27 00:05:58    222s] # setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[08/27 00:05:58    222s] # addstripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area $corebox
<CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:05:58    222s] 
[08/27 00:05:58    222s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1566.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:58    222s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:58    222s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:58    222s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:58    222s] Starting stripe generation ...
[08/27 00:05:58    222s] Non-Default Mode Option Settings :
[08/27 00:05:58    222s]   -stapling_nets_style side_to_side
[08/27 00:05:58    222s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:58    222s] Stripe generation is complete.
[08/27 00:05:58    222s] vias are now being generated.
[08/27 00:05:58    222s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:58    223s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:58    223s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:58    223s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:58    223s] addStripe created 71 wires.
[08/27 00:05:58    223s] ViaGen created 4069 vias, deleted 0 via to avoid violation.
[08/27 00:05:58    223s] +--------+----------------+----------------+
[08/27 00:05:58    223s] |  Layer |     Created    |     Deleted    |
[08/27 00:05:58    223s] +--------+----------------+----------------+
[08/27 00:05:58    223s] | TopVia1|      4069      |        0       |
[08/27 00:05:58    223s] |TopMetal1|       71       |       NA       |
[08/27 00:05:58    223s] +--------+----------------+----------------+
[08/27 00:05:58    223s] # setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[08/27 00:05:58    223s] # addstripe -layer TopMetal2 -direction vertical   -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area $corebox
<CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:05:58    223s] 
[08/27 00:05:58    223s] Initialize fgc environment(mem: 1566.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:01.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Starting stripe generation ...
[08/27 00:05:59    223s] Non-Default Mode Option Settings :
[08/27 00:05:59    223s]   -stapling_nets_style side_to_side
[08/27 00:05:59    223s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[08/27 00:05:59    223s] Type 'man IMPPP-4055' for more detail.
[08/27 00:05:59    223s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1566.5M)
[08/27 00:05:59    223s] Stripe generation is complete.
[08/27 00:05:59    223s] vias are now being generated.
[08/27 00:05:59    223s] addStripe created 71 wires.
[08/27 00:05:59    223s] ViaGen created 2521 vias, deleted 0 via to avoid violation.
[08/27 00:05:59    223s] +--------+----------------+----------------+
[08/27 00:05:59    223s] |  Layer |     Created    |     Deleted    |
[08/27 00:05:59    223s] +--------+----------------+----------------+
[08/27 00:05:59    223s] | TopVia2|      2521      |        0       |
[08/27 00:05:59    223s] |TopMetal2|       71       |       NA       |
[08/27 00:05:59    223s] +--------+----------------+----------------+
[08/27 00:05:59    223s] # deleteRouteBlk -name sram_rblk
<CMD> deleteRouteBlk -name sram_rblk
[08/27 00:05:59    223s] # set cmd "editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 00:05:59    223s] #% Begin editPowerVia (date=08/27 00:05:59, mem=1275.6M)
[08/27 00:05:59    223s] 
[08/27 00:05:59    223s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:59    223s] ViaGen created 1298 vias, deleted 0 via to avoid violation.
[08/27 00:05:59    223s] +--------+----------------+----------------+
[08/27 00:05:59    223s] |  Layer |     Created    |     Deleted    |
[08/27 00:05:59    223s] +--------+----------------+----------------+
[08/27 00:05:59    223s] |  Via3  |       70       |        0       |
[08/27 00:05:59    223s] |  Via4  |       614      |        0       |
[08/27 00:05:59    223s] | TopVia1|       614      |        0       |
[08/27 00:05:59    223s] +--------+----------------+----------------+
[08/27 00:05:59    223s] #% End editPowerVia (date=08/27 00:05:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=1275.6M, current mem=1275.1M)
[08/27 00:05:59    223s] # set cmd "editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 00:05:59    223s] #% Begin editPowerVia (date=08/27 00:05:59, mem=1275.1M)
[08/27 00:05:59    223s] 
[08/27 00:05:59    223s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:05:59    223s] ViaGen created 1569 vias, deleted 0 via to avoid violation.
[08/27 00:05:59    223s] +--------+----------------+----------------+
[08/27 00:05:59    223s] |  Layer |     Created    |     Deleted    |
[08/27 00:05:59    223s] +--------+----------------+----------------+
[08/27 00:05:59    223s] |  Via3  |       115      |        0       |
[08/27 00:05:59    223s] |  Via4  |       727      |        0       |
[08/27 00:05:59    223s] | TopVia1|       727      |        0       |
[08/27 00:05:59    223s] +--------+----------------+----------------+
[08/27 00:05:59    224s] #% End editPowerVia (date=08/27 00:05:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=1275.8M, current mem=1275.8M)
[08/27 00:05:59    224s] ### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/27 00:05:59    224s] <CMD> verifyPowerVia
[08/27 00:05:59    224s] 
[08/27 00:05:59    224s] ******** Start: VERIFY POWER VIA ********
[08/27 00:05:59    224s] Start Time: Wed Aug 27 00:05:59 2025
[08/27 00:05:59    224s] 
[08/27 00:05:59    224s] Check all 2 Power/Ground nets
[08/27 00:05:59    224s] *** Checking Net VDD
[08/27 00:05:59    224s] *** Checking Net VSS
[08/27 00:05:59    224s] Actually Checked 2 Power/Ground nets with physical connectivity
[08/27 00:05:59    224s] 
[08/27 00:05:59    224s] Begin Summary 
[08/27 00:05:59    224s]   Found no problems or warnings.
[08/27 00:05:59    224s] End Summary
[08/27 00:05:59    224s] 
[08/27 00:05:59    224s] End Time: Wed Aug 27 00:05:59 2025
[08/27 00:05:59    224s] ******** End: VERIFY POWER VIA ********
[08/27 00:05:59    224s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/27 00:05:59    224s]   (CPU Time: 0:00:00.3  MEM: 0.000M)
[08/27 00:05:59    224s] 
[08/27 00:05:59    224s] <CMD> verify_connectivity -net {VDD VSS}
[08/27 00:05:59    224s] VERIFY_CONNECTIVITY use new engine.
[08/27 00:05:59    224s] 
[08/27 00:05:59    224s] ******** Start: VERIFY CONNECTIVITY ********
[08/27 00:05:59    224s] Start Time: Wed Aug 27 00:05:59 2025
[08/27 00:05:59    224s] 
[08/27 00:05:59    224s] Design Name: croc_chip
[08/27 00:05:59    224s] Database Units: 1000
[08/27 00:05:59    224s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[08/27 00:05:59    224s] Error Limit = 1000; Warning Limit = 50
[08/27 00:05:59    224s] Check specified nets
[08/27 00:05:59    224s] Use 4 pthreads
[08/27 00:05:59    224s] Net VDD: dangling Wire.
[08/27 00:05:59    224s] Net VSS: dangling Wire.
[08/27 00:05:59    224s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[08/27 00:05:59    224s] Type 'man IMPVFC-3' for more detail.
[08/27 00:05:59    224s] 
[08/27 00:05:59    224s] Begin Summary 
[08/27 00:05:59    224s]     1000 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[08/27 00:05:59    224s]     1000 total info(s) created.
[08/27 00:05:59    224s] End Summary
[08/27 00:05:59    224s] 
[08/27 00:05:59    224s] End Time: Wed Aug 27 00:05:59 2025
[08/27 00:05:59    224s] Time Elapsed: 0:00:00.0
[08/27 00:05:59    224s] 
[08/27 00:05:59    224s] ******** End: VERIFY CONNECTIVITY ********
[08/27 00:05:59    224s]   Verification Complete : 1000 Viols.  0 Wrngs.
[08/27 00:05:59    224s]   (CPU Time: 0:00:00.1  MEM: 8.000M)
[08/27 00:05:59    224s] 
[08/27 00:05:59    224s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[08/27 00:05:59    224s] #% Begin save design ... (date=08/27 00:05:59, mem=1279.3M)
[08/27 00:05:59    224s] % Begin Save ccopt configuration ... (date=08/27 00:05:59, mem=1279.3M)
[08/27 00:05:59    224s] % End Save ccopt configuration ... (date=08/27 00:05:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1279.3M, current mem=1279.3M)
[08/27 00:06:00    224s] % Begin Save netlist data ... (date=08/27 00:06:00, mem=1279.3M)
[08/27 00:06:00    224s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 00:06:00    224s] % End Save netlist data ... (date=08/27 00:06:00, total cpu=0:00:00.2, real=0:00:00.0, peak res=1279.6M, current mem=1279.6M)
[08/27 00:06:00    224s] Saving symbol-table file in separate thread ...
[08/27 00:06:00    224s] Saving congestion map file in separate thread ...
[08/27 00:06:00    224s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 00:06:00    224s] % Begin Save AAE data ... (date=08/27 00:06:00, mem=1279.6M)
[08/27 00:06:00    224s] Saving AAE Data ...
[08/27 00:06:00    224s] % End Save AAE data ... (date=08/27 00:06:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1279.6M, current mem=1279.6M)
[08/27 00:06:00    225s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[08/27 00:06:00    225s] Saving mode setting ...
[08/27 00:06:00    225s] Saving global file ...
[08/27 00:06:00    225s] Saving Drc markers ...
[08/27 00:06:00    225s] ... 1004 markers are saved ...
[08/27 00:06:00    225s] ... 0 geometry drc markers are saved ...
[08/27 00:06:00    225s] ... 0 antenna drc markers are saved ...
[08/27 00:06:00    225s] % Begin Save routing data ... (date=08/27 00:06:00, mem=1280.0M)
[08/27 00:06:00    225s] Saving route file ...
[08/27 00:06:00    225s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1573.0M) ***
[08/27 00:06:00    225s] % End Save routing data ... (date=08/27 00:06:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1280.2M, current mem=1280.2M)
[08/27 00:06:00    225s] Saving special route data file in separate thread ...
[08/27 00:06:00    225s] Saving PG file in separate thread ...
[08/27 00:06:00    225s] Saving placement file in separate thread ...
[08/27 00:06:00    225s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 00:06:00    225s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 00:06:00 2025)
[08/27 00:06:00    225s] Save Adaptive View Pruning View Names to Binary file
[08/27 00:06:00    225s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1611.0M) ***
[08/27 00:06:00    225s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:06:00    225s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1611.0M) ***
[08/27 00:06:00    225s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:06:00    225s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:06:00    225s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[08/27 00:06:00    225s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1595.0M) ***
[08/27 00:06:00    225s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:06:00    225s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:06:00    225s] % Begin Save power constraints data ... (date=08/27 00:06:00, mem=1281.5M)
[08/27 00:06:00    225s] % End Save power constraints data ... (date=08/27 00:06:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1281.5M, current mem=1281.5M)
[08/27 00:06:06    229s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[08/27 00:06:06    229s] #% End save design ... (date=08/27 00:06:06, total cpu=0:00:05.2, real=0:00:07.0, peak res=1281.8M, current mem=1281.8M)
[08/27 00:06:06    229s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 00:06:06    229s] 
[08/27 00:06:06    229s] <CMD> addWellTap -cell sky130_fd_sc_hd__tapvpwrvgnd_1 -cellInterval 40 -inRowOffset 25 -prefix WELLTAP
[08/27 00:06:06    229s] OPERPROF: Starting DPlace-Init at level 1, MEM:1569.0M
[08/27 00:06:06    229s] #spOpts: VtWidth mergeVia=F 
[08/27 00:06:06    229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1569.0M
[08/27 00:06:06    229s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1569.0M
[08/27 00:06:06    229s] Core basic site is CoreSite
[08/27 00:06:06    229s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:06:06    229s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:06:06    229s] SiteArray: use 2,580,480 bytes
[08/27 00:06:06    229s] SiteArray: current memory after site array memory allocation 1569.0M
[08/27 00:06:06    229s] SiteArray: FP blocked sites are writable
[08/27 00:06:06    229s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:06:06    229s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1569.0M
[08/27 00:06:06    230s] Process 50681 wires and vias for routing blockage analysis
[08/27 00:06:06    230s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.107, REAL:0.028, MEM:1569.0M
[08/27 00:06:06    230s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.171, REAL:0.057, MEM:1569.0M
[08/27 00:06:06    230s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.185, REAL:0.072, MEM:1569.0M
[08/27 00:06:06    230s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1569.0MB).
[08/27 00:06:06    230s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.238, REAL:0.125, MEM:1569.0M
[08/27 00:06:06    230s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 00:06:06    230s] Type 'man IMPSP-5134' for more detail.
[08/27 00:06:06    230s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 00:06:06    230s] Type 'man IMPSP-5134' for more detail.
[08/27 00:06:06    230s] For 6154 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[08/27 00:06:06    230s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1569.9M
[08/27 00:06:06    230s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1569.9M
[08/27 00:06:06    230s] All LLGs are deleted
[08/27 00:06:06    230s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1569.9M
[08/27 00:06:06    230s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1569.9M
[08/27 00:06:06    230s] Inserted 6154 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[08/27 00:06:06    230s] <CMD> saveDesign SAVED/00_init_design.invs
[08/27 00:06:06    230s] #% Begin save design ... (date=08/27 00:06:06, mem=1281.9M)
[08/27 00:06:06    230s] % Begin Save ccopt configuration ... (date=08/27 00:06:06, mem=1281.9M)
[08/27 00:06:06    230s] % End Save ccopt configuration ... (date=08/27 00:06:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1281.9M, current mem=1281.9M)
[08/27 00:06:06    230s] % Begin Save netlist data ... (date=08/27 00:06:06, mem=1281.9M)
[08/27 00:06:06    230s] Writing Binary DB to SAVED/00_init_design.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 00:06:06    230s] % End Save netlist data ... (date=08/27 00:06:06, total cpu=0:00:00.2, real=0:00:00.0, peak res=1283.1M, current mem=1283.1M)
[08/27 00:06:06    230s] Saving symbol-table file in separate thread ...
[08/27 00:06:06    230s] Saving congestion map file in separate thread ...
[08/27 00:06:06    230s] Saving congestion map file SAVED/00_init_design.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 00:06:06    230s] % Begin Save AAE data ... (date=08/27 00:06:06, mem=1283.3M)
[08/27 00:06:06    230s] Saving AAE Data ...
[08/27 00:06:06    230s] % End Save AAE data ... (date=08/27 00:06:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.3M, current mem=1283.3M)
[08/27 00:06:07    230s] Saving preference file SAVED/00_init_design.invs.dat.tmp/gui.pref.tcl ...
[08/27 00:06:07    230s] Saving mode setting ...
[08/27 00:06:07    230s] Saving global file ...
[08/27 00:06:07    230s] Saving Drc markers ...
[08/27 00:06:07    230s] ... 1004 markers are saved ...
[08/27 00:06:07    230s] ... 0 geometry drc markers are saved ...
[08/27 00:06:07    230s] ... 0 antenna drc markers are saved ...
[08/27 00:06:07    230s] % Begin Save routing data ... (date=08/27 00:06:07, mem=1283.1M)
[08/27 00:06:07    230s] Saving route file ...
[08/27 00:06:07    230s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1570.6M) ***
[08/27 00:06:07    230s] % End Save routing data ... (date=08/27 00:06:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1283.1M, current mem=1283.0M)
[08/27 00:06:07    230s] Saving special route data file in separate thread ...
[08/27 00:06:07    230s] Saving PG file in separate thread ...
[08/27 00:06:07    230s] Saving placement file in separate thread ...
[08/27 00:06:07    230s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 00:06:07    230s] Saving PG file SAVED/00_init_design.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 00:06:07 2025)
[08/27 00:06:07    230s] Save Adaptive View Pruning View Names to Binary file
[08/27 00:06:07    230s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:06:07    230s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1608.6M) ***
[08/27 00:06:07    231s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1608.6M) ***
[08/27 00:06:07    231s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:06:07    231s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:06:07    231s] Saving property file SAVED/00_init_design.invs.dat.tmp/croc_chip.prop
[08/27 00:06:07    231s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1592.6M) ***
[08/27 00:06:07    231s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[08/27 00:06:07    231s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:06:07    231s] % Begin Save power constraints data ... (date=08/27 00:06:07, mem=1284.5M)
[08/27 00:06:07    231s] % End Save power constraints data ... (date=08/27 00:06:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1284.5M, current mem=1284.5M)
[08/27 00:06:13    235s] Generated self-contained design 00_init_design.invs.dat.tmp
[08/27 00:06:13    235s] #% End save design ... (date=08/27 00:06:13, total cpu=0:00:05.4, real=0:00:07.0, peak res=1284.5M, current mem=1284.5M)
[08/27 00:06:13    235s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 00:06:13    235s] 
[08/27 00:06:13    235s] <CMD> set_table_style -no_frame_fix_width
[08/27 00:06:13    235s] <CMD> set_global timing_report_enable_auto_column_width true
[08/27 00:06:13    235s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/27 00:06:13    235s] <CMD> timeDesign -prePlace -pathReports -slackReports -numPaths 1000 -prefix 00_init_design_prePlace -outDir ./rpt/00_init_design_prePlace
[08/27 00:06:13    235s] Set Using Default Delay Limit as 101.
[08/27 00:06:13    235s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/27 00:06:13    235s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/27 00:06:13    235s] Set Default Net Delay as 0 ps.
[08/27 00:06:13    235s] Set Default Net Load as 0 pF. 
[08/27 00:06:13    235s] Effort level <high> specified for reg2reg path_group
[08/27 00:06:13    237s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1652.2M
[08/27 00:06:13    237s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1652.2M
[08/27 00:06:14    237s] Fast DP-INIT is on for default
[08/27 00:06:14    237s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.068, REAL:0.031, MEM:1652.2M
[08/27 00:06:14    237s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.087, REAL:0.051, MEM:1652.2M
[08/27 00:06:14    237s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1652.2M
[08/27 00:06:14    237s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1652.2M
[08/27 00:06:14    237s] Starting delay calculation for Setup views
[08/27 00:06:14    237s] #################################################################################
[08/27 00:06:14    237s] # Design Stage: PreRoute
[08/27 00:06:14    237s] # Design Name: croc_chip
[08/27 00:06:14    237s] # Design Mode: 90nm
[08/27 00:06:14    237s] # Analysis Mode: MMMC Non-OCV 
[08/27 00:06:14    237s] # Parasitics Mode: No SPEF/RCDB
[08/27 00:06:14    237s] # Signoff Settings: SI Off 
[08/27 00:06:14    237s] #################################################################################
[08/27 00:06:14    237s] Topological Sorting (REAL = 0:00:00.0, MEM = 1657.4M, InitMEM = 1652.2M)
[08/27 00:06:14    237s] Calculate delays in BcWc mode...
[08/27 00:06:14    237s] Start delay calculation (fullDC) (4 T). (MEM=1657.38)
[08/27 00:06:14    238s] Start AAE Lib Loading. (MEM=1674.05)
[08/27 00:06:14    238s] End AAE Lib Loading. (MEM=1683.59 CPU=0:00:00.1 Real=0:00:00.0)
[08/27 00:06:14    238s] End AAE Lib Interpolated Model. (MEM=1683.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 00:06:14    238s] First Iteration Infinite Tw... 
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:06:14    238s] Type 'man IMPESI-3194' for more detail.
[08/27 00:06:14    238s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:06:14    238s] Type 'man IMPESI-3199' for more detail.
[08/27 00:06:16    243s] Total number of fetched objects 39670
[08/27 00:06:16    243s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/27 00:06:16    243s] End delay calculation. (MEM=1870.99 CPU=0:00:05.0 REAL=0:00:02.0)
[08/27 00:06:16    244s] End delay calculation (fullDC). (MEM=1870.99 CPU=0:00:06.1 REAL=0:00:02.0)
[08/27 00:06:16    244s] *** CDM Built up (cpu=0:00:06.3  real=0:00:02.0  mem= 1871.0M) ***
[08/27 00:06:16    244s] *** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:02.0 totSessionCpu=0:04:05 mem=1871.0M)
[08/27 00:06:17    247s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -4.392  |
|           TNS (ns):| -7870.9 | -7853.2 | -17.669 |
|    Violating Paths:|  2698   |  2664   |   34    |
|          All Paths:|  10659  |  10369  |   299   |
+--------------------+---------+---------+---------+

Density: 65.056%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/27 00:06:17    248s] Resetting back High Fanout Nets as non-ideal
[08/27 00:06:17    248s] Set Default Net Delay as 1000 ps.
[08/27 00:06:17    248s] Set Default Net Load as 0.5 pF. 
[08/27 00:06:17    248s] Reported timing to dir ./rpt/00_init_design_prePlace
[08/27 00:06:17    248s] Total CPU time: 12.42 sec
[08/27 00:06:17    248s] Total Real time: 4.0 sec
[08/27 00:06:17    248s] Total Memory Usage: 1657.773438 Mbytes
[08/27 00:06:17    248s] 
[08/27 00:06:17    248s] =============================================================================================
[08/27 00:06:17    248s]  Final TAT Report for timeDesign
[08/27 00:06:17    248s] =============================================================================================
[08/27 00:06:17    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:06:17    248s] ---------------------------------------------------------------------------------------------
[08/27 00:06:17    248s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:06:17    248s] [ TimingUpdate           ]      1   0:00:00.2  (   5.4 % )     0:00:02.5 /  0:00:07.4    2.9
[08/27 00:06:17    248s] [ FullDelayCalc          ]      1   0:00:02.3  (  49.7 % )     0:00:02.3 /  0:00:06.5    2.9
[08/27 00:06:17    248s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.9 % )     0:00:03.6 /  0:00:10.3    2.9
[08/27 00:06:17    248s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.3    2.3
[08/27 00:06:17    248s] [ GenerateReports        ]      1   0:00:00.8  (  18.0 % )     0:00:00.8 /  0:00:02.5    3.1
[08/27 00:06:17    248s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.3    2.3
[08/27 00:06:17    248s] [ MISC                   ]          0:00:01.0  (  20.9 % )     0:00:01.0 /  0:00:02.1    2.2
[08/27 00:06:17    248s] ---------------------------------------------------------------------------------------------
[08/27 00:06:17    248s]  timeDesign TOTAL                   0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:12.4    2.7
[08/27 00:06:17    248s] ---------------------------------------------------------------------------------------------
[08/27 00:06:17    248s] 
[08/27 00:06:30    249s] <CMD> win
[08/27 00:06:32    249s] <CMD> zoomBox -595.58200 148.83500 2485.08800 1380.65100
[08/27 00:06:32    249s] <CMD> zoomBox -154.02800 254.83300 2071.75700 1144.82000
[08/27 00:06:32    249s] <CMD> zoomBox 389.94300 352.90400 1551.81700 817.48300
[08/27 00:06:33    249s] <CMD> zoomBox 609.67000 360.14000 1323.20700 645.45000
[08/27 00:06:34    249s] <CMD> zoomBox 662.12500 362.65200 1268.63200 605.16600
[08/27 00:06:34    249s] <CMD> zoomBox 827.47700 370.57300 1096.59100 478.17900
[08/27 00:06:34    250s] <CMD> zoomBox 878.36900 373.01100 1043.64000 439.09500
[08/27 00:06:35    250s] <CMD> zoomBox 890.51800 373.62900 1031.00000 429.80100
[08/27 00:06:35    250s] <CMD> zoomBox 900.84500 374.15500 1020.25500 421.90100
[08/27 00:06:42    251s] <CMD> zoomBox 873.58900 368.63600 1038.86200 434.72100
[08/27 00:06:42    251s] <CMD> zoomBox 784.65000 349.53800 1101.26400 476.13700
[08/27 00:06:43    251s] <CMD> zoomBox 713.54100 333.47800 1151.76200 508.70200
[08/27 00:06:43    251s] <CMD> zoomBox 552.53200 297.11400 1266.10300 582.43800
[08/27 00:06:44    251s] <CMD> zoomBox 29.39600 178.96500 1637.61300 822.01600
[08/27 00:06:44    251s] <CMD> zoomBox -331.30300 97.39100 1894.60600 987.42800
[08/27 00:06:44    251s] <CMD> zoomBox -821.18100 -20.53100 2259.66200 1211.35400
[08/27 00:06:44    251s] <CMD> zoomBox -1132.70900 -95.52200 2491.81200 1353.75500
[08/27 00:06:45    251s] <CMD> zoomBox -383.70700 61.93700 2235.01100 1109.04000
[08/27 00:06:45    251s] <CMD> zoomBox -91.19100 125.33900 2134.72000 1015.37700
[08/27 00:06:45    251s] <CMD> zoomBox 146.91300 185.60000 2038.94000 942.13300
[08/27 00:06:45    251s] <CMD> zoomBox 667.56100 317.36900 1829.50200 781.97500
[08/27 00:06:46    251s] <CMD> zoomBox 891.95300 373.19800 1731.45600 708.87600
[08/27 00:06:46    251s] <CMD> zoomBox 546.35700 289.60500 1913.34800 836.20100
[08/27 00:06:47    251s] <CMD> zoomBox -495.36700 16.74400 2585.49000 1248.63500
[08/27 00:06:47    251s] <CMD> zoomBox -1462.87800 -317.01600 3553.78700 1688.91400
[08/27 00:06:48    252s] <CMD> zoomBox -1171.92600 -135.37800 3092.23900 1569.66200
[08/27 00:06:49    252s] <CMD> zoomBox -624.11500 265.71200 2456.74400 1497.60400
[08/27 00:06:58    253s] 
[08/27 00:06:58    253s] *** Memory Usage v#1 (Current mem = 1659.445M, initial mem = 273.906M) ***
[08/27 00:06:58    253s] 
[08/27 00:06:58    253s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:06:58    253s] Severity  ID               Count  Summary                                  
[08/27 00:06:58    253s] WARNING   IMPLF-58            88  MACRO '%s' has been found in the databas...
[08/27 00:06:58    253s] WARNING   IMPLF-61             4  %d duplicated MACRO definitions have bee...
[08/27 00:06:58    253s] WARNING   IMPLF-200          112  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 00:06:58    253s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 00:06:58    253s] WARNING   IMPFP-7238           8  CORE's corner: %s is NOT on %s,  Please ...
[08/27 00:06:58    253s] WARNING   IMPFP-10009          1  Given Box is outside of Core Box.        
[08/27 00:06:58    253s] WARNING   IMPFP-325            4  Floorplan of the design is resized. All ...
[08/27 00:06:58    253s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[08/27 00:06:58    253s] WARNING   IMPFP-4026           8  Adjusting core to '%s' to %f due to trac...
[08/27 00:06:58    253s] WARNING   IMPTS-282          112  Cell '%s' is not a level shifter cell bu...
[08/27 00:06:58    253s] WARNING   IMPEXT-2766         28  The sheet resistance for layer %s is not...
[08/27 00:06:58    253s] WARNING   IMPEXT-2773          4  The via resistance between layers %s and...
[08/27 00:06:58    253s] WARNING   IMPEXT-2776         24  The via resistance between layers %s and...
[08/27 00:06:58    253s] WARNING   IMPVL-129          708  The identifier '%s' in module '%s' is %d...
[08/27 00:06:58    253s] WARNING   IMPVL-159          744  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 00:06:58    253s] WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
[08/27 00:06:58    253s] WARNING   IMPESI-3194        448  Unable to interpolate for instance '%s' ...
[08/27 00:06:58    253s] WARNING   IMPESI-3199        448  Unable to find proper library binding be...
[08/27 00:06:58    253s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[08/27 00:06:58    253s] WARNING   IMPVFC-3             4  Verify Connectivity stopped: Number of e...
[08/27 00:06:58    253s] ERROR     IMPPP-305           16  The absolute limits %s %f %s %f must be ...
[08/27 00:06:58    253s] WARNING   IMPPP-133         2718  The block boundary of instance '%s' was ...
[08/27 00:06:58    253s] WARNING   IMPPP-4055           4  The run time of addStripe will degrade w...
[08/27 00:06:58    253s] WARNING   IMPSP-5134           8  Setting %s to %0.3f (microns) as a multi...
[08/27 00:06:58    253s] WARNING   IMPSP-5534          12  '%s' and '%s' are using the same endcap ...
[08/27 00:06:58    253s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[08/27 00:06:58    253s] WARNING   IMPTR-2104           4  Layer %s: Pitch=%d is less than min widt...
[08/27 00:06:58    253s] WARNING   IMPTR-2108           4  For layer M%d, the gaps of %d out of %d ...
[08/27 00:06:58    253s] WARNING   IMPREPO-227          4  There are %d High Fanout nets (>50).     
[08/27 00:06:58    253s] WARNING   IMPREPO-205          4  There are %d Cells with missing PG PIN.  
[08/27 00:06:58    253s] WARNING   IMPREPO-207          4  There are %d Cells dimensions not multip...
[08/27 00:06:58    253s] WARNING   IMPREPO-210          4  There are %d Cells PG Pins with missing ...
[08/27 00:06:58    253s] WARNING   IMPREPO-216          4  There are %d Instances with input pins t...
[08/27 00:06:58    253s] WARNING   TCLCMD-1535         16  set_input_delay command specified withou...
[08/27 00:06:58    253s] WARNING   TECHLIB-302         80  No function defined for cell '%s'. The c...
[08/27 00:06:58    253s] *** Message Summary: 5697 warning(s), 16 error(s)
[08/27 00:06:58    253s] 
[08/27 00:06:58    253s] --- Ending "Innovus" (totcpu=0:04:13, real=0:15:21, mem=1659.4M) ---
