read -sv run_verilog_mid/adder_32b_12_100_36a27a222735bd8ead0df63bacb49f6e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_100_36a27a222735bd8ead0df63bacb49f6e_yosys.v
