@W: MT529 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\o_counter.v":51:8:51:13|Found inferred clock main|TVP_CLK which controls 51 sequential elements including receive_module.rx_counter.FRAME_COUNTER[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
