# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 0.001024 512 110 700 15872 0.397216 0.45248 7.24173 13.2329 21.4061 21.4835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 790 0.000256 1024 140 1420 61440 5.8233 3.51315 101.872 104.626 215.965 216.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1350 0.000256 4096 160 580 72256 13.9899 155.179 419.017 588.23 588.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 750 6.4e-05 2048 170 1660 228352 56.7086 28.3141 1178.11 837.855 2101.16 2101.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1700 0.000128 1024 250 790 144384 8.99139 6.86694 158.53 220.25 394.742 394.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1980 0.000128 512 250 200 147456 5.2913 3.41197 24.3113 104.895 138.042 138.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1540 3.2e-05 1024 190 950 580608 47.2675 26.8837 707.569 837.755 1619.63 1619.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 880 0.001024 4096 210 4270 14720 2.71994 220.387 125.817 348.968 349.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1290 3.2e-05 512 630 300 393216 44.698 13.3263 78.3101 417.628 554.209 554.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 0.001024 512 110 700 15840 0.39936 0.455808 8.56502 13.2382 22.7413 22.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 790 0.000256 1024 140 1420 61632 5.81328 3.51885 111.667 104.636 225.771 225.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1350 0.000256 4096 160 580 72216 13.9859 175 419.168 608.197 608.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 750 6.4e-05 2048 170 1660 228096 56.8364 28.802 1367.36 838.232 2291.4 2291.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1700 0.000128 1024 250 790 144288 9.01549 6.84054 182.168 220.446 418.575 418.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1980 0.000128 512 250 200 147456 5.30077 3.41062 28.1052 104.933 141.879 142.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1540 3.2e-05 1024 190 950 580608 47.2825 27.0764 815.63 838.068 1728.22 1728.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 880 0.001024 4096 210 4270 14688 2.71565 265.427 125.081 393.267 393.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1290 3.2e-05 512 630 300 387072 44.5682 13.2175 88.7353 414.527 561.295 561.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 0.001024 512 110 700 15840 0.395264 0.45088 8.98858 13.1855 23.1054 23.1811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 790 0.000256 1024 140 1420 61440 5.76912 3.49203 125.786 104.212 239.395 239.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1350 0.000256 4096 160 580 72240 13.9945 181.577 419.328 614.947 615.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 750 6.4e-05 2048 170 1660 229120 56.5554 28.3201 1432.99 838.522 2356.55 2356.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1700 0.000128 1024 250 790 144320 8.99949 6.84394 190.33 221.175 427.452 427.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1980 0.000128 512 250 200 147200 5.31277 3.42202 29.3123 104.98 143.156 143.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1540 3.2e-05 1024 190 950 581120 47.094 26.9222 851.638 838.406 1764.23 1764.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 880 0.001024 4096 210 4270 14720 2.71974 276.545 125.116 404.428 404.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1290 3.2e-05 512 630 300 389120 45.2659 13.3767 93.1716 419.326 571.39 571.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 0.001024 512 110 700 15744 0.396288 0.451296 8.25034 13.2215 22.4039 22.4809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 790 0.000256 1024 140 1420 61440 5.78701 3.50435 115.033 104.423 228.877 228.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1350 0.000256 4096 160 580 72192 13.9817 170.253 419.242 603.519 603.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 750 6.4e-05 2048 170 1660 227328 56.6874 28.2959 1329.55 837.368 2252.06 2252.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1700 0.000128 1024 250 790 144000 8.98605 6.82634 177.058 219.96 412.935 413.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1980 0.000128 512 250 200 146688 5.29811 3.4119 27.2436 104.843 140.925 141.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1540 3.2e-05 1024 190 950 579072 47.1076 26.8636 789.952 837.232 1701.32 1701.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 880 0.001024 4096 210 4270 14688 2.71629 257.482 124.984 385.229 385.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1290 3.2e-05 512 630 300 380928 44.7001 13.1297 84.9432 412.549 555.577 555.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 0.001024 512 110 700 15800 0.401472 0.452576 8.39462 13.2219 22.5524 22.6279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 790 0.000256 1024 140 1420 61600 5.81757 3.52051 116.338 104.373 230.184 230.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1350 0.000256 4096 160 580 72200 13.9858 171.694 418.898 604.621 604.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 750 6.4e-05 2048 170 1660 228800 56.7518 28.352 1349.92 837.14 2272.33 2272.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1700 0.000128 1024 250 790 144400 9.06195 6.84605 179.471 219.507 414.988 415.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1980 0.000128 512 250 200 147200 5.32307 3.42003 27.6493 104.811 141.331 141.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1540 3.2e-05 1024 190 950 579200 47.3841 26.9919 800.056 836.919 1711.51 1711.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 880 0.001024 4096 210 4270 14700 2.72163 260.009 123.814 386.59 386.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1290 3.2e-05 512 630 300 384000 44.4963 13.1641 86.4544 412.141 556.505 556.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 0.001024 512 110 700 15680 0.394976 0.449888 8.53786 13.1355 22.5979 22.6733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 790 0.000256 1024 140 1420 61824 5.8095 3.51821 119.504 104.87 233.834 233.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1350 0.000256 4096 160 580 72128 13.9878 176.546 418.596 609.175 609.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 750 6.4e-05 2048 170 1660 227584 56.7325 28.3571 1378.18 836.64 2300.08 2300.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1700 0.000128 1024 250 790 144256 8.98406 6.8384 184.518 219.371 419.813 419.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1980 0.000128 512 250 200 146944 5.30186 3.41181 28.6288 104.754 142.222 142.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1540 3.2e-05 1024 190 950 578816 47.1838 26.8997 821.48 836.473 1732.2 1732.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 880 0.001024 4096 210 4270 14672 2.71894 266.537 123.777 393.074 393.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1290 3.2e-05 512 630 300 387072 44.3575 13.1875 90.0359 413.56 561.389 561.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 0.001024 512 110 700 15600 0.39664 0.448512 8.60458 13.0957 22.6255 22.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 790 0.000256 1024 140 1420 61440 5.83242 3.51936 119.145 104.615 233.24 233.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1350 0.000256 4096 160 580 72120 13.9817 177.184 418.572 609.78 609.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 750 6.4e-05 2048 170 1660 226560 56.8807 28.3361 1377.42 834.555 2297.35 2297.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1700 0.000128 1024 250 790 144000 9.01542 6.84237 185.057 219.394 420.408 420.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1980 0.000128 512 250 200 146880 5.29222 3.42016 28.6377 104.498 141.977 142.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1540 3.2e-05 1024 190 950 579840 47.2777 26.9353 826.652 836.935 1737.96 1738.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 880 0.001024 4096 210 4270 14640 2.7136 267.041 124.747 394.546 394.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1290 3.2e-05 512 630 300 384000 44.4903 13.1604 89.8167 412.161 559.87 560.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 0.001024 512 110 700 15616 0.395264 0.449152 8.41002 13.1119 22.4519 22.5263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 790 0.000256 1024 140 1420 61440 5.81462 3.51232 116.376 104.789 230.619 230.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1350 0.000256 4096 160 580 72192 13.9858 171.031 419.323 604.383 604.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 750 6.4e-05 2048 170 1660 227328 56.5492 28.2522 1337.8 835.894 2258.66 2258.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1700 0.000128 1024 250 790 143872 8.96752 6.83984 178.943 219.175 414.028 414.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1980 0.000128 512 250 200 146432 5.30016 3.40739 27.6916 104.667 141.196 141.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1540 3.2e-05 1024 190 950 579584 47.2365 26.8878 799.783 838.438 1712.5 1712.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 880 0.001024 4096 210 4270 14592 2.71379 258.13 124.648 385.537 385.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1290 3.2e-05 512 630 300 393216 44.6509 13.3345 88.9116 417.976 565.117 565.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 0.001024 512 110 700 15360 0.397824 0.4504 8.24291 13.1539 22.327 22.4038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 790 0.000256 1024 140 1420 59904 5.77072 3.46864 114.912 103.518 227.8 227.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1350 0.000256 4096 160 580 72000 13.9836 172.443 418.696 605.167 605.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 750 6.4e-05 2048 170 1660 224256 56.8561 28.1866 1332.5 833.427 2251.14 2251.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1700 0.000128 1024 250 790 143616 8.98307 6.82803 179.585 219.355 414.851 414.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1980 0.000128 512 250 200 145920 5.29037 3.40618 27.8322 104.377 141.034 141.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1540 3.2e-05 1024 190 950 577536 47.331 26.8638 800.095 837.283 1711.74 1711.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 880 0.001024 4096 210 4270 14592 2.7177 262.041 123.827 388.631 388.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1290 3.2e-05 512 630 300 368640 45.8593 13.1284 83.9033 412.584 555.718 555.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 0.001024 512 110 700 15600 0.397632 0.450208 9.1432 13.1501 23.2247 23.3026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 790 0.000256 1024 140 1420 60800 5.7561 3.4833 125.038 103.441 237.843 237.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1350 0.000256 4096 160 580 72000 13.9874 183.785 418.372 616.191 616.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 750 6.4e-05 2048 170 1660 227200 56.542 28.2542 1442.83 833.234 2361.04 2361.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1700 0.000128 1024 250 790 144000 9.02886 6.8449 192.031 220.218 428.227 428.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1980 0.000128 512 250 200 145600 5.31654 3.41642 29.8504 104.344 143.055 143.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1540 3.2e-05 1024 190 950 579200 47.3404 26.9376 861.418 837.088 1772.96 1773.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 880 0.001024 4096 210 4270 14600 2.72179 280.193 123.767 406.727 406.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1290 3.2e-05 512 630 300 384000 44.5107 13.1628 93.5947 412.23 563.737 563.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 0.001024 512 110 700 15360 0.395264 0.444576 10.042 13.0152 23.9799 24.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 790 0.000256 1024 140 1420 61440 5.82534 3.51642 143.951 104.887 258.31 258.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1350 0.000256 4096 160 580 71936 13.9796 216.943 418.398 649.366 649.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 750 6.4e-05 2048 170 1660 225280 56.8756 28.2382 1668.82 835.63 2589.72 2589.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1700 0.000128 1024 250 790 143360 8.98003 6.83264 224.394 219.918 460.227 460.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1980 0.000128 512 250 200 145408 5.32077 3.41402 35.0842 104.679 148.622 148.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1540 3.2e-05 1024 190 950 577536 47.0423 26.8247 1001.74 835.286 1911.05 1911.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 880 0.001024 4096 210 4270 14336 2.70336 321.599 124.468 448.816 448.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1290 3.2e-05 512 630 300 393216 44.6365 13.3277 112.668 417.875 588.749 588.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 730 0.001024 512 110 705 15808 0.396928 0.4512 7.45354 13.2188 21.603 21.6809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 790 0.000256 1024 140 1425 62464 5.79245 3.52218 108.579 104.923 222.948 223.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1350 0.000256 4096 160 585 72256 13.9902 297.713 419.116 730.863 730.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 750 6.4e-05 2048 170 1665 228864 56.5605 28.4338 1173.46 837.783 2096.4 2096.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1700 0.000128 1024 250 795 144384 8.97795 6.83315 155.894 221.416 393.225 393.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1980 0.000128 512 250 195 147200 5.29603 3.40582 39.7457 104.871 153.462 153.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1540 3.2e-05 1024 190 945 580608 47.2226 26.8841 769.613 837.724 1681.61 1681.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 880 0.001024 4096 210 4275 14752 2.7177 227.501 124.926 355.188 355.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1290 3.2e-05 512 630 300 389120 45.1696 13.3284 139.507 418.186 616.434 616.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 730 0.001024 512 110 705 15760 0.39728 0.453696 7.53581 13.2068 21.6781 21.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 790 0.000256 1024 140 1425 62400 5.81674 3.52704 105.945 104.955 220.376 220.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1350 0.000256 4096 160 585 72240 13.9927 315.348 419.142 748.526 748.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 750 6.4e-05 2048 170 1665 228480 56.875 28.3423 1184.36 837.928 2107.66 2107.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1700 0.000128 1024 250 795 144480 9.02557 6.84426 158.493 220.782 395.246 395.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1980 0.000128 512 250 195 147200 5.33882 3.42058 37.3668 104.892 151.146 151.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1540 3.2e-05 1024 190 945 580480 47.3804 26.95 703.466 837.862 1615.81 1615.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 880 0.001024 4096 210 4275 14760 2.72179 230.382 124.785 357.933 357.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1290 3.2e-05 512 630 300 389120 45.3659 13.386 84.7249 419.05 562.771 562.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 730 0.001024 512 110 705 15744 0.39376 0.450432 7.57277 13.1874 21.6883 21.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 790 0.000256 1024 140 1425 62208 5.79802 3.51686 103.58 104.874 217.9 218.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1350 0.000256 4096 160 585 72240 14.0001 305.155 419.514 738.712 738.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 750 6.4e-05 2048 170 1665 228096 56.6461 28.4462 1173.75 837.241 2096.25 2096.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1700 0.000128 1024 250 795 144384 9.00438 6.84032 157.377 220.358 393.683 393.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1980 0.000128 512 250 195 146688 5.30896 3.41552 36.8902 104.813 150.556 150.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1540 3.2e-05 1024 190 945 580608 47.2144 26.918 698.383 838.196 1610.87 1611.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 880 0.001024 4096 210 4275 14736 2.71478 228.502 125.487 356.745 356.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1290 3.2e-05 512 630 300 387072 44.9765 13.2956 76.4915 416.65 551.652 551.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 0.001024 512 110 705 15680 0.398048 0.45056 7.31904 13.1732 21.4227 21.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 790 0.000256 1024 140 1425 62272 5.81869 3.52179 105.743 104.855 220.074 220.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1350 0.000256 4096 160 585 72184 13.9858 156.475 418.861 589.371 589.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 750 6.4e-05 2048 170 1665 227584 56.9236 28.3428 1200.77 836.481 2122.68 2122.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1700 0.000128 1024 250 795 144256 9.02179 6.84154 161.204 220.207 397.377 397.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1980 0.000128 512 250 195 146944 5.31859 3.42016 24.7699 104.719 138.359 138.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1540 3.2e-05 1024 190 945 580608 47.3391 26.9463 717.416 837.602 1629.47 1629.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 880 0.001024 4096 210 4275 14728 2.72045 233.462 125.268 361.496 361.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1290 3.2e-05 512 630 300 387072 45.5018 13.3755 78.2565 418.319 555.699 555.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 0.001024 512 110 705 15744 0.398912 0.454656 7.73126 13.2354 21.9056 21.9842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 790 0.000256 1024 140 1425 61952 5.7937 3.51123 109.412 104.631 223.48 223.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1350 0.000256 4096 160 585 72192 13.9798 159.965 418.955 592.945 593.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 750 6.4e-05 2048 170 1665 228352 56.6568 28.2948 1212.7 837.87 2135.68 2135.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1700 0.000128 1024 250 795 144384 8.99686 6.82819 164.19 220.636 400.756 400.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1980 0.000128 512 250 195 146944 5.30896 3.41123 25.1012 104.897 138.85 138.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1540 3.2e-05 1024 190 945 580608 47.1956 26.88 724.59 837.767 1636.6 1636.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 880 0.001024 4096 210 4275 14720 2.72179 225.939 124.318 353.025 353.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1290 3.2e-05 512 630 300 385024 45.4091 13.33 79.2454 417.635 555.862 556.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 0.001024 512 110 705 15696 0.40064 0.4512 8.67248 13.237 22.8418 22.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 790 0.000256 1024 140 1425 62208 5.78365 3.51514 121.82 104.642 235.893 236.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1350 0.000256 4096 160 585 72216 13.9937 179.837 419.477 613.353 613.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 750 6.4e-05 2048 170 1665 228096 56.8083 28.345 1394.84 838.259 2318.42 2318.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1700 0.000128 1024 250 795 144288 9.00269 6.84442 186.637 219.943 422.529 422.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1980 0.000128 512 250 195 146880 5.32157 3.41504 28.8784 104.945 142.689 142.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1540 3.2e-05 1024 190 945 580608 47.2001 26.9478 830.131 838.211 1742.65 1742.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 880 0.001024 4096 210 4275 14688 2.71523 269.91 123.748 396.418 396.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1290 3.2e-05 512 630 300 377856 45.3511 13.2163 88.8384 414.565 562.222 562.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 0.001024 512 110 705 15680 0.396768 0.45056 8.54358 13.1761 22.6456 22.7276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 790 0.000256 1024 140 1425 61440 5.77011 3.38909 110.176 104.131 223.595 223.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1350 0.000256 4096 160 585 72160 13.9896 175.215 418.867 608.113 608.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 750 6.4e-05 2048 170 1665 227840 56.7519 28.4004 1362.72 837.913 2285.96 2286.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1700 0.000128 1024 250 795 144320 8.99446 6.84365 183.079 221.077 420.095 420.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1980 0.000128 512 250 195 147200 5.31206 3.41651 28.2309 104.902 141.993 142.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1540 3.2e-05 1024 190 945 579840 47.1869 26.9149 809.405 838.37 1722.04 1722.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 880 0.001024 4096 210 4275 14720 2.73194 264.243 125.511 392.532 392.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1290 3.2e-05 512 630 300 389120 45.2509 13.3751 89.2532 419.156 567.278 567.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 0.001024 512 110 705 15744 0.396896 0.450048 9.09325 13.2196 23.2425 23.3205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 790 0.000256 1024 140 1425 61440 5.77424 3.50166 125.888 104.41 239.707 239.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1350 0.000256 4096 160 585 72192 13.9864 186.873 419.48 620.383 620.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 750 6.4e-05 2048 170 1665 227328 56.623 28.2818 1448.23 837.293 2370.59 2370.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1700 0.000128 1024 250 795 144000 8.97005 6.83197 194.012 219.306 429.22 429.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1980 0.000128 512 250 195 146688 5.29754 3.40717 30.2496 104.833 143.912 144.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1540 3.2e-05 1024 190 945 579072 47.0418 26.8575 861.156 837.139 1772.36 1772.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 880 0.001024 4096 210 4275 14688 2.71974 280.083 124.885 407.73 407.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1290 3.2e-05 512 630 300 380928 44.6463 13.1241 93.3087 412.514 563.837 564.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 0.001024 512 110 705 15600 0.400864 0.453632 9.14256 13.2286 23.3092 23.3841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 790 0.000256 1024 140 1425 61600 5.80835 3.52051 126.032 104.455 239.945 240.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1350 0.000256 4096 160 585 72100 13.9815 184.873 418.961 617.86 617.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 750 6.4e-05 2048 170 1665 227200 57.0149 28.5102 1432.54 837.739 2355.97 2356.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1700 0.000128 1024 250 795 144000 9.0456 6.85165 192.354 219.464 427.811 427.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1980 0.000128 512 250 195 146400 5.34483 3.41552 29.8884 104.887 143.667 143.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1540 3.2e-05 1024 190 945 579200 47.3519 26.9606 854.672 837.587 1766.74 1766.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 880 0.001024 4096 210 4275 14700 2.73434 279.038 123.372 405.191 405.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1290 3.2e-05 512 630 300 371200 45.7149 13.1657 90.5718 426.541 576.236 576.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 0.001024 512 110 705 15456 0.395264 0.45056 8.94346 13.1507 23.0193 23.0962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 790 0.000256 1024 140 1425 61824 5.80848 3.51709 125.73 104.951 240.139 240.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1350 0.000256 4096 160 585 72128 13.989 186.224 419.216 619.473 619.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 750 6.4e-05 2048 170 1665 227584 56.7358 28.3095 1449.08 837.335 2371.63 2371.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1700 0.000128 1024 250 795 143808 8.99482 6.83674 193.762 220.463 430.156 430.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1980 0.000128 512 250 195 146944 5.29414 3.41514 30.209 104.843 143.887 144.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1540 3.2e-05 1024 190 945 578816 47.1533 26.9 861.185 837.173 1772.57 1772.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 880 0.001024 4096 210 4275 14672 2.72794 280.73 124.329 407.83 407.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1290 3.2e-05 512 630 300 372736 45.6736 13.1869 91.3918 414.076 564.573 564.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 0.001024 512 110 705 15360 0.397472 0.446368 8.82272 13.0937 22.8434 22.9172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 790 0.000256 1024 140 1425 61440 5.82717 3.52477 123.768 104.607 237.855 237.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1350 0.000256 4096 160 585 72120 13.9892 182.905 418.803 615.741 615.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 750 6.4e-05 2048 170 1665 226560 56.8382 28.3287 1419.41 834.478 2339.22 2339.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1700 0.000128 1024 250 795 144000 9.00381 6.84608 191.127 219.152 426.229 426.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1980 0.000128 512 250 195 145920 5.31808 3.41949 29.4276 104.493 142.787 142.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1540 3.2e-05 1024 190 945 579840 47.2403 26.9332 848.39 836.88 1759.61 1759.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 880 0.001024 4096 210 4275 14640 2.71565 276.031 123.623 402.414 402.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1290 3.2e-05 512 630 300 368640 45.9465 13.1658 88.7205 412.297 560.374 560.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 730 0.001024 512 110 705 15360 0.396384 0.44896 8.48144 13.1021 22.5118 22.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 790 0.000256 1024 140 1425 61440 5.82346 3.51232 118.204 104.688 232.358 232.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1350 0.000256 4096 160 585 72064 13.9846 176.292 418.511 608.831 608.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 750 6.4e-05 2048 170 1665 227328 56.5229 28.2829 1363.59 835.087 2283.66 2283.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1700 0.000128 1024 250 795 143872 8.97216 6.87098 182.925 217.702 416.577 416.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1980 0.000128 512 250 195 146432 5.29926 3.40816 28.2846 104.574 141.697 141.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1540 3.2e-05 1024 190 945 579584 47.1898 26.8814 812.794 837.663 1724.69 1724.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 880 0.001024 4096 210 4275 14592 2.71565 263.508 124.535 390.804 390.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1290 3.2e-05 512 630 300 376832 46.2225 13.3316 86.8288 417.582 564.215 564.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 730 0.001024 512 110 705 15360 0.397152 0.448448 9.24973 13.1469 23.3232 23.4045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 790 0.000256 1024 140 1425 59904 5.77494 3.46442 133.252 103.44 246.065 246.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1350 0.000256 4096 160 585 72000 13.9893 205.529 418.662 638.226 638.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 750 6.4e-05 2048 170 1665 224256 56.7793 28.1509 1568.47 832.827 2486.39 2486.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1700 0.000128 1024 250 795 143616 8.97309 6.83008 213.28 219.908 449.092 449.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1980 0.000128 512 250 195 145920 5.29491 3.40771 33.3176 104.306 146.454 146.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1540 3.2e-05 1024 190 945 577536 47.296 26.8636 943.45 836.691 1854.46 1854.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 880 0.001024 4096 210 4275 14592 2.71789 306.412 125.648 434.821 434.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1290 3.2e-05 512 630 300 368640 45.8349 13.1335 99.8594 412.409 571.479 571.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 0.001024 512 110 705 15200 0.39776 0.44992 9.79251 13.1479 23.8704 23.9465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 790 0.000256 1024 140 1425 60800 5.74643 3.47546 137.786 103.436 250.574 250.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1350 0.000256 4096 160 585 72000 13.9878 206.475 418.645 639.151 639.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 750 6.4e-05 2048 170 1665 224000 57.0737 28.2687 1572.99 833.079 2491.57 2491.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1700 0.000128 1024 250 795 144000 9.02611 6.84032 214.165 220.004 450.134 450.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1980 0.000128 512 250 195 145600 5.3192 3.4199 33.4196 104.342 146.63 146.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1540 3.2e-05 1024 190 945 579200 47.2885 26.9352 949.177 837.094 1860.66 1860.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 880 0.001024 4096 210 4275 14600 2.73142 312.895 125.361 441.03 441.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1290 3.2e-05 512 630 300 358400 46.8699 13.1604 97.7895 412.348 570.416 570.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 730 0.001024 512 110 705 14848 0.395808 0.447616 8.88349 13.0287 22.8404 22.9188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 790 0.000256 1024 140 1425 61440 5.8248 3.51725 126.3 104.975 240.75 240.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1350 0.000256 4096 160 585 71936 13.9915 188.111 418.958 621.106 621.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 750 6.4e-05 2048 170 1665 225280 56.8695 28.3628 1439.93 836.332 2361.67 2361.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1700 0.000128 1024 250 795 143360 8.98349 6.83008 193.846 219.032 428.794 428.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1980 0.000128 512 250 195 145408 5.32538 3.41427 30.3779 104.768 144.014 144.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1540 3.2e-05 1024 190 945 577536 47.0614 26.8288 860.123 835.975 1770.15 1770.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 880 0.001024 4096 210 4275 14336 2.70979 277.892 123.234 403.881 403.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1290 3.2e-05 512 630 300 360448 47.8158 13.327 89.5414 418.22 569.143 569.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 730 0.001024 512 110 700 15680 0.397312 0.452608 7.02163 13.2124 21.1628 21.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 790 0.000256 1024 140 1420 61952 5.81389 3.51846 99.2485 104.932 213.643 213.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1350 0.000256 4096 160 580 72288 13.9843 290.15 419.025 723.204 723.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 750 6.4e-05 2048 170 1660 228352 56.5988 28.3423 1106.91 837.775 2029.8 2029.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1700 0.000128 1024 250 800 144384 8.98627 6.83814 149.091 220.593 385.611 385.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1980 0.000128 512 250 200 146944 5.31402 3.41568 34.4954 104.875 148.242 148.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1540 3.2e-05 1024 190 960 581120 47.1874 26.8836 730.57 837.727 1642.54 1642.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 880 0.001024 4096 210 4280 14752 2.7136 214.53 124.676 341.965 342.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1290 3.2e-05 512 630 300 389120 45.1435 13.3244 133.161 417.611 609.484 609.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 730 0.001024 512 110 700 15680 0.39792 0.451232 7.91114 13.2057 22.0501 22.1225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 790 0.000256 1024 140 1420 61760 5.84966 3.5287 110.722 104.937 225.169 225.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1350 0.000256 4096 160 580 72280 13.9892 314.254 419.023 747.309 747.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 750 6.4e-05 2048 170 1660 228480 56.8269 28.3555 1246.53 837.79 2169.66 2169.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1700 0.000128 1024 250 800 144320 9.02291 6.84051 167.748 219.898 403.611 403.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1980 0.000128 512 250 200 146880 5.33315 3.41821 39.6214 104.876 153.379 153.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1540 3.2e-05 1024 190 960 581120 47.2377 26.9472 747.663 837.732 1659.74 1659.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 880 0.001024 4096 210 4280 14760 2.72582 241.519 124.204 368.491 368.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1290 3.2e-05 512 630 300 389120 45.3486 13.3865 91.7906 418.991 569.758 569.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 0.001024 512 110 700 15648 0.393376 0.452608 7.16266 13.179 21.27 21.3479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 790 0.000256 1024 140 1420 61824 5.81392 3.51437 102.404 104.78 216.644 216.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1350 0.000256 4096 160 580 72288 14 149.676 419.105 582.826 582.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 750 6.4e-05 2048 170 1660 228096 56.6374 28.3935 1161.16 836.578 2082.93 2083.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1700 0.000128 1024 250 800 144384 8.98403 6.92186 156.37 218.711 391.088 391.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1980 0.000128 512 250 200 146688 5.316 3.42016 35.262 104.716 148.842 148.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1540 3.2e-05 1024 190 960 580608 47.2093 26.9186 696.239 837.392 1607.92 1608.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 880 0.001024 4096 210 4280 14736 2.7159 225.074 125.31 353.144 353.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1290 3.2e-05 512 630 300 387072 44.9673 13.2931 76.657 416.332 551.493 551.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 0.001024 512 110 700 15568 0.397152 0.44944 7.25133 13.1843 21.3681 21.4442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 790 0.000256 1024 140 1420 61824 5.82595 3.52294 102.817 104.876 217.17 217.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1350 0.000256 4096 160 580 72240 13.98 152.611 419.248 585.882 585.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 750 6.4e-05 2048 170 1660 227584 56.9171 28.6024 1174.96 837.172 2097.81 2097.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1700 0.000128 1024 250 800 144256 9.01597 6.84218 158.771 220.09 394.821 394.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1980 0.000128 512 250 200 146496 5.32029 3.41606 24.9751 104.808 138.65 138.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1540 3.2e-05 1024 190 960 580608 47.3366 26.9619 707.832 838.294 1620.59 1620.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 880 0.001024 4096 210 4280 14728 2.71565 228.174 124.262 355.196 355.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1290 3.2e-05 512 630 300 387072 45.426 13.3718 77.9875 418.672 555.702 555.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 0.001024 512 110 700 15616 0.398208 0.45104 7.27629 13.2415 21.4486 21.5271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 790 0.000256 1024 140 1420 61440 5.81168 3.51027 103.486 104.704 217.64 217.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1350 0.000256 4096 160 580 72256 13.9852 153.668 419.324 587.022 587.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 750 6.4e-05 2048 170 1660 228352 56.6265 28.2975 1171.63 838.453 2095.17 2095.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1700 0.000128 1024 250 800 144384 8.98211 6.83347 159.672 220.129 395.715 395.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1980 0.000128 512 250 200 146944 5.31434 3.41318 24.8746 104.965 138.694 138.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1540 3.2e-05 1024 190 960 580608 47.1338 26.878 705.681 838.711 1618.56 1618.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 880 0.001024 4096 210 4280 14720 2.71974 217.888 124.317 344.969 345.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1290 3.2e-05 512 630 300 385024 45.3763 13.3289 77.5655 417.948 554.46 554.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 0.001024 512 110 700 15696 0.39936 0.452736 9.18099 13.2386 23.3569 23.4332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 790 0.000256 1024 140 1420 61632 5.81043 3.51472 126.729 104.64 240.825 240.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1350 0.000256 4096 160 580 72216 13.9857 186.939 419.209 620.177 620.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 750 6.4e-05 2048 170 1660 228096 56.7684 28.3385 1461.72 838.276 2385.27 2385.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1700 0.000128 1024 250 800 144288 9.00214 6.84336 197.619 220.678 434.246 434.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1980 0.000128 512 250 200 146880 5.32557 3.41277 31.0967 104.946 144.912 145.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1540 3.2e-05 1024 190 960 580608 47.2011 26.9421 878.908 838.149 1791.37 1791.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 880 0.001024 4096 210 4280 14688 2.72454 283.409 124.096 410.276 410.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1290 3.2e-05 512 630 300 377856 45.3101 13.2099 94.5233 414.736 568.026 568.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 0.001024 512 110 700 15552 0.393344 0.452096 6.53891 13.1727 20.6396 20.7155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 790 0.000256 1024 140 1420 61056 5.76224 3.48365 91.8787 103.849 205.105 205.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1350 0.000256 4096 160 580 72144 13.9878 130.803 418.744 563.577 563.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 750 6.4e-05 2048 170 1660 225792 56.8243 28.3041 1008.98 834.417 1928.69 1928.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1700 0.000128 1024 250 800 144000 8.99482 6.8408 138.02 219.15 373.106 373.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1980 0.000128 512 250 200 146304 5.29427 3.41405 21.8859 104.5 135.223 135.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1540 3.2e-05 1024 190 960 580608 47.0636 26.9171 612.689 837.8 1524.63 1524.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 880 0.001024 4096 210 4280 14544 2.70586 194.826 123.05 320.628 320.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1290 3.2e-05 512 630 300 368640 45.0253 13.0465 64.77 407.975 531.062 531.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 0.001024 512 110 700 15520 0.394048 0.452352 8.97626 13.1841 23.091 23.1689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 790 0.000256 1024 140 1420 60800 5.79795 3.49373 120.867 104.147 234.437 234.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1350 0.000256 4096 160 580 72240 13.994 178.548 419.076 611.663 611.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 750 6.4e-05 2048 170 1660 227840 56.7617 28.3654 1408.33 838.021 2331.64 2331.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1700 0.000128 1024 250 800 144320 9.00166 6.84944 189.934 219.685 425.57 425.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1980 0.000128 512 250 200 146560 5.32291 3.41555 29.8236 104.919 143.609 143.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1540 3.2e-05 1024 190 960 581120 47.0494 26.9218 845.921 838.386 1758.44 1758.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 880 0.001024 4096 210 4280 14720 2.72384 273.199 124.126 400.091 400.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1290 3.2e-05 512 630 300 389120 45.2203 13.3737 93.2031 419.087 571.133 571.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 0.001024 512 110 700 15360 0.393216 0.449856 6.23136 13.1202 20.2762 20.3554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 790 0.000256 1024 140 1420 60160 5.76579 3.46522 89.7531 103.385 202.5 202.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1350 0.000256 4096 160 580 72160 13.9904 125.702 419.019 558.756 558.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 750 6.4e-05 2048 170 1660 227840 56.6367 28.3078 986.43 838.109 1909.65 1909.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1700 0.000128 1024 250 800 143360 8.95558 6.91808 132.685 218.874 367.536 367.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1980 0.000128 512 250 200 144640 5.29872 3.40762 20.8324 104.113 133.777 133.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1540 3.2e-05 1024 190 960 581120 46.9344 26.888 592.303 837.889 1504.17 1504.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 880 0.001024 4096 210 4280 14560 2.71312 189.194 124.378 316.331 316.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1290 3.2e-05 512 630 300 368640 45.7673 13.6564 62.6855 412.198 534.554 534.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 0.001024 512 110 700 15552 0.397824 0.453152 8.28566 13.2155 22.4341 22.5116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 790 0.000256 1024 140 1420 61440 5.77325 3.50413 108.204 104.346 221.96 222.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1350 0.000256 4096 160 580 72192 13.9885 168.86 418.91 601.803 601.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 750 6.4e-05 2048 170 1660 227328 56.6645 28.372 1318.97 836.702 2240.87 2241.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1700 0.000128 1024 250 800 144000 8.96317 6.83075 177.915 218.353 412.165 412.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1980 0.000128 512 250 200 146688 5.29773 3.41005 27.9175 104.826 141.575 141.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1540 3.2e-05 1024 190 960 579072 47.059 27.3538 789.127 836.61 1700.31 1700.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 880 0.001024 4096 210 4280 14688 2.72896 257.908 122.133 382.812 382.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1290 3.2e-05 512 630 300 380928 44.6787 13.1293 85.7136 412.328 556.094 556.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 0.001024 512 110 700 15360 0.3984 0.45008 5.96547 13.1551 20.0523 20.1298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 790 0.000256 1024 140 1420 59904 5.78154 3.46726 85.2297 103.511 198.122 198.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1350 0.000256 4096 160 580 72000 13.983 120.91 418.685 553.623 553.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 750 6.4e-05 2048 170 1660 224256 56.8159 28.2317 932.362 833.411 1850.99 1851.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1700 0.000128 1024 250 800 143616 8.97315 6.82925 127.788 219.207 362.901 362.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1980 0.000128 512 250 200 145920 5.28912 3.40685 20.2345 104.383 133.444 133.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1540 3.2e-05 1024 190 960 577536 47.328 26.8718 563.948 837.797 1476.11 1476.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 880 0.001024 4096 210 4280 14592 2.72112 182.002 123.638 308.408 308.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1290 3.2e-05 512 630 300 368640 45.8547 13.1297 59.9975 412.569 531.799 531.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 0.001024 512 110 700 15600 0.40128 0.452608 8.57293 13.2208 22.7308 22.8111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 790 0.000256 1024 140 1420 60800 5.85114 3.51792 118.641 104.374 232.515 232.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1350 0.000256 4096 160 580 72200 13.9856 176.114 418.92 609.063 609.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 750 6.4e-05 2048 170 1660 227200 56.9715 28.4076 1374.33 837.105 2296.98 2297.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1700 0.000128 1024 250 800 144000 9.04224 6.84925 185.745 219.304 421.042 421.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1980 0.000128 512 250 200 146400 5.34602 3.4208 29.2281 104.81 142.934 143.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1540 3.2e-05 1024 190 960 579200 47.3186 26.9599 825.366 837.482 1737.29 1737.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 880 0.001024 4096 210 4280 14700 2.72288 267.132 124.684 394.584 394.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1290 3.2e-05 512 630 300 371200 45.7085 13.169 87.2648 412.171 558.56 558.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 0.001024 512 110 700 15200 0.397568 0.450368 6.09261 13.1509 20.1726 20.2505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 790 0.000256 1024 140 1420 59200 5.83165 3.47946 86.178 103.438 199.058 199.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1350 0.000256 4096 160 580 72000 13.9796 124.218 418.385 556.626 556.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 750 6.4e-05 2048 170 1660 224000 57.0777 28.245 956.553 833.089 1875.13 1875.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1700 0.000128 1024 250 800 144000 9.02592 6.84198 132.529 219.813 368.311 368.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1980 0.000128 512 250 200 145600 5.32275 3.41811 20.9366 104.351 134.156 134.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1540 3.2e-05 1024 190 960 579200 47.3007 26.9365 583.449 837.73 1495.58 1495.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 880 0.001024 4096 210 4280 14600 2.73376 187.961 124.305 315.044 315.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1290 3.2e-05 512 630 300 358400 46.8838 13.1564 60.2598 412.283 532.828 533.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 0.001024 512 110 700 15456 0.39376 0.45008 10.7456 13.1427 24.816 24.8925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 790 0.000256 1024 140 1420 61824 5.81114 3.51437 151.331 104.952 265.743 265.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1350 0.000256 4096 160 580 72128 13.9871 225.843 418.954 658.83 658.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 750 6.4e-05 2048 170 1660 227584 56.6944 28.3177 1756.66 837.324 2679.16 2679.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1700 0.000128 1024 250 800 143808 8.98208 7.2616 237.278 219.329 472.95 473.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1980 0.000128 512 250 200 146048 5.32803 3.41357 37.3837 104.85 151.105 151.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1540 3.2e-05 1024 190 960 578816 47.1506 26.8984 1051.66 837.629 1963.51 1963.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 880 0.001024 4096 210 4280 14672 2.72912 340.839 125.239 468.85 468.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1290 3.2e-05 512 630 300 372736 45.7053 13.183 112.837 413.907 585.876 586.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 730 0.001024 512 110 700 15232 0.397152 0.450112 6.89571 13.2094 21.0352 21.1126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 790 0.000256 1024 140 1420 60928 5.7551 3.4816 100.308 103.811 213.486 213.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1350 0.000256 4096 160 580 71904 13.9738 146.321 417.995 578.334 578.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 750 6.4e-05 2048 170 1660 225792 56.8961 28.3791 1136.69 836.929 2059.06 2059.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1700 0.000128 1024 250 800 143360 8.98333 6.85373 154.515 219.353 389.808 389.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1980 0.000128 512 250 200 145152 5.33846 3.41158 24.7073 104.831 138.417 138.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1540 3.2e-05 1024 190 960 577024 47.3404 26.8714 684.441 836.632 1595.45 1595.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 880 0.001024 4096 210 4280 14560 2.7177 221.85 123.552 348.164 348.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1290 3.2e-05 512 630 300 344064 46.6364 13.0377 68.7416 404.02 532.679 532.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 0.001024 512 110 700 15360 0.397152 0.450048 10.3406 13.1083 24.3788 24.4535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 790 0.000256 1024 140 1420 61440 5.82755 3.52422 143.795 104.716 257.994 258.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1350 0.000256 4096 160 580 72120 13.9853 215.986 419.151 649.165 649.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 750 6.4e-05 2048 170 1660 226560 56.8243 28.3395 1671.84 835.377 2592.54 2592.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1700 0.000128 1024 250 800 144000 8.99891 6.84237 226.995 219.234 462.169 462.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1980 0.000128 512 250 200 145920 5.31258 3.41805 35.8867 104.598 149.343 149.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1540 3.2e-05 1024 190 960 579840 47.2228 26.9306 1009.28 838.109 1921.77 1921.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 880 0.001024 4096 210 4280 14640 2.72211 327.934 124.071 454.772 454.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1290 3.2e-05 512 630 300 368640 45.9139 13.1557 107.284 412.644 579.241 579.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 0.001024 512 110 700 15360 0.393632 0.450688 7.03981 13.1821 21.1511 21.2238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 790 0.000256 1024 140 1420 59520 5.80576 3.47318 98.3366 103.556 211.303 211.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1350 0.000256 4096 160 580 72000 13.9877 146.588 418.591 579.208 579.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 750 6.4e-05 2048 170 1660 226560 56.6764 28.4253 1135.79 834.894 2055.95 2056.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1700 0.000128 1024 250 800 143040 8.97245 6.85421 153.382 219.65 388.96 389.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1980 0.000128 512 250 200 145920 5.31869 3.41811 24.4852 104.583 137.933 138.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1540 3.2e-05 1024 190 960 576000 47.2264 26.8493 679.029 834.569 1587.84 1587.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 880 0.001024 4096 210 4280 14400 2.70653 217.194 122.591 342.534 342.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1290 3.2e-05 512 630 300 368640 45.8256 13.1513 72.5591 412.265 544.044 544.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 0.001024 512 110 700 15360 0.395264 0.450336 10.035 13.1108 24.0751 24.1521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 790 0.000256 1024 140 1420 61440 5.81395 3.51466 139.675 104.813 253.945 254.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1350 0.000256 4096 160 580 72192 13.9931 210.093 419.419 643.549 643.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 750 6.4e-05 2048 170 1660 227328 56.4904 28.2626 1628.24 836.084 2549.24 2549.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1700 0.000128 1024 250 800 143872 8.9481 6.83002 219.577 219.947 455.404 455.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1980 0.000128 512 250 200 146432 5.29946 3.40925 34.9539 104.694 148.486 148.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1540 3.2e-05 1024 190 960 579584 47.1664 27.0724 974.664 838.662 1887.74 1887.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 880 0.001024 4096 210 4280 14592 2.72384 317.253 119.759 439.78 439.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1290 3.2e-05 512 630 300 376832 46.227 13.3304 106.339 418.191 584.333 584.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 0.001024 512 110 700 14848 0.395552 0.446464 6.56326 13.0148 20.5039 20.5804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 790 0.000256 1024 140 1420 61440 5.82982 3.516 98.5506 104.883 212.914 213.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1350 0.000256 4096 160 580 71936 13.9804 142.01 418.333 574.368 574.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 750 6.4e-05 2048 170 1660 225280 56.854 28.2501 1089.11 835.635 2010.02 2010.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1700 0.000128 1024 250 800 143360 8.97712 6.832 148.055 218.865 382.833 382.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1980 0.000128 512 250 200 145408 5.31763 3.41203 23.6154 104.68 137.157 137.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1540 3.2e-05 1024 190 960 577536 47.0421 26.8268 655.183 835.264 1564.48 1564.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 880 0.001024 4096 210 4280 14336 2.69747 209.506 122.401 334.649 334.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1290 3.2e-05 512 630 300 360448 47.818 13.324 68.3997 417.769 547.554 547.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 0.001024 512 110 700 15360 0.397312 0.45056 9.0199 13.1569 23.1075 23.1855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 790 0.000256 1024 140 1420 59904 5.77965 3.46771 121.568 103.523 234.466 234.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1350 0.000256 4096 160 580 72000 13.9819 182.996 418.723 615.743 615.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 750 6.4e-05 2048 170 1660 224256 56.8158 28.213 1407.59 833.496 2326.28 2326.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1700 0.000128 1024 250 800 143616 8.99651 6.82602 190.858 219.011 425.789 425.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1980 0.000128 512 250 200 145920 5.28842 3.40992 30.4118 104.395 143.633 143.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1540 3.2e-05 1024 190 960 577536 47.3052 26.8705 845.38 837.924 1757.64 1757.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 880 0.001024 4096 210 4280 14592 2.72653 279.695 125.305 407.768 407.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1290 3.2e-05 512 630 300 368640 45.8277 13.1236 90.0463 412.716 561.958 562.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 0.001024 512 110 700 14592 0.391168 0.437984 6.0104 12.7736 19.6972 19.7738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 790 0.000256 1024 140 1420 58368 5.87373 3.47632 87.6324 103.779 200.896 201.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1350 0.000256 4096 160 580 71808 13.978 128.053 418.736 560.81 560.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 750 6.4e-05 2048 170 1660 221184 56.4912 27.9388 977.104 825.785 1887.48 1887.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1700 0.000128 1024 250 800 142848 8.96922 6.84237 134.806 218.388 369.103 369.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1980 0.000128 512 250 200 144384 5.23386 3.39366 21.4064 103.502 133.661 133.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1540 3.2e-05 1024 190 960 571392 47.3097 26.7516 593.65 833.508 1501.38 1501.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 880 0.001024 4096 210 4280 14208 2.69312 187.783 123.337 313.858 313.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1290 3.2e-05 512 630 300 344064 44.9542 12.8159 59.7964 396.405 514.213 514.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 0.001024 512 110 700 15200 0.39648 0.450272 9.39594 13.1477 23.4716 23.5484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 790 0.000256 1024 140 1420 59200 5.82742 3.47408 125.984 103.44 238.855 238.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1350 0.000256 4096 160 580 72000 13.9792 189.031 418.38 621.432 621.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 750 6.4e-05 2048 170 1660 224000 57.0669 28.3189 1457.84 833.08 2376.47 2376.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1700 0.000128 1024 250 800 144000 9.01712 6.84506 200.139 218.952 435.051 435.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1980 0.000128 512 250 200 145600 5.32102 3.41565 31.6806 104.344 144.888 145.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1540 3.2e-05 1024 190 960 579200 47.2985 26.9353 888.168 837.083 1799.65 1799.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 880 0.001024 4096 210 4280 14600 2.7304 288.017 124.296 415.089 415.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1290 3.2e-05 512 630 300 358400 46.8646 13.1604 91.4906 412.381 564.141 564.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 0.001024 512 110 700 14400 0.387296 0.436512 6.59053 12.7603 20.2565 20.3345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 790 0.000256 1024 140 1420 57600 5.90928 3.47843 92.1508 103.801 205.467 205.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1350 0.000256 4096 160 580 71600 13.9594 133.589 417.7 565.292 565.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 750 6.4e-05 2048 170 1660 217600 56.9563 27.988 1014.36 825.818 1925.29 1925.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1700 0.000128 1024 250 800 142400 8.9671 6.83715 141.105 218.499 375.51 375.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1980 0.000128 512 250 200 144000 5.25677 3.39763 22.2299 103.508 134.517 134.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1540 3.2e-05 1024 190 960 576000 46.9661 26.7919 632.04 833.862 1539.82 1539.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 880 0.001024 4096 210 4280 14400 2.72362 202.934 123.432 329.131 329.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1290 3.2e-05 512 630 300 358400 46.8511 13.5917 65.5959 412.76 539.035 539.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 730 0.001024 512 110 696 15872 0.397184 0.452032 7.02058 13.2079 21.1602 21.2378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 790 0.000256 1024 140 1416 61952 5.81168 3.52026 98.7559 104.916 213.134 213.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1350 0.000256 4096 160 600 72096 13.9942 282.079 419.017 715.138 715.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 750 6.4e-05 2048 170 1680 228352 56.5756 28.2944 1102.93 837.677 2025.65 2025.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1700 0.000128 1024 250 792 144384 8.9704 6.83213 145.878 220.335 382.118 382.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1980 0.000128 512 250 216 146688 5.32019 3.40947 35.8307 104.859 149.563 149.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1540 3.2e-05 1024 190 960 579584 47.2782 26.8764 657.704 837.624 1569.64 1569.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 880 0.001024 4096 210 4272 14752 2.71974 212.786 125.715 341.264 341.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1290 3.2e-05 512 630 312 385024 45.5194 13.3263 131.109 417.569 607.767 607.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 730 0.001024 512 110 696 15840 0.399104 0.452832 7.39395 13.2056 21.5347 21.6084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 790 0.000256 1024 140 1416 62080 5.83114 3.53005 103.8 104.936 218.224 218.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1350 0.000256 4096 160 600 72080 13.9878 291.029 419.012 724.073 724.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 750 6.4e-05 2048 170 1680 228480 56.8404 28.4099 1169.62 837.795 2092.83 2092.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1700 0.000128 1024 250 792 144320 9.02515 6.86694 155.119 220.991 392.101 392.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1980 0.000128 512 250 216 146880 5.33686 3.41878 36.9948 104.877 150.758 150.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1540 3.2e-05 1024 190 960 579200 47.4827 26.9453 695.864 837.736 1608.19 1608.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 880 0.001024 4096 210 4272 14760 2.72589 224.586 124.296 351.65 351.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1290 3.2e-05 512 630 312 384000 45.8424 13.3781 84.5114 418.993 562.969 563.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 730 0.001024 512 110 696 15840 0.397216 0.452608 7.08179 13.1727 21.1886 21.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 790 0.000256 1024 140 1416 61824 5.80486 3.51693 99.8487 104.754 214.053 214.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1350 0.000256 4096 160 600 72048 13.9858 152.367 418.793 585.19 585.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 750 6.4e-05 2048 170 1680 228096 56.658 28.3484 1153.03 836.256 2074.47 2074.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1700 0.000128 1024 250 792 144384 8.98749 6.83315 153.255 221.087 390.267 390.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1980 0.000128 512 250 216 146304 5.30998 3.40992 38.0325 104.689 151.57 151.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1540 3.2e-05 1024 190 960 579072 47.3775 26.9124 687.508 837.207 1599.16 1599.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 880 0.001024 4096 210 4272 14736 2.71866 221.149 124.056 347.966 348.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1290 3.2e-05 512 630 312 380928 45.4692 13.3018 75.9426 416.148 551.101 551.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 730 0.001024 512 110 696 15744 0.4008 0.450976 5.15386 13.2196 19.309 19.3899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 790 0.000256 1024 140 1416 61440 5.78278 3.50454 72.0752 104.405 185.897 186.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1350 0.000256 4096 160 600 72000 13.9879 301.685 419.189 734.908 734.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 750 6.4e-05 2048 170 1680 227328 56.6889 28.3213 740.622 837.222 1663.02 1663.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1700 0.000128 1024 250 792 144000 8.9745 6.87718 98.7053 218.773 333.437 333.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1980 0.000128 512 250 216 145920 5.31962 3.40992 33.6051 104.818 147.282 147.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1540 3.2e-05 1024 190 960 577536 47.3207 26.8599 442.932 837.671 1354.95 1355.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 880 0.001024 4096 210 4272 14688 2.71994 142.274 123.733 268.773 268.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1290 3.2e-05 512 630 312 368640 45.8351 13.1277 58.32 412.45 529.985 530.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 730 0.001024 512 110 696 15792 0.397312 0.450496 8.15053 13.1722 22.252 22.3302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 790 0.000256 1024 140 1416 61824 5.82707 3.52109 114.496 104.783 228.761 228.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1350 0.000256 4096 160 600 72072 13.994 176.027 419.052 609.118 609.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 750 6.4e-05 2048 170 1680 227584 56.8632 28.3595 1323.1 836.43 2244.91 2245.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1700 0.000128 1024 250 792 144256 9.02362 6.84394 176.661 221.106 413.734 413.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1980 0.000128 512 250 216 146496 5.32845 3.41802 29.5717 104.714 143.155 143.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1540 3.2e-05 1024 190 960 578816 47.4788 26.9507 791.833 837.556 1703.99 1704.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 880 0.001024 4096 210 4272 14728 2.72074 256.025 123.886 382.675 382.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1290 3.2e-05 512 630 312 387072 45.3563 13.3695 89.6082 418.302 566.881 567.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 730 0.001024 512 110 696 15680 0.395264 0.449184 5.8008 13.1427 19.8707 19.9475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 790 0.000256 1024 140 1416 61824 5.8169 3.5183 77.7308 104.948 192.144 192.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1350 0.000256 4096 160 600 72016 13.9897 355.576 419.416 789.03 789.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 750 6.4e-05 2048 170 1680 227584 56.6826 28.3115 840.133 837.537 1762.82 1762.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1700 0.000128 1024 250 792 143808 8.9817 6.83744 111.868 220.663 348.448 348.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1980 0.000128 512 250 216 146048 5.33194 3.41197 40.362 104.842 154.076 154.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1540 3.2e-05 1024 190 960 577024 47.4225 26.9005 501.888 837.223 1413.59 1413.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 880 0.001024 4096 210 4272 14672 2.71734 160.798 123.808 287.367 287.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1290 3.2e-05 512 630 312 372736 45.7076 13.1953 56.2845 414.512 529.94 530.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 730 0.001024 512 110 696 15872 0.397312 0.451968 7.82035 13.2308 21.9832 22.0586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 790 0.000256 1024 140 1416 61440 5.81581 3.5072 109.787 104.628 223.868 223.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1350 0.000256 4096 160 600 72064 13.9912 170.629 419.061 603.722 603.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 750 6.4e-05 2048 170 1680 228352 56.6008 28.353 1269.44 837.863 2192.42 2192.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1700 0.000128 1024 250 792 144384 8.99885 6.83008 170.556 221.022 407.51 407.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1980 0.000128 512 250 216 146432 5.32314 3.40992 28.1552 104.893 141.91 142.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1540 3.2e-05 1024 190 960 579584 47.1822 26.88 753.661 837.766 1665.64 1665.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 880 0.001024 4096 210 4272 14720 2.72278 234.011 123.857 360.633 360.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1290 3.2e-05 512 630 312 385024 45.371 13.3325 85.598 417.632 562.17 562.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 730 0.001024 512 110 696 15616 0.395488 0.45056 5.29427 13.1136 19.3364 19.4109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 790 0.000256 1024 140 1416 61440 5.81776 3.51034 77.1234 104.799 191.385 191.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1350 0.000256 4096 160 600 71936 13.9819 114.354 419.075 547.456 547.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 750 6.4e-05 2048 170 1680 227328 56.4801 28.2621 828.116 835.987 1749.01 1749.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1700 0.000128 1024 250 792 143872 8.94957 6.82576 112.476 219.135 347.487 347.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1980 0.000128 512 250 216 145408 5.3248 3.4095 18.907 104.685 132.452 132.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1540 3.2e-05 1024 190 960 579584 47.1624 26.8834 500.569 838.563 1413.35 1413.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 880 0.001024 4096 210 4272 14592 2.70957 148.183 123.683 274.619 274.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1290 3.2e-05 512 630 312 376832 46.2068 13.328 55.8747 418.03 533.684 533.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 730 0.001024 512 110 696 15840 0.401408 0.454656 8.7488 13.2286 22.9164 22.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 790 0.000256 1024 140 1416 61632 5.80954 3.51642 122.295 104.55 236.305 236.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1350 0.000256 4096 160 600 72000 13.9848 184.046 418.828 616.901 616.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 750 6.4e-05 2048 170 1680 228096 56.7601 28.3413 1413.15 837.542 2335.95 2336.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1700 0.000128 1024 250 792 144288 8.99155 6.84352 187.089 220.768 423.796 423.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1980 0.000128 512 250 216 146304 5.33555 3.41402 30.9774 104.855 144.715 144.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1540 3.2e-05 1024 190 960 578304 47.4593 26.9507 839.937 837.442 1751.94 1752.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 880 0.001024 4096 210 4272 14688 2.72298 272.579 119.774 395.121 395.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1290 3.2e-05 512 630 312 377856 45.3177 13.2157 92.2364 414.319 565.332 565.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 730 0.001024 512 110 696 15552 0.397312 0.452608 6.3295 13.1858 20.4471 20.5245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 790 0.000256 1024 140 1416 61056 5.76109 3.4857 89.4808 103.945 202.801 202.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1350 0.000256 4096 160 600 71856 13.9829 129.171 418.677 561.872 561.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 750 6.4e-05 2048 170 1680 225792 56.8178 28.3645 980.22 835.226 1900.79 1900.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1700 0.000128 1024 250 792 144000 9.00243 6.84378 131.586 219.604 367.135 367.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1980 0.000128 512 250 216 145152 5.32381 3.41402 21.8084 104.596 135.27 135.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1540 3.2e-05 1024 190 960 578304 47.338 26.9164 589.535 838.124 1502.07 1502.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 880 0.001024 4096 210 4272 14544 2.70973 188.218 123.109 314.08 314.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1290 3.2e-05 512 630 312 368640 45.0338 13.0458 63.6647 408.363 530.353 530.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 730 0.001024 512 110 696 15680 0.395104 0.451616 8.36403 13.1734 22.4668 22.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 790 0.000256 1024 140 1416 61440 5.7689 3.49267 116.178 104.134 229.704 229.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1350 0.000256 4096 160 600 72000 13.9837 173.353 418.801 606.181 606.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 750 6.4e-05 2048 170 1680 227840 56.7225 28.5522 1341.99 837.89 2265.31 2265.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1700 0.000128 1024 250 792 144320 9.0001 6.91056 177.475 219.892 413.377 413.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1980 0.000128 512 250 216 146560 5.32147 3.41795 29.3608 104.904 143.133 143.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1540 3.2e-05 1024 190 960 578560 47.3173 26.9189 799.282 837.778 1711.45 1711.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 880 0.001024 4096 210 4272 14720 2.7232 258.157 124.893 385.817 385.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1290 3.2e-05 512 630 312 378880 46.2388 13.37 87.6476 420.034 567.531 567.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 730 0.001024 512 110 696 15360 0.395264 0.449408 5.99658 13.1354 20.0639 20.1421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 790 0.000256 1024 140 1416 60160 5.75558 3.46803 84.9059 103.482 197.749 197.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1350 0.000256 4096 160 600 71840 13.987 125.459 418.774 558.263 558.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 750 6.4e-05 2048 170 1680 227840 56.6446 28.4645 963.323 838.911 1887.51 1887.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1700 0.000128 1024 250 792 143360 8.93302 6.8608 127.454 219.344 362.692 362.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1980 0.000128 512 250 216 144640 5.29408 3.4095 21.0484 104.207 134.087 134.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1540 3.2e-05 1024 190 960 578560 47.2496 26.9248 572.858 838.679 1485.87 1486.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 880 0.001024 4096 210 4272 14560 2.71082 182.941 123.499 309.192 309.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1290 3.2e-05 512 630 312 368640 45.8178 13.1211 61.976 412.653 533.815 534.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 730 0.001024 512 110 696 15744 0.397024 0.451744 10.3688 13.2107 24.5137 24.5895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 790 0.000256 1024 140 1416 61440 5.77722 3.49853 144.428 104.345 258.183 258.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1350 0.000256 4096 160 600 72000 13.9878 225.981 418.965 658.977 659.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 750 6.4e-05 2048 170 1680 227328 56.643 28.3804 1717.31 836.717 2639.22 2639.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1700 0.000128 1024 250 792 144000 8.97642 6.83622 229.438 219.441 464.796 464.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1980 0.000128 512 250 216 145920 5.32285 3.41424 37.9051 104.763 151.536 151.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1540 3.2e-05 1024 190 960 577536 47.2276 26.8595 1020.06 836.587 1930.9 1931.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 880 0.001024 4096 210 4272 14688 2.72566 329.293 120.974 453.043 453.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1290 3.2e-05 512 630 312 368640 45.808 13.1174 110.72 412.297 582.189 582.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 730 0.001024 512 110 696 15360 0.394816 0.452672 6.63472 13.1442 20.709 20.7858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 790 0.000256 1024 140 1416 59904 5.77226 3.47091 95.171 103.428 207.97 208.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1350 0.000256 4096 160 600 71808 13.9899 142.619 418.388 575.04 575.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 750 6.4e-05 2048 170 1680 224256 56.801 28.2398 1085.84 832.74 2003.78 2003.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1700 0.000128 1024 250 792 143616 8.9744 6.83418 146.269 219.076 381.253 381.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1980 0.000128 512 250 216 144384 5.31843 3.40582 24.4771 104.296 137.627 137.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1540 3.2e-05 1024 190 960 577536 47.2769 26.8616 654.395 836.574 1565.27 1565.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 880 0.001024 4096 210 4272 14592 2.71974 210.604 123.498 336.864 336.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1290 3.2e-05 512 630 312 368640 45.833 13.1294 72.0307 412.236 543.469 543.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 730 0.001024 512 110 696 15800 0.39936 0.452 10.4881 13.227 24.6491 24.7261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 790 0.000256 1024 140 1416 61600 5.8119 3.51642 143.658 104.452 257.567 257.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1350 0.000256 4096 160 600 72000 13.9807 222.638 419.216 655.877 655.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 750 6.4e-05 2048 170 1680 227200 56.9733 28.526 1684.1 837.701 2607.46 2607.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1700 0.000128 1024 250 792 144000 9.04285 6.84579 224.564 219.723 460.277 460.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1980 0.000128 512 250 216 146400 5.3433 3.41555 37.5306 104.888 151.304 151.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1540 3.2e-05 1024 190 960 577600 47.5756 26.9585 1006.53 837.568 1918.79 1918.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 880 0.001024 4096 210 4272 14700 2.72384 326.167 124.21 453.143 453.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1290 3.2e-05 512 630 312 371200 45.7164 13.1623 109.788 412.468 581.382 581.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 730 0.001024 512 110 696 15600 0.39936 0.451712 7.06733 13.1644 21.1631 21.2429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 790 0.000256 1024 140 1416 60800 5.75478 3.47878 99.2855 103.533 212.186 212.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1350 0.000256 4096 160 600 71800 13.9841 150.567 418.784 583.382 583.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 750 6.4e-05 2048 170 1680 224000 57.0909 28.2561 1129.18 833.879 2048.58 2048.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1700 0.000128 1024 250 792 144000 9.03302 6.84442 152.574 219.46 388.013 388.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1980 0.000128 512 250 216 145600 5.32573 3.4175 25.4016 104.44 138.71 138.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1540 3.2e-05 1024 190 960 576000 47.5843 26.9368 679.412 837.9 1592 1592.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 880 0.001024 4096 210 4272 14600 2.71997 218.817 123.726 345.306 345.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1290 3.2e-05 512 630 312 358400 46.8603 13.1611 71.5964 413.688 545.56 545.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 730 0.001024 512 110 696 15680 0.395264 0.448512 9.94048 13.131 23.9999 24.0772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 790 0.000256 1024 140 1416 61824 5.80778 3.52243 141.553 104.861 255.878 255.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1350 0.000256 4096 160 600 72016 13.9896 217.414 419.066 650.514 650.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 750 6.4e-05 2048 170 1680 227584 56.7045 28.3075 1654.46 836.606 2576.24 2576.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1700 0.000128 1024 250 792 143808 8.99242 6.83875 219.045 219.42 454.397 454.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1980 0.000128 512 250 216 146048 5.32717 3.41405 36.59 104.753 150.215 150.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1540 3.2e-05 1024 190 960 577024 47.3892 26.9005 979.11 836.469 1890.04 1890.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 880 0.001024 4096 210 4272 14672 2.72794 319.762 124.222 446.756 446.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1290 3.2e-05 512 630 312 372736 45.7024 13.1858 107.585 425.557 592.274 592.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 730 0.001024 512 110 696 15680 0.397312 0.448512 6.67594 13.2083 20.8114 20.8885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 790 0.000256 1024 140 1416 60928 5.76349 3.48109 94.3901 103.783 207.549 207.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1350 0.000256 4096 160 600 71904 13.9938 143.699 418.959 576.696 576.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 750 6.4e-05 2048 170 1680 225792 56.8875 28.3277 1087.75 836.698 2009.82 2009.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1700 0.000128 1024 250 792 143360 8.98253 6.83613 145.554 220.625 382.101 382.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1980 0.000128 512 250 216 145152 5.3424 3.40992 24.1479 104.806 137.83 137.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1540 3.2e-05 1024 190 960 577024 47.3593 26.8636 652.117 836.377 1562.87 1563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 880 0.001024 4096 210 4272 14560 2.7177 208.21 123.467 334.435 334.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1290 3.2e-05 512 630 312 344064 46.6231 13.0358 66.0632 403.91 529.881 530.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 730 0.001024 512 110 696 15600 0.399328 0.448512 9.26662 13.1102 23.3074 23.3842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 790 0.000256 1024 140 1416 61440 5.83043 3.52163 135.975 104.716 250.179 250.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1350 0.000256 4096 160 600 72000 13.994 210.969 419.424 644.433 644.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 750 6.4e-05 2048 170 1680 226560 56.8355 28.3961 1597.5 835.378 2518.28 2518.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1700 0.000128 1024 250 792 144000 9.00342 6.8441 214.331 219.493 449.774 449.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1980 0.000128 512 250 216 145920 5.32019 3.42192 35.6518 104.601 149.128 149.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1540 3.2e-05 1024 190 960 577920 47.4489 26.9341 960.681 838.457 1873.68 1873.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 880 0.001024 4096 210 4272 14640 2.72323 306.695 124.023 433.485 433.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1290 3.2e-05 512 630 312 368640 45.9202 13.1543 103.972 412.583 575.878 576.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 730 0.001024 512 110 696 15360 0.395776 0.449088 6.57834 13.1784 20.6805 20.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 790 0.000256 1024 140 1416 59520 5.7991 3.47203 91.2863 103.496 204.186 204.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1350 0.000256 4096 160 600 71760 13.9889 136.027 418.464 568.525 568.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 750 6.4e-05 2048 170 1680 226560 56.6862 28.3908 1033.62 834.942 1953.81 1953.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1700 0.000128 1024 250 792 143040 8.97622 6.84154 138.151 217.826 371.895 371.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1980 0.000128 512 250 216 145920 5.31488 3.41606 23.2273 104.59 136.68 136.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1540 3.2e-05 1024 190 960 576000 47.2237 26.8513 619.042 834.614 1527.9 1528.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 880 0.001024 4096 210 4272 14400 2.7023 195.235 122.551 320.532 320.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1290 3.2e-05 512 630 312 368640 45.8649 13.1498 67.5828 412.276 539.11 539.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 730 0.001024 512 110 696 15616 0.395488 0.448352 9.14861 13.1052 23.1818 23.2592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 790 0.000256 1024 140 1416 61440 5.81712 3.51325 130.087 104.728 244.276 244.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1350 0.000256 4096 160 600 71936 13.9906 201.593 418.782 634.41 634.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 750 6.4e-05 2048 170 1680 227328 56.5068 28.3292 1533.58 835.417 2454 2454.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1700 0.000128 1024 250 792 143872 8.96221 6.83264 204.605 218.994 439.5 439.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1980 0.000128 512 250 216 145408 5.32486 3.4119 33.8832 104.611 147.359 147.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1540 3.2e-05 1024 190 960 579584 47.1602 26.8842 920.261 838.532 1833 1833.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 880 0.001024 4096 210 4272 14592 2.72099 292.664 124.007 419.438 419.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1290 3.2e-05 512 630 312 376832 46.2337 13.3308 101.303 417.87 578.983 579.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 730 0.001024 512 110 696 15360 0.39488 0.4464 6.42819 13.0272 20.3799 20.4613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 790 0.000256 1024 140 1416 61440 5.8361 3.51232 91.746 104.971 206.198 206.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1350 0.000256 4096 160 600 71680 13.9816 134.341 418.374 566.742 566.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 750 6.4e-05 2048 170 1680 225280 56.87 28.2424 1023.58 836.332 1945.19 1945.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1700 0.000128 1024 250 792 143360 8.98253 6.82982 137.496 219.343 372.754 372.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1980 0.000128 512 250 216 145408 5.3239 3.41245 23.1589 104.766 136.795 136.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1540 3.2e-05 1024 190 960 577536 47.0424 26.8553 617.171 835.977 1527.21 1527.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 880 0.001024 4096 210 4272 14336 2.69722 194.14 122.436 319.317 319.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1290 3.2e-05 512 630 312 360448 47.8064 13.3243 65.989 418.107 545.48 545.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 730 0.001024 512 110 700 15808 0.396736 0.452192 7.89648 13.2162 22.0427 22.1189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 790 0.000256 1024 140 1425 61696 5.81955 3.52051 110.619 104.928 225.013 225.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1350 0.000256 4096 160 600 72096 13.9996 326.128 419.077 759.252 759.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 750 6.4e-05 2048 170 1675 228352 56.5554 28.3013 1243.47 837.797 2166.29 2166.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1700 0.000128 1024 250 800 144384 8.97392 6.83213 166.889 220.171 402.966 403.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1980 0.000128 512 250 200 146944 5.31786 3.40762 38.8144 104.873 152.558 152.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1540 3.2e-05 1024 190 950 581632 46.993 26.8726 736.497 837.74 1648.27 1648.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 880 0.001024 4096 210 4275 14752 2.72157 239.53 125.354 367.648 367.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1290 3.2e-05 512 630 300 385024 45.4306 13.3263 144.232 417.618 620.849 621.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 730 0.001024 512 110 700 15760 0.400416 0.453536 7.14067 13.2194 21.2929 21.3685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 790 0.000256 1024 140 1425 61440 5.85706 3.5271 99.476 105.037 214.028 214.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1350 0.000256 4096 160 600 72080 13.994 277.024 419.425 710.487 710.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 750 6.4e-05 2048 170 1675 228480 56.8451 28.4099 1121.86 838.608 2045.89 2046.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1700 0.000128 1024 250 800 144320 9.01869 6.848 149.742 220.32 386.029 386.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1980 0.000128 512 250 200 146880 5.34106 3.42067 34.3535 104.976 148.22 148.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1540 3.2e-05 1024 190 950 581760 47.2508 26.9424 662.489 838.534 1575.37 1575.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 880 0.001024 4096 210 4275 14760 2.72605 215.914 124.617 343.3 343.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1290 3.2e-05 512 630 300 389120 45.3714 13.3805 80.7684 419.942 559.707 559.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 730 0.001024 512 110 700 15680 0.395264 0.45248 4.93642 13.1772 19.0458 19.1263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 790 0.000256 1024 140 1425 60800 5.81235 3.49341 71.5731 104.155 185.164 185.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1350 0.000256 4096 160 600 72000 13.9899 277.671 418.88 710.584 710.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 750 6.4e-05 2048 170 1675 227840 56.777 28.3532 723.152 838.06 1646.5 1646.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1700 0.000128 1024 250 800 144320 9.00218 6.84506 97.2386 219.895 333.081 333.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1980 0.000128 512 250 200 146560 5.32256 3.41578 29.7812 104.924 143.57 143.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1540 3.2e-05 1024 190 950 581120 47.1177 26.9169 428.389 838.119 1340.7 1340.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 880 0.001024 4096 210 4275 14720 2.72547 139.002 124.156 265.926 265.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1290 3.2e-05 512 630 300 389120 45.5014 13.3715 124.553 419.088 602.752 602.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 730 0.001024 512 110 700 15744 0.396512 0.451072 7.37296 13.1865 21.4869 21.5634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 790 0.000256 1024 140 1425 61440 5.8312 3.51437 102.521 104.846 216.845 216.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1350 0.000256 4096 160 600 72048 13.9881 157.202 419.154 590.389 590.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 750 6.4e-05 2048 170 1675 228096 56.6438 28.3146 1187.98 837.339 2110.45 2110.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1700 0.000128 1024 250 800 144192 9.00006 6.8441 158.9 219.833 394.68 394.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1980 0.000128 512 250 200 146688 5.30586 3.41834 25.1798 104.779 138.813 138.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1540 3.2e-05 1024 190 950 581376 47.1441 26.9066 703.431 837.928 1615.57 1615.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 880 0.001024 4096 210 4275 14736 2.72042 229.396 124.283 356.444 356.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1290 3.2e-05 512 630 300 380928 45.4759 13.2956 76.7474 416.515 552.282 552.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 730 0.001024 512 110 700 15744 0.396064 0.450464 5.33456 13.2263 19.4899 19.5666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 790 0.000256 1024 140 1425 60672 5.81526 3.50096 73.9895 104.422 187.862 187.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1350 0.000256 4096 160 600 72000 13.9874 297.23 419.289 730.553 730.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 750 6.4e-05 2048 170 1675 227328 56.6956 28.2853 765.225 837.5 1687.87 1688.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1700 0.000128 1024 250 800 144000 8.98262 6.83117 102.841 219.587 338.344 338.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1980 0.000128 512 250 200 146688 5.30022 3.40787 31.7585 104.843 145.441 145.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1540 3.2e-05 1024 190 950 580608 46.9977 26.91 456.616 837.324 1368.02 1368.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 880 0.001024 4096 210 4275 14688 2.71565 147.855 124.846 275.461 275.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1290 3.2e-05 512 630 300 368640 45.8283 13.1287 58.8214 412.554 530.576 530.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 730 0.001024 512 110 700 15680 0.39616 0.454656 7.82422 13.1673 21.9239 22.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 790 0.000256 1024 140 1425 61376 5.84154 3.52618 110.663 104.76 224.927 225.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1350 0.000256 4096 160 600 72072 13.9895 169.564 418.97 602.568 602.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 750 6.4e-05 2048 170 1675 227584 56.857 28.3466 1279.58 836.268 2201.22 2201.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1700 0.000128 1024 250 800 144256 9.01264 6.83974 170.531 219.73 406.22 406.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1980 0.000128 512 250 200 146496 5.32669 3.42128 27.2976 104.694 140.865 140.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1540 3.2e-05 1024 190 950 581504 47.151 26.9448 750.792 837.39 1662.44 1662.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 880 0.001024 4096 210 4275 14728 2.72083 245.763 123.744 372.271 372.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1290 3.2e-05 512 630 300 387072 45.3982 13.3775 84.1719 419.283 562.479 562.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 730 0.001024 512 110 700 15456 0.39392 0.448448 5.57277 13.1373 19.634 19.7124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 790 0.000256 1024 140 1425 60928 5.85936 3.51539 75.1508 104.834 189.491 189.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1350 0.000256 4096 160 600 72016 13.9878 342.043 418.968 775.047 775.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 750 6.4e-05 2048 170 1675 227584 56.6958 28.3156 804.749 836.478 1726.4 1726.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1700 0.000128 1024 250 800 143808 8.97802 6.83747 108.145 219.111 343.17 343.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1980 0.000128 512 250 200 146048 5.32864 3.41114 36.5072 104.737 150.11 150.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1540 3.2e-05 1024 190 950 580608 46.9969 26.8943 479.258 836.517 1389.83 1389.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 880 0.001024 4096 210 4275 14672 2.71757 155.035 123.695 281.492 281.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1290 3.2e-05 512 630 300 372736 45.674 13.1943 53.1412 413.453 525.702 525.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 730 0.001024 512 110 700 15744 0.39776 0.452608 8.05747 13.233 22.2255 22.3027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 790 0.000256 1024 140 1425 61440 5.8105 3.5095 112.96 104.623 227.035 227.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1350 0.000256 4096 160 600 72064 13.9887 174.747 419.059 607.84 607.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 750 6.4e-05 2048 170 1675 228352 56.5865 28.2934 1312.9 837.864 2235.81 2235.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1700 0.000128 1024 250 800 144384 8.97565 6.83283 177.904 219.736 413.549 413.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1980 0.000128 512 250 200 146944 5.3087 3.41197 28.2391 104.896 141.982 142.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1540 3.2e-05 1024 190 950 581632 46.957 27.0045 784.145 837.768 1696.03 1696.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 880 0.001024 4096 210 4275 14720 2.71862 246.172 125.011 373.947 374.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1290 3.2e-05 512 630 300 385024 45.3578 13.3269 86.2549 417.637 562.821 563.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 730 0.001024 512 110 700 15360 0.395776 0.449024 5.3848 13.1044 19.4154 19.4933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 790 0.000256 1024 140 1425 61440 5.82403 3.51469 80.6669 104.731 194.867 194.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1350 0.000256 4096 160 600 71936 13.9843 117.19 418.782 550.001 550.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 750 6.4e-05 2048 170 1675 227328 56.4933 28.2583 853.684 835.41 1774 1774.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1700 0.000128 1024 250 800 143872 8.94874 6.83203 116.954 218.88 351.715 351.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1980 0.000128 512 250 200 146432 5.3016 3.40832 18.8813 104.612 132.333 132.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1540 3.2e-05 1024 190 950 581632 46.9542 26.8739 514.727 837.979 1426.69 1426.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 880 0.001024 4096 210 4275 14592 2.70874 153.945 123.464 280.159 280.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1290 3.2e-05 512 630 300 376832 46.2137 13.3263 56.8118 417.798 534.39 534.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 730 0.001024 512 110 700 15696 0.401088 0.454496 8.93536 13.2391 23.11 23.1842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 790 0.000256 1024 140 1425 61056 5.8376 3.5191 120.563 104.639 234.692 234.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1350 0.000256 4096 160 600 72000 13.9858 183.351 419.182 616.561 616.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 750 6.4e-05 2048 170 1675 228096 56.7835 28.3876 1404.44 838.232 2328 2328.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1700 0.000128 1024 250 800 144288 9.00112 6.84829 188.643 220.672 425.267 425.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1980 0.000128 512 250 200 146880 5.32 3.41606 29.9218 104.945 143.728 143.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1540 3.2e-05 1024 190 950 580608 47.1532 26.938 830.31 838.131 1742.69 1742.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 880 0.001024 4096 210 4275 14688 2.72102 271.543 110.413 384.723 384.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1290 3.2e-05 512 630 300 377856 45.3226 13.2178 90.1651 414.66 563.608 563.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 730 0.001024 512 110 700 15552 0.397024 0.451488 6.36246 13.1912 20.4812 20.5578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 790 0.000256 1024 140 1425 59904 5.81872 3.48339 89.6434 103.979 203.051 203.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1350 0.000256 4096 160 600 71856 13.9916 132.349 418.774 565.159 565.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 750 6.4e-05 2048 170 1675 225792 56.8093 28.5119 1000.27 835.436 1921.2 1921.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1700 0.000128 1024 250 800 144000 8.996 6.84237 135.37 218.342 369.652 369.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1980 0.000128 512 250 200 146304 5.30595 3.40787 21.6768 104.625 135.144 135.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1540 3.2e-05 1024 190 950 580608 47.0713 26.9116 596.616 838.317 1509.08 1509.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 880 0.001024 4096 210 4275 14544 2.70163 192.943 123.148 318.838 318.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1290 3.2e-05 512 630 300 368640 45.0631 13.0476 63.6869 409.071 531.12 531.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 730 0.001024 512 110 700 15680 0.39424 0.452928 8.50275 13.1768 22.6092 22.6856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 790 0.000256 1024 140 1425 60800 5.80285 3.49206 117.463 104.132 231.024 231.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1350 0.000256 4096 160 600 72000 13.9843 177.877 418.812 610.717 610.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 750 6.4e-05 2048 170 1675 227840 56.72 28.3505 1366.27 837.914 2289.42 2289.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1700 0.000128 1024 250 800 144320 8.99622 6.8409 183.197 219.607 418.742 418.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1980 0.000128 512 250 200 146560 5.32192 3.41677 28.9893 104.908 142.761 142.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1540 3.2e-05 1024 190 950 581120 47.0234 26.922 807.204 837.789 1719.1 1719.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 880 0.001024 4096 210 4275 14720 2.72467 264.233 123.876 390.877 390.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1290 3.2e-05 512 630 300 389120 45.2081 13.3669 90.2513 419.024 568.095 568.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 730 0.001024 512 110 700 15360 0.395904 0.451936 6.03136 13.1322 20.0942 20.1708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 790 0.000256 1024 140 1425 60160 5.75955 3.46531 87.2713 103.469 200.097 200.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1350 0.000256 4096 160 600 71840 13.9858 125.813 418.734 558.577 558.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 750 6.4e-05 2048 170 1675 227840 56.6564 28.2944 963.837 838.825 1887.78 1887.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1700 0.000128 1024 250 800 143360 8.93466 6.84307 128.922 219.16 363.965 364.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1980 0.000128 512 250 200 144640 5.29254 3.41248 20.4047 104.196 133.437 133.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1540 3.2e-05 1024 190 950 581120 46.9366 26.8841 570.367 838.616 1482.96 1483.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 880 0.001024 4096 210 4275 14560 2.70723 183.711 123.478 309.942 310.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1290 3.2e-05 512 630 300 368640 45.8037 13.1277 60.9714 414.112 534.256 534.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 730 0.001024 512 110 700 15744 0.397696 0.45056 10.3429 13.2124 24.4869 24.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 790 0.000256 1024 140 1425 60672 5.81702 3.5023 140.19 104.341 253.982 254.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1350 0.000256 4096 160 600 72000 13.9903 219.17 418.955 652.161 652.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 750 6.4e-05 2048 170 1675 227328 56.6466 28.3178 1660.55 836.69 2582.36 2582.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1700 0.000128 1024 250 800 144000 8.96733 6.83574 223.506 220.23 459.639 459.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1980 0.000128 512 250 200 146688 5.2992 3.4129 35.8579 104.759 149.459 149.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1540 3.2e-05 1024 190 950 580608 46.8944 26.8614 984.131 836.572 1894.62 1894.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 880 0.001024 4096 210 4275 14688 2.72922 322.341 125.278 450.391 450.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1290 3.2e-05 512 630 300 368640 45.8096 13.1242 105.399 412.341 576.913 577.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 730 0.001024 512 110 700 15360 0.39728 0.450784 6.76742 13.1572 20.8543 20.9332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 790 0.000256 1024 140 1425 59904 5.78 3.46973 95.0886 103.525 207.995 208.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1350 0.000256 4096 160 600 71808 13.9852 146.431 418.788 579.25 579.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 750 6.4e-05 2048 170 1675 224256 56.8109 28.1743 1103.18 833.515 2021.84 2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1700 0.000128 1024 250 800 143616 8.9848 6.83008 149.573 217.956 383.449 383.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1980 0.000128 512 250 200 145920 5.29104 3.40704 24.0164 104.394 137.239 137.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1540 3.2e-05 1024 190 950 580608 46.9913 26.8739 659.174 837.372 1570.58 1570.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 880 0.001024 4096 210 4275 14592 2.72179 214.411 124.669 341.848 341.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1290 3.2e-05 512 630 300 368640 45.852 13.13 70.879 412.627 542.739 542.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 730 0.001024 512 110 700 15600 0.399808 0.452608 10.3381 13.2187 24.4936 24.5719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 790 0.000256 1024 140 1425 60800 5.8536 3.51859 140.996 104.375 254.88 254.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1350 0.000256 4096 160 600 72000 13.9804 219.228 418.914 652.169 652.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 750 6.4e-05 2048 170 1675 227200 56.9939 28.424 1656.51 837.096 2579.19 2579.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1700 0.000128 1024 250 800 144000 9.0401 6.84874 222.641 219.319 457.954 458.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1980 0.000128 512 250 200 146400 5.34979 3.4193 35.7881 104.809 149.492 149.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1540 3.2e-05 1024 190 950 580800 47.1744 26.9578 981.163 836.957 1892.42 1892.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 880 0.001024 4096 210 4275 14700 2.73405 324.321 124.291 451.391 451.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1290 3.2e-05 512 630 300 371200 45.7076 13.167 106.138 412.276 577.534 577.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 730 0.001024 512 110 700 15200 0.39936 0.449152 7.00374 13.1629 21.1005 21.1786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 790 0.000256 1024 140 1425 59200 5.82432 3.47994 97.0719 103.531 210.037 210.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1350 0.000256 4096 160 600 71800 13.9772 148.187 418.779 580.989 581.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 750 6.4e-05 2048 170 1675 224000 57.0677 28.3514 1101.94 834.014 2021.54 2021.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1700 0.000128 1024 250 800 144000 9.03354 6.84464 150.308 218.094 384.388 384.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1980 0.000128 512 250 200 145600 5.31254 3.41811 24.0663 104.441 137.365 137.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1540 3.2e-05 1024 190 950 579200 47.3063 26.9292 656.956 837.876 1569.23 1569.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 880 0.001024 4096 210 4275 14600 2.72448 216.08 123.746 342.596 342.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1290 3.2e-05 512 630 300 358400 46.8709 13.1604 68.9946 412.672 541.947 542.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 730 0.001024 512 110 700 15456 0.393248 0.447872 9.50941 13.1465 23.5807 23.6585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 790 0.000256 1024 140 1425 60928 5.85178 3.52035 135.106 104.947 249.555 249.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1350 0.000256 4096 160 600 72016 14.0165 212.414 419.412 645.888 645.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 750 6.4e-05 2048 170 1675 227584 56.6933 28.3217 1613.26 837.314 2535.76 2535.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1700 0.000128 1024 250 800 143808 8.98163 6.83424 216.799 218.284 451.005 451.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1980 0.000128 512 250 200 146048 5.32394 3.41402 34.6563 104.841 148.364 148.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1540 3.2e-05 1024 190 950 580608 47.01 26.9047 960.756 837.155 1871.99 1872.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 880 0.001024 4096 210 4275 14672 2.72784 312.282 124.156 439.212 439.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1290 3.2e-05 512 630 300 372736 45.6826 13.1955 103.109 413.948 576.182 576.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 730 0.001024 512 110 700 15232 0.397728 0.449376 6.5265 13.2249 20.6887 20.7667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 790 0.000256 1024 140 1425 59136 5.84067 3.47936 92.2056 103.91 205.567 205.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1350 0.000256 4096 160 600 71904 13.9934 140.358 419.463 573.857 573.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 750 6.4e-05 2048 170 1675 225792 56.8833 28.2849 1052.72 837.721 1975.77 1975.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1700 0.000128 1024 250 800 143360 8.97485 6.83494 142.317 218.501 376.728 376.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1980 0.000128 512 250 200 145152 5.34035 3.41194 22.6661 104.931 136.479 136.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1540 3.2e-05 1024 190 950 580608 46.9291 27.7012 629.561 837.4 1541.75 1541.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 880 0.001024 4096 210 4275 14560 2.71811 202.117 123.621 328.501 328.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1290 3.2e-05 512 630 300 344064 46.6127 15.3232 62.974 404.395 529.548 529.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 730 0.001024 512 110 700 15360 0.395264 0.448224 9.16522 13.0984 23.1881 23.2655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 790 0.000256 1024 140 1425 60480 5.87734 3.52205 131.375 104.636 245.542 245.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1350 0.000256 4096 160 600 72000 13.996 206.246 419.1 639.387 639.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 750 6.4e-05 2048 170 1675 226560 56.8258 28.3005 1557.44 834.737 2477.46 2477.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1700 0.000128 1024 250 800 144000 9.01267 6.84454 210.544 219.061 445.563 445.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1980 0.000128 512 250 200 145920 5.32003 3.42221 33.5467 104.518 146.936 147.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1540 3.2e-05 1024 190 950 579840 47.1964 26.925 927.485 837.136 1838.9 1839.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 880 0.001024 4096 210 4275 14640 2.71974 300.384 125.117 428.265 428.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1290 3.2e-05 512 630 300 368640 45.9242 13.1575 99.3189 412.37 571.015 571.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 730 0.001024 512 110 700 15360 0.395264 0.4504 6.56691 13.1796 20.6738 20.7501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 790 0.000256 1024 140 1425 59520 5.80598 3.4705 91.8299 103.505 204.743 204.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1350 0.000256 4096 160 600 71760 13.985 134.64 418.441 567.111 567.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 750 6.4e-05 2048 170 1675 226560 56.7033 28.3443 1032.35 835.031 1952.59 1952.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1700 0.000128 1024 250 800 143040 8.97434 6.8424 138.816 219.678 374.411 374.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1980 0.000128 512 250 200 145920 5.31648 3.41475 22.4023 104.599 135.86 135.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1540 3.2e-05 1024 190 950 576000 47.203 26.8412 610.428 834.692 1519.33 1519.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 880 0.001024 4096 210 4275 14400 2.69997 192.755 122.573 318.072 318.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1290 3.2e-05 512 630 300 368640 45.8353 13.14 66.3073 412.32 537.844 538.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 730 0.001024 512 110 700 15360 0.396832 0.447936 9.25507 13.1111 23.2945 23.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 790 0.000256 1024 140 1425 61440 5.81837 3.5096 129.545 104.801 243.806 243.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1350 0.000256 4096 160 600 71936 13.9837 197.292 419.079 630.398 630.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 750 6.4e-05 2048 170 1675 227328 56.4862 28.3679 1493.36 835.996 2414.36 2414.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1700 0.000128 1024 250 800 143872 8.95328 6.8297 201.059 218.865 435.807 435.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1980 0.000128 512 250 200 146432 5.3031 3.4097 32.2036 104.68 145.726 145.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1540 3.2e-05 1024 190 950 581632 46.9605 26.8898 887.388 838.561 1799.95 1800.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 880 0.001024 4096 210 4275 14592 2.70384 286.55 124.439 413.738 413.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1290 3.2e-05 512 630 300 376832 46.1955 13.3283 96.9052 418.029 574.702 574.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 730 0.001024 512 110 700 14848 0.393216 0.44544 6.26666 13.0289 20.2174 20.2936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 790 0.000256 1024 140 1425 61440 5.8279 3.51254 93.2697 104.985 207.729 207.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1350 0.000256 4096 160 600 71680 13.9832 138.308 418.43 570.767 570.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 750 6.4e-05 2048 170 1675 225280 56.8692 28.3168 1046.81 836.421 1968.58 1968.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1700 0.000128 1024 250 800 143360 8.98554 6.83213 141.153 219.062 376.134 376.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1980 0.000128 512 250 200 145408 5.32493 3.412 22.7886 104.78 136.435 136.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1540 3.2e-05 1024 190 950 577536 47.052 26.8247 621.13 836.069 1531.24 1531.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 880 0.001024 4096 210 4275 14336 2.69517 200.944 123.527 327.21 327.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1290 3.2e-05 512 630 300 360448 47.8103 13.3259 65.954 418.761 546.101 546.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 730 0.001024 512 110 704 15360 0.397312 0.452608 6.96115 13.2128 21.1037 21.1806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 790 0.000256 1024 140 1440 61440 5.82688 3.51942 98.3888 104.945 212.814 212.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1350 0.000256 4096 160 608 72000 13.9518 275.618 419.043 708.658 708.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 750 6.4e-05 2048 170 1664 227840 56.6672 28.3455 1088.63 837.917 2011.72 2011.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1700 0.000128 1024 250 800 144384 8.97738 6.83629 145.976 221.445 383.339 383.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1980 0.000128 512 250 224 146688 5.31606 3.41222 34.4205 104.89 148.168 148.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1540 3.2e-05 1024 190 960 579584 47.2363 26.8761 652.875 837.852 1565 1565.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 880 0.001024 4096 210 4288 14752 2.72765 211.042 124.434 338.248 338.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1290 3.2e-05 512 630 320 385024 45.5838 13.329 127.374 417.68 604.212 604.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 730 0.001024 512 110 704 15360 0.399776 0.451488 4.86301 13.2342 19.0307 19.1125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 790 0.000256 1024 140 1440 60928 5.83251 3.5063 68.8386 104.63 182.937 183.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1350 0.000256 4096 160 608 71936 13.9653 275.339 418.806 708.153 708.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 750 6.4e-05 2048 170 1664 227328 56.8091 28.3025 700.334 837.877 1623.49 1623.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1700 0.000128 1024 250 800 144384 8.98573 6.82822 94.2111 220.864 330.989 331.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1980 0.000128 512 250 224 146432 5.3367 3.41402 34.7542 104.898 148.545 148.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1540 3.2e-05 1024 190 960 579584 47.3301 26.8798 510.114 837.788 1422.27 1422.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 880 0.001024 4096 210 4288 14720 2.72218 135.386 125.121 263.271 263.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1290 3.2e-05 512 630 320 385024 45.6228 13.3263 125.771 417.642 602.597 602.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 730 0.001024 512 110 704 15360 0.399456 0.452608 7.17722 13.2052 21.3156 21.3931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 790 0.000256 1024 140 1440 61440 5.85997 3.5296 102.954 104.929 217.401 217.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1350 0.000256 4096 160 608 72000 13.9756 283.714 418.957 716.698 716.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 750 6.4e-05 2048 170 1664 227840 56.9078 28.3484 1112.33 837.702 2035.45 2035.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1700 0.000128 1024 250 800 144320 9.02362 6.8425 149.303 219.979 385.251 385.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1980 0.000128 512 250 224 146880 5.3455 3.41565 36.544 104.864 150.315 150.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1540 3.2e-05 1024 190 960 579200 47.4543 26.9478 666.747 837.634 1578.94 1579.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 880 0.001024 4096 210 4288 14720 2.71565 215.428 124.232 342.417 342.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1290 3.2e-05 512 630 320 384000 45.8198 13.3874 83.1132 418.937 561.501 561.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 730 0.001024 512 110 704 15200 0.394752 0.45056 5.0425 13.1853 19.1556 19.2311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 790 0.000256 1024 140 1440 60800 5.80678 3.49002 63.9356 104.214 177.574 177.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1350 0.000256 4096 160 608 71920 13.9692 283.875 419.106 716.994 717.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 750 6.4e-05 2048 170 1664 227840 56.7654 28.3341 716.573 838.57 1640.4 1640.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1700 0.000128 1024 250 800 144320 8.99741 6.83827 96.6537 220.1 332.691 332.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1980 0.000128 512 250 224 146560 5.33613 3.41971 32.5072 104.982 146.387 146.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1540 3.2e-05 1024 190 960 578560 47.3749 26.9247 430.014 838.855 1343.33 1343.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 880 0.001024 4096 210 4288 14640 2.71459 137.791 123.842 264.391 264.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1290 3.2e-05 512 630 320 378880 46.5052 13.3793 121.165 419.315 600.608 600.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 730 0.001024 512 110 704 15264 0.395584 0.452 7.56125 13.1866 21.6764 21.7561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 790 0.000256 1024 140 1440 61056 5.84109 3.51642 106.618 104.857 220.967 221.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1350 0.000256 4096 160 608 72000 13.9409 162.113 419.363 595.464 595.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 750 6.4e-05 2048 170 1664 227328 56.7766 28.3892 1204.45 837.117 2126.91 2127.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1700 0.000128 1024 250 800 144384 8.98202 6.83827 160.761 218.654 395.336 395.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1980 0.000128 512 250 224 146304 5.31219 3.41501 26.7763 104.793 140.423 140.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1540 3.2e-05 1024 190 960 579072 47.3068 26.9251 720.737 838.013 1633.15 1633.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 880 0.001024 4096 210 4288 14736 2.72323 233.65 125.07 361.487 361.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1290 3.2e-05 512 630 320 380928 45.442 13.2936 81.9794 416.546 557.501 557.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 730 0.001024 512 110 704 15168 0.39936 0.452608 5.36717 13.2105 19.512 19.5944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 790 0.000256 1024 140 1440 60672 5.81354 3.50218 71.8533 104.327 185.626 185.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1350 0.000256 4096 160 608 71904 13.951 323.981 418.802 756.777 756.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 750 6.4e-05 2048 170 1664 227328 56.6425 28.3009 771.28 836.573 1692.96 1693.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1700 0.000128 1024 250 800 144000 8.97312 6.83533 104.293 219.224 339.425 339.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1980 0.000128 512 250 224 145920 5.31478 3.42435 35.5319 104.746 149.144 149.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1540 3.2e-05 1024 190 960 577536 47.2508 26.8554 464.223 836.454 1374.94 1375.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 880 0.001024 4096 210 4288 14688 2.7199 148.543 123.596 274.904 274.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1290 3.2e-05 512 630 320 368640 45.7707 13.1277 62.7995 412.17 534.106 534.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 730 0.001024 512 110 704 15232 0.397824 0.45056 7.19053 13.1809 21.3014 21.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 790 0.000256 1024 140 1440 61376 5.84819 3.52573 104.079 104.866 218.453 218.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1350 0.000256 4096 160 608 71960 13.9407 0 419.188 433.138 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 730 0.001024 512 110 704 15008 0.393504 0.447488 4.68787 13.1436 18.7569 18.8365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 790 0.000256 1024 140 1440 60928 5.86157 3.51664 72.3628 104.937 186.811 186.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1350 0.000256 4096 160 608 71904 13.942 103.461 419.171 536.62 536.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 750 6.4e-05 2048 170 1664 225792 56.9966 28.3156 749.878 837.178 1672.53 1672.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1700 0.000128 1024 250 800 143808 8.98678 6.83757 101.45 219.336 336.711 336.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1980 0.000128 512 250 224 146048 5.3289 3.41488 17.1904 104.826 130.886 131.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1540 3.2e-05 1024 190 960 577024 47.4042 26.8922 454.537 837.024 1366.02 1366.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 880 0.001024 4096 210 4288 14672 2.724 145.965 123.964 272.697 272.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1290 3.2e-05 512 630 320 372736 45.6768 13.1891 51.3426 413.832 524.284 524.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 730 0.001024 512 110 704 14784 0.39824 0.448448 4.3951 13.1063 18.431 18.5103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 790 0.000256 1024 140 1440 60480 5.90134 3.52874 63.6415 105.027 178.238 178.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1350 0.000256 4096 160 608 71736 13.9474 293.408 418.637 726.037 726.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 750 6.4e-05 2048 170 1664 225792 57.1136 28.3348 616.179 837.481 1539.28 1539.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1700 0.000128 1024 250 800 143808 9.00774 6.83869 83.7108 219.337 318.999 319.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1980 0.000128 512 250 224 146496 5.34134 3.41747 33.2247 104.88 147.007 147.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1540 3.2e-05 1024 190 960 577920 47.412 26.936 373.889 837.241 1285.64 1285.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 880 0.001024 4096 210 4288 14616 2.72531 119.452 123.679 245.902 245.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1290 3.2e-05 512 630 320 365568 47.4572 13.3777 52.4604 418.756 532.303 532.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 730 0.001024 512 110 704 15360 0.402592 0.453984 7.50672 13.2419 21.6894 21.7644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 790 0.000256 1024 140 1440 60928 5.83235 3.51232 105.07 104.717 219.264 219.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1350 0.000256 4096 160 608 71936 13.9563 161.58 419.54 595.12 595.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 750 6.4e-05 2048 170 1664 227328 56.8228 28.373 1182.71 838.567 2106.64 2106.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1700 0.000128 1024 250 800 144384 8.99699 6.83581 161.205 220.009 397.149 397.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1980 0.000128 512 250 224 146432 5.32406 3.40944 26.5013 104.983 140.347 140.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1540 3.2e-05 1024 190 960 579584 47.22 27.0609 715.081 838.477 1628.01 1628.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 880 0.001024 4096 210 4288 14720 2.72384 221.12 124.076 347.962 348.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1290 3.2e-05 512 630 320 385024 45.3273 13.3301 82.6774 417.986 559.569 559.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 730 0.001024 512 110 704 15104 0.39584 0.448512 5.0792 13.1014 19.1064 19.1852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 790 0.000256 1024 140 1440 60416 5.86189 3.5119 75.4161 104.712 189.632 189.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1350 0.000256 4096 160 608 71808 13.9484 110.278 418.457 542.727 542.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 750 6.4e-05 2048 170 1664 225280 56.8591 28.2558 777.283 835.339 1697.89 1698.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1700 0.000128 1024 250 800 143872 8.95693 6.82893 107.302 218.58 341.767 341.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1980 0.000128 512 250 224 145408 5.32579 3.40675 18.0117 104.593 131.466 131.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1540 3.2e-05 1024 190 960 579584 47.1431 26.8879 477.218 837.852 1389.26 1389.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 880 0.001024 4096 210 4288 14592 2.71136 140.716 124.667 268.139 268.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1290 3.2e-05 512 630 320 376832 46.1906 13.3279 54.9798 417.684 532.427 532.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 730 0.001024 512 110 704 14976 0.395904 0.449888 4.26112 13.1585 18.3485 18.4279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 790 0.000256 1024 140 1440 59904 5.78256 3.46902 63.715 103.511 176.604 176.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1350 0.000256 4096 160 608 71808 13.9575 92.0698 419.154 525.223 525.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 750 6.4e-05 2048 170 1664 224256 56.8237 28.2733 643.803 833.408 1562.47 1562.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1700 0.000128 1024 250 800 143616 8.97395 6.83107 89.3523 218.861 324.116 324.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1980 0.000128 512 250 224 144384 5.3391 3.4081 30.2841 104.38 143.537 143.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1540 3.2e-05 1024 190 960 577536 47.3184 26.8698 395.843 837.278 1307.46 1307.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 880 0.001024 4096 210 4288 14592 2.72234 117.936 123.681 244.383 244.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1290 3.2e-05 512 630 320 368640 45.8557 13.1288 44.8398 412.59 516.653 516.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 730 0.001024 512 110 704 15264 0.401408 0.454656 10.3402 13.2265 24.5095 24.5879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 790 0.000256 1024 140 1440 61056 5.84432 3.51792 145.586 104.57 259.654 259.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1350 0.000256 4096 160 608 71928 13.9551 229.145 418.867 662.011 662.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 750 6.4e-05 2048 170 1664 226944 57.0232 28.3357 1709.66 837.664 2632.86 2633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1700 0.000128 1024 250 800 144288 9.01078 6.84698 231.164 219.403 466.528 466.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1980 0.000128 512 250 224 146304 5.33462 3.41347 37.7237 104.877 151.478 151.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1540 3.2e-05 1024 190 960 579456 47.3184 26.9906 1031.68 837.561 1943.71 1943.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 880 0.001024 4096 210 4288 14688 2.72557 331.157 124.067 457.993 458.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1290 3.2e-05 512 630 320 377856 45.3298 13.2116 115.972 414.272 589.036 589.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 730 0.001024 512 110 704 14976 0.3936 0.452608 6.664 13.1906 20.784 20.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 790 0.000256 1024 140 1440 59904 5.81546 3.4857 95.545 103.974 208.948 209.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1350 0.000256 4096 160 608 71856 13.9549 143.325 419.192 576.515 576.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 750 6.4e-05 2048 170 1664 225792 56.8266 28.3563 1071.91 835.438 1992.69 1992.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1700 0.000128 1024 250 800 144000 9.00493 6.84797 145.552 219.322 380.827 380.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1980 0.000128 512 250 224 145152 5.32525 3.4105 24.4958 104.615 137.974 138.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1540 3.2e-05 1024 190 960 578304 47.3386 26.9466 648.711 838.323 1561.48 1561.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 880 0.001024 4096 210 4288 14544 2.7095 210.155 123.217 336.124 336.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1290 3.2e-05 512 630 320 368640 45.053 13.0513 73.4634 408.469 540.279 540.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 730 0.001024 512 110 704 14688 0.39536 0.446592 5.70058 13.0436 19.6705 19.7528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 790 0.000256 1024 140 1440 60480 5.88797 3.5216 82.4137 104.847 196.801 196.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1350 0.000256 4096 160 608 71712 13.9632 116.509 418.823 549.338 549.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 750 6.4e-05 2048 170 1664 224640 57.144 28.3214 881.051 835.625 1802.31 1802.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1700 0.000128 1024 250 800 143424 9.0015 6.84413 120.342 219.712 356.003 356.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1980 0.000128 512 250 224 145152 5.34646 3.41219 20.3132 104.67 133.867 133.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1540 3.2e-05 1024 190 960 577152 47.176 27.2015 537.814 835.533 1447.89 1448.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 880 0.001024 4096 210 4288 14472 2.7096 170.686 122.992 296.432 296.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1290 3.2e-05 512 630 320 359424 46.0564 13.0659 59.3844 408.516 527.268 527.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 730 0.001024 512 110 704 15200 0.393888 0.453824 9.90131 13.1889 24.0232 24.1009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 790 0.000256 1024 140 1440 60800 5.80112 3.4944 137.252 104.219 250.894 251.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1350 0.000256 4096 160 608 71920 13.9579 212.852 419.152 646.009 646.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 750 6.4e-05 2048 170 1664 227840 56.7355 28.338 1596.92 838.613 2520.77 2520.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1700 0.000128 1024 250 800 144320 8.99853 6.84512 214.389 219.666 450.005 450.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1980 0.000128 512 250 224 146560 5.3289 3.42016 35.6566 104.994 149.531 149.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1540 3.2e-05 1024 190 960 578560 47.3171 26.921 954.834 838.496 1867.73 1867.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 880 0.001024 4096 210 4288 14640 2.72518 310.995 124.006 437.777 437.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1290 3.2e-05 512 630 320 378880 46.2521 13.3945 109.488 419.41 588.803 588.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 730 0.001024 512 110 704 15040 0.394944 0.448992 6.90378 13.1334 20.9642 21.0428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 790 0.000256 1024 140 1440 60160 5.75946 3.46688 96.5811 103.454 209.389 209.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1350 0.000256 4096 160 608 71840 13.9572 144.923 419.098 578.022 578.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 750 6.4e-05 2048 170 1664 227840 56.6621 28.6245 1079.58 838.717 2003.75 2003.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1700 0.000128 1024 250 800 143360 8.94256 6.83213 143.598 220.001 379.472 379.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1980 0.000128 512 250 224 144640 5.2992 3.40406 23.7791 104.171 136.779 136.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1540 3.2e-05 1024 190 960 578560 47.2269 26.8857 640.637 838.54 1553.45 1553.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 880 0.001024 4096 210 4288 14560 2.71565 208.211 124.494 335.462 335.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1290 3.2e-05 512 630 320 368640 45.806 13.1277 71.338 412.497 543.01 543.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 730 0.001024 512 110 704 14880 0.397472 0.45056 5.56611 13.1792 19.6756 19.7552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 790 0.000256 1024 140 1440 59520 5.80518 3.47341 80.9559 103.506 193.873 193.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1350 0.000256 4096 160 608 71760 13.9612 120.612 418.87 553.487 553.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 750 6.4e-05 2048 170 1664 226560 56.6808 28.3731 898.713 835.044 1818.98 1819.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1700 0.000128 1024 250 800 143040 8.98403 7.09635 120.187 217.471 353.842 353.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1980 0.000128 512 250 224 145920 5.31869 3.41786 20.1746 104.597 133.638 133.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1540 3.2e-05 1024 190 960 576000 47.2397 26.8513 536.095 834.706 1445.05 1445.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 880 0.001024 4096 210 4288 14400 2.70368 172.813 122.645 298.207 298.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1290 3.2e-05 512 630 320 368640 45.8546 13.148 60.1556 412.324 531.728 531.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 730 0.001024 512 110 704 15168 0.395264 0.451616 8.9337 13.2102 23.0783 23.1546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 790 0.000256 1024 140 1440 60672 5.80896 3.50029 129.135 104.326 242.908 243.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1350 0.000256 4096 160 608 71904 13.9548 201.947 418.806 634.754 634.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 750 6.4e-05 2048 170 1664 227328 56.6355 28.2849 1513.33 836.585 2435.01 2435.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1700 0.000128 1024 250 800 144000 8.95248 6.83008 203.822 219.022 438.731 438.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1980 0.000128 512 250 224 145920 5.31898 3.41491 33.7539 104.746 147.362 147.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1540 3.2e-05 1024 190 960 577536 47.2454 26.8767 908.898 836.434 1819.62 1819.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 880 0.001024 4096 210 4288 14688 2.73379 293.421 124.201 420.401 420.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1290 3.2e-05 512 630 320 368640 45.7992 13.1318 101.222 413.906 574.301 574.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 730 0.001024 512 110 704 14976 0.395264 0.45056 6.23594 13.1545 20.3214 20.3981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 790 0.000256 1024 140 1440 59904 5.77738 3.46768 88.4316 103.513 201.321 201.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1350 0.000256 4096 160 608 71808 13.963 130.557 419.156 563.722 563.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 750 6.4e-05 2048 170 1664 224256 56.8182 28.2693 971.553 833.422 1890.22 1890.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1700 0.000128 1024 250 800 143616 8.98307 7.00685 132.406 218.879 367.377 367.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1980 0.000128 512 250 224 144384 5.32586 3.4088 21.9866 104.391 135.24 135.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1540 3.2e-05 1024 190 960 577536 47.307 26.8641 589.475 837.282 1501.09 1501.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 880 0.001024 4096 210 4288 14592 2.72285 188.886 124.743 316.396 316.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1290 3.2e-05 512 630 320 368640 45.8092 13.1297 66.2021 412.579 537.963 538.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 730 0.001024 512 110 704 14400 0.395264 0.449344 5.65494 13.0916 19.6733 19.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 790 0.000256 1024 140 1440 57600 5.80646 3.43875 77.7401 102.539 189.657 189.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1350 0.000256 4096 160 608 71712 13.9525 114.78 418.857 547.635 547.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 750 6.4e-05 2048 170 1664 221184 56.7364 28.1057 834.358 828.978 1748.34 1748.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1700 0.000128 1024 250 800 142848 8.97027 6.83997 114.791 216.834 347.536 347.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1980 0.000128 512 250 224 142848 5.31411 3.40301 18.9899 103.856 131.695 131.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1540 3.2e-05 1024 190 960 576000 47.1494 26.817 512.596 835.053 1421.78 1421.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 880 0.001024 4096 210 4288 14400 2.7095 162.547 122.907 288.208 288.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1290 3.2e-05 512 630 320 331776 46.0487 12.8163 51.89 395.863 506.871 507.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 730 0.001024 512 110 704 15200 0.401408 0.451072 9.39149 13.2175 23.5432 23.6185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 790 0.000256 1024 140 1440 60800 5.84477 3.51846 129.498 104.375 243.367 243.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1350 0.000256 4096 160 608 71900 13.9534 199.643 418.797 632.438 632.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 750 6.4e-05 2048 170 1664 227200 57.0006 28.3628 1488.86 837.081 2411.46 2411.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1700 0.000128 1024 250 800 144000 9.04282 6.85469 200.542 220.291 436.834 436.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1980 0.000128 512 250 224 146400 5.35341 3.41811 33.3536 104.812 147.067 147.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1540 3.2e-05 1024 190 960 577600 47.5529 26.9464 893.387 836.933 1804.98 1805.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 880 0.001024 4096 210 4288 14600 2.71565 287.174 124.91 414.842 414.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1290 3.2e-05 512 630 320 371200 45.6983 13.1625 99.9825 412.266 571.357 571.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 730 0.001024 512 110 704 14800 0.39936 0.450528 6.39955 13.163 20.4948 20.5703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 790 0.000256 1024 140 1440 59200 5.8303 3.47997 90.5413 103.532 203.517 203.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1350 0.000256 4096 160 608 71800 13.9545 136.852 419.199 570.049 570.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 750 6.4e-05 2048 170 1664 224000 57.0724 28.3393 1020.78 834.019 1940.37 1940.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1700 0.000128 1024 250 800 144000 9.02368 6.84646 139.325 218.028 373.322 373.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1980 0.000128 512 250 224 145600 5.32813 3.42051 23.2998 104.444 136.62 136.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1540 3.2e-05 1024 190 960 576000 47.5996 26.9414 617.791 838.249 1530.74 1530.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 880 0.001024 4096 210 4288 14400 2.69942 198.425 122.756 323.924 323.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1290 3.2e-05 512 630 320 358400 46.8469 13.156 67.8228 412.684 540.753 540.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 730 0.001024 512 110 704 15000 0.401568 0.456704 5.79619 13.2301 19.9664 20.0438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 790 0.000256 1024 140 1440 60000 5.81062 3.48464 80.4403 103.649 193.512 193.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1350 0.000256 4096 160 608 71700 13.9469 114.152 419.103 547.246 547.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 750 6.4e-05 2048 170 1664 225600 57.2882 28.3685 855.488 838.258 1779.57 1779.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1700 0.000128 1024 250 800 142800 8.98947 6.83248 115.578 218.089 349.589 349.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1980 0.000128 512 250 224 144000 5.26595 3.40323 19.3596 103.415 131.569 131.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1540 3.2e-05 1024 190 960 576000 47.6363 26.962 515.781 837.851 1428.38 1428.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 880 0.001024 4096 210 4288 14400 2.7095 163.614 124.319 290.683 290.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1290 3.2e-05 512 630 320 345600 48.2851 13.1666 54.6055 412.606 528.903 529.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 730 0.001024 512 110 704 15008 0.393728 0.44832 8.6912 13.1423 22.758 22.8354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 790 0.000256 1024 140 1440 60928 5.85437 3.52051 124.155 104.944 238.604 238.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1350 0.000256 4096 160 608 71904 13.9469 0 419.197 433.154 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 730 0.001024 512 110 704 14784 0.396928 0.448512 6.26227 13.2217 20.4104 20.4868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 790 0.000256 1024 140 1440 59136 5.8415 3.4775 88.5561 103.898 201.907 202.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1350 0.000256 4096 160 608 71680 13.953 134.148 418.644 566.79 566.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 750 6.4e-05 2048 170 1664 225792 56.8929 28.3704 1006.44 837.687 1929.56 1929.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1700 0.000128 1024 250 800 143360 8.98317 6.83418 135.149 219.419 370.485 370.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1980 0.000128 512 250 224 145152 5.33632 3.40787 22.4689 104.928 136.274 136.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1540 3.2e-05 1024 190 960 577024 47.3244 26.8698 603.268 837.394 1515.02 1515.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 880 0.001024 4096 210 4288 14560 2.72512 194.646 123.685 321.099 321.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1290 3.2e-05 512 630 320 344064 46.6364 13.0259 62.9076 404.362 527.174 527.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 730 0.001024 512 110 704 14112 0.3912 0.45072 5.0112 12.9954 18.9306 19.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 790 0.000256 1024 140 1440 56448 5.79104 3.41072 73.9885 101.643 184.965 185.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1350 0.000256 4096 160 608 71568 13.9475 110.646 418.714 543.351 543.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 750 6.4e-05 2048 170 1664 225792 56.9802 28.3447 828.667 837.92 1752.07 1752.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1700 0.000128 1024 250 800 143808 9.0024 6.90771 112.498 220.659 349.17 349.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1980 0.000128 512 250 224 145152 5.35722 3.41587 18.8708 104.992 132.765 132.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1540 3.2e-05 1024 190 960 575232 47.541 26.9128 498.084 837.466 1410.16 1410.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 880 0.001024 4096 210 4288 14448 2.7257 158.698 124.251 285.719 285.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1290 3.2e-05 512 630 320 344064 46.7055 13.0484 52.4839 404.426 516.91 517.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 730 0.001024 512 110 704 15120 0.397312 0.449184 8.96122 13.0924 22.9829 23.0586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 790 0.000256 1024 140 1440 60480 5.8833 3.52195 123.407 104.612 237.556 237.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1350 0.000256 4096 160 608 71880 13.9545 190.257 418.802 623.058 623.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 750 6.4e-05 2048 170 1664 226560 56.8324 28.3148 1409.55 834.569 2329.42 2329.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1700 0.000128 1024 250 800 144000 9.00339 6.84243 188.443 218.949 423.339 423.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1980 0.000128 512 250 224 145920 5.32624 3.4168 31.5915 104.496 144.96 145.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1540 3.2e-05 1024 190 960 577920 47.4632 26.9373 836.672 836.973 1748.2 1748.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 880 0.001024 4096 210 4288 14640 2.72794 278.639 124.92 406.329 406.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1290 3.2e-05 512 630 320 368640 45.9109 13.1612 93.7305 412.276 565.323 565.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 730 0.001024 512 110 704 14880 0.39536 0.450368 6.38954 13.1876 20.5036 20.5804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 790 0.000256 1024 140 1440 59520 5.80672 3.47165 90.5451 103.588 203.54 203.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1350 0.000256 4096 160 608 71760 13.9604 136.121 419.199 569.323 569.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 750 6.4e-05 2048 170 1664 226560 56.6867 28.3464 1015.32 835.697 1936.21 1936.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1700 0.000128 1024 250 800 143040 8.97667 6.84192 136.527 219.733 372.179 372.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1980 0.000128 512 250 224 145920 5.31334 3.41702 22.7405 104.69 136.289 136.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1540 3.2e-05 1024 190 960 576000 47.2184 26.8448 608.405 835.363 1517.99 1518.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 880 0.001024 4096 210 4288 14400 2.70093 193.591 122.731 319.067 319.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1290 3.2e-05 512 630 320 368640 45.8639 13.1435 67.7693 413.402 540.422 540.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 730 0.001024 512 110 704 14400 0.397312 0.445984 5.06874 12.9475 18.9419 19.0185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 790 0.000256 1024 140 1440 60480 5.89805 3.52906 78.761 105.039 193.359 193.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1350 0.000256 4096 160 608 71640 13.9552 111.222 419.207 544.43 544.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 750 6.4e-05 2048 170 1664 224640 57.1518 28.3286 831.927 836.014 1753.58 1753.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1700 0.000128 1024 250 800 142560 9.0256 6.84864 112.344 219.978 348.297 348.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1980 0.000128 512 250 224 144000 5.38259 3.42013 18.8163 104.764 132.511 132.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1540 3.2e-05 1024 190 960 576000 47.3478 26.8841 503.298 835.542 1413.23 1413.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 880 0.001024 4096 210 4288 14400 2.7193 160.223 123.374 286.361 286.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1290 3.2e-05 512 630 320 322560 48.4168 13.0437 49.7077 402.434 513.84 514.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 730 0.001024 512 110 704 15104 0.39328 0.450432 8.70352 13.1001 22.7297 22.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 790 0.000256 1024 140 1440 60416 5.8616 3.50918 123.71 104.715 237.924 238.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1350 0.000256 4096 160 608 71808 13.9582 190.115 418.449 622.565 622.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 750 6.4e-05 2048 170 1664 225280 56.8631 28.2526 1415.5 835.276 2336.07 2336.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1700 0.000128 1024 250 800 143872 8.96234 6.8319 192.094 218.565 426.554 426.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1980 0.000128 512 250 224 145408 5.32899 3.40787 31.5742 104.594 145.03 145.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1540 3.2e-05 1024 190 960 579584 47.179 26.8803 859.07 837.842 1771.13 1771.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 880 0.001024 4096 210 4288 14592 2.71389 274.113 123.369 400.24 400.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1290 3.2e-05 512 630 320 376832 46.2225 13.3329 97.0343 417.669 574.501 574.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 730 0.001024 512 110 704 14848 0.395264 0.447616 6.42979 13.0265 20.3838 20.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 790 0.000256 1024 140 1440 59392 5.91722 3.51232 85.4328 104.988 199.977 200.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1350 0.000256 4096 160 608 71680 13.9506 129.98 418.853 562.827 562.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 750 6.4e-05 2048 170 1664 225280 56.8524 28.3237 959.154 836.578 1881.07 1881.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1700 0.000128 1024 250 800 143360 8.98064 6.82787 130.004 218.989 364.902 364.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1980 0.000128 512 250 224 145408 5.32835 3.41402 21.6286 104.786 135.284 135.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1540 3.2e-05 1024 190 960 577536 47.046 26.8271 581.551 836.086 1491.67 1491.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 880 0.001024 4096 210 4288 14336 2.69904 182.606 123.613 308.961 309.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1290 3.2e-05 512 630 320 360448 47.8232 13.3243 63.5313 418.223 543.146 543.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 730 0.001024 512 110 704 13824 0.389024 0.437984 5.0201 12.7714 18.6989 18.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 790 0.000256 1024 140 1440 58368 5.86554 3.4775 78.1317 103.782 191.385 191.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1350 0.000256 4096 160 608 71424 13.9352 117.442 418.171 549.593 549.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 750 6.4e-05 2048 170 1664 221184 56.4894 27.9516 852.797 825.775 1763.18 1763.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1700 0.000128 1024 250 800 142848 8.96381 6.83056 116.715 217.207 349.817 349.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1980 0.000128 512 250 224 141312 5.31898 3.39478 19.0256 103.493 131.359 131.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1540 3.2e-05 1024 190 960 571392 47.3103 26.9316 515.832 833.484 1423.71 1423.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 880 0.001024 4096 210 4288 14208 2.69658 165.931 122.327 291.001 291.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1290 3.2e-05 512 630 320 344064 44.958 12.8217 54.6784 396.259 508.956 509.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 730 0.001024 512 110 720 15680 0.397152 0.453312 7.31187 13.2123 21.4586 21.5347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 790 0.000256 1024 140 1440 60672 5.87149 3.51642 101.423 104.935 215.88 215.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1350 0.000256 4096 160 600 72096 13.986 282.459 419.098 715.588 715.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 750 6.4e-05 2048 170 1680 228352 56.5335 28.2991 1112.85 837.838 2035.68 2035.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1700 0.000128 1024 250 800 144256 8.96598 6.82867 149.775 219.603 385.281 385.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1980 0.000128 512 250 200 146688 5.30886 3.40787 33.5388 104.882 147.288 147.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1540 3.2e-05 1024 190 960 579072 47.3004 26.8766 661.692 837.772 1573.8 1573.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 880 0.001024 4096 210 4280 14752 2.72134 213.57 124.172 340.507 340.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1290 3.2e-05 512 630 320 385024 45.5278 13.3263 132.191 418.408 609.692 609.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 730 0.001024 512 110 720 15616 0.399616 0.452608 5.08771 13.2321 19.2513 19.3284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 790 0.000256 1024 140 1440 60416 5.86938 3.5137 71.7632 104.629 185.906 186.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1350 0.000256 4096 160 600 72064 13.9878 282.079 419.065 715.178 715.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 750 6.4e-05 2048 170 1680 228352 56.6067 28.3591 716.52 837.874 1639.54 1639.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1700 0.000128 1024 250 800 144128 8.99398 6.83773 96.5149 221.534 333.985 334.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1980 0.000128 512 250 200 146432 5.32589 3.41402 29.4961 104.897 143.28 143.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1540 3.2e-05 1024 190 960 578560 47.3981 26.88 508.048 837.786 1420.28 1420.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 880 0.001024 4096 210 4280 14720 2.7224 136.622 125 264.388 264.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1290 3.2e-05 512 630 320 385024 45.5993 13.3274 128.773 417.644 605.623 605.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 730 0.001024 512 110 720 15600 0.39936 0.454912 8.07875 13.2196 22.2338 22.3121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 790 0.000256 1024 140 1440 60480 5.89437 3.53024 108.231 105.024 222.812 222.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1350 0.000256 4096 160 600 72080 13.9884 312.207 419.377 745.619 745.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 750 6.4e-05 2048 170 1680 228480 56.7462 28.4242 1269.16 838.509 2193.01 2193.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1700 0.000128 1024 250 800 144320 9.02253 6.84445 170.36 220.245 406.576 406.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1980 0.000128 512 250 200 146880 5.32832 3.42032 38.7253 104.965 152.567 152.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1540 3.2e-05 1024 190 960 578560 47.4276 26.9435 743.238 838.445 1656.21 1656.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 880 0.001024 4096 210 4280 14760 2.73715 243.519 124.116 370.415 370.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1290 3.2e-05 512 630 320 384000 45.7811 13.3853 97.673 419.339 576.419 576.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 730 0.001024 512 110 720 15520 0.395488 0.452704 5.63814 13.1733 19.7419 19.8218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 790 0.000256 1024 140 1440 59520 5.86122 3.49248 76.3509 104.118 189.951 190.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1350 0.000256 4096 160 600 72000 13.9862 319.818 418.749 752.598 752.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 750 6.4e-05 2048 170 1680 227840 56.732 28.48 802.934 837.784 1726.1 1726.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1700 0.000128 1024 250 800 144320 9.00656 6.84246 109.209 219.157 344.32 344.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1980 0.000128 512 250 200 146560 5.33075 3.41997 34.0668 104.897 147.862 147.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1540 3.2e-05 1024 190 960 578560 47.2877 26.9169 478.029 837.672 1390.07 1390.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 880 0.001024 4096 210 4280 14720 2.72384 154.416 124.789 281.973 282.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1290 3.2e-05 512 630 320 378880 46.2767 13.3743 69.3111 418.964 548.167 548.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 730 0.001024 512 110 720 15360 0.397312 0.452128 4.8799 13.1009 18.9105 18.9888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 790 0.000256 1024 140 1440 59520 5.91978 3.52451 66.2178 104.633 180.423 180.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1350 0.000256 4096 160 600 72000 13.991 321.057 419.084 754.176 754.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 750 6.4e-05 2048 170 1680 226560 56.8417 28.3205 654.546 834.707 1574.58 1574.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1700 0.000128 1024 250 800 144000 9.01907 6.84237 89.4436 218.47 323.876 323.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1980 0.000128 512 250 200 145920 5.32861 3.42016 31.9883 104.519 145.403 145.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1540 3.2e-05 1024 190 960 577920 47.4619 26.9429 392.447 837.122 1304.14 1304.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 880 0.001024 4096 210 4280 14640 2.7177 125.79 123.436 251.989 252.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1290 3.2e-05 512 630 320 368640 46.0835 13.1604 139.486 412.249 611.222 611.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 730 0.001024 512 110 720 15552 0.393856 0.452 7.39245 13.1836 21.5053 21.5796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 790 0.000256 1024 140 1440 60288 5.87629 3.51536 101.708 104.852 216.082 216.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1350 0.000256 4096 160 600 72048 13.9818 153.735 419.197 586.959 587.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 750 6.4e-05 2048 170 1680 228096 56.598 28.4551 1165.35 837.047 2087.61 2087.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1700 0.000128 1024 250 800 144192 8.98205 6.83827 156.545 220.361 392.827 392.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1980 0.000128 512 250 200 146304 5.30662 3.41811 25.0677 104.788 138.705 138.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1540 3.2e-05 1024 190 960 578304 47.4226 26.9206 692.399 838.014 1604.92 1605.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 880 0.001024 4096 210 4280 14736 2.71981 223.984 123.994 350.741 350.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1290 3.2e-05 512 630 320 380928 45.4724 13.2968 80.258 416.548 555.821 556.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 730 0.001024 512 110 720 15552 0.396992 0.450688 5.28637 13.2106 19.4247 19.5037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 790 0.000256 1024 140 1440 59904 5.84509 3.50413 70.1133 104.314 183.908 184.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1350 0.000256 4096 160 600 72000 13.9942 274.632 418.873 707.542 707.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 750 6.4e-05 2048 170 1680 227328 56.6666 28.2747 762.239 836.528 1683.87 1684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1700 0.000128 1024 250 800 144000 8.96592 6.82954 103.038 220.676 339.608 339.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1980 0.000128 512 250 200 145920 5.32902 3.40787 30.0158 104.738 143.616 143.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1540 3.2e-05 1024 190 960 577536 47.2933 26.8599 452.372 836.381 1363.06 1363.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 880 0.001024 4096 210 4280 14688 2.72195 146.235 123.751 272.752 272.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1290 3.2e-05 512 630 320 368640 45.8068 13.1316 51.875 412.138 523.192 523.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 730 0.001024 512 110 720 15264 0.39584 0.456704 4.49296 13.1736 18.6014 18.6809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 790 0.000256 1024 140 1440 58752 5.87126 3.48547 62.2718 103.866 175.627 175.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1350 0.000256 4096 160 600 71856 13.9927 273.282 418.314 705.633 705.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 750 6.4e-05 2048 170 1680 225792 56.8336 28.3116 621.256 834.579 1541.14 1541.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1700 0.000128 1024 250 800 144000 9.00275 6.84029 85.084 220.679 321.708 321.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1980 0.000128 512 250 200 145152 5.33018 3.41398 28.6668 104.503 142.058 142.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1540 3.2e-05 1024 190 960 578304 47.3585 26.9421 374.101 837.406 1285.97 1286.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 880 0.001024 4096 210 4280 14544 2.70723 119.174 124.115 246.041 246.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1290 3.2e-05 512 630 320 368640 45.079 13.044 55.056 408.015 521.442 521.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 730 0.001024 512 110 720 15568 0.397312 0.45056 9.97306 13.1737 24.0744 24.1521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 790 0.000256 1024 140 1440 60480 5.8863 3.52528 141.832 104.806 256.181 256.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1350 0.000256 4096 160 600 72072 13.9824 220.008 419.203 653.236 653.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 750 6.4e-05 2048 170 1680 227584 56.8354 28.3659 1664.74 836.595 2586.7 2586.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1700 0.000128 1024 250 800 144256 9.00506 6.84326 227.926 219.837 463.712 463.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1980 0.000128 512 250 200 146496 5.328 3.41773 35.971 104.731 149.577 149.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1540 3.2e-05 1024 190 960 578816 47.4404 26.9518 1002.54 838.468 1915.56 1915.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 880 0.001024 4096 210 4280 14728 2.72723 319.619 124.246 446.634 446.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1290 3.2e-05 512 630 320 379904 46.0628 13.3734 114.836 418.396 592.915 593.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 730 0.001024 512 110 720 15456 0.39504 0.448384 6.53363 13.1465 20.6072 20.6853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 790 0.000256 1024 140 1440 60032 5.8976 3.51747 92.7817 104.963 207.292 207.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1350 0.000256 4096 160 600 72016 13.9977 137.868 419.463 571.372 571.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 750 6.4e-05 2048 170 1680 227584 56.6907 28.3536 1049.76 837.42 1972.39 1972.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1700 0.000128 1024 250 800 143808 8.97837 6.83952 142.318 220.883 379.119 379.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1980 0.000128 512 250 200 146048 5.3289 3.41379 23.176 104.854 136.904 137.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1540 3.2e-05 1024 190 960 577024 47.382 26.9004 625.642 837.26 1537.34 1537.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 880 0.001024 4096 210 4280 14672 2.71795 200.79 123.65 327.204 327.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1290 3.2e-05 512 630 320 372736 45.6545 13.1857 72.3686 413.938 545.394 545.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 730 0.001024 512 110 720 15120 0.397312 0.448512 5.9529 13.1038 19.9864 20.0643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 790 0.000256 1024 140 1440 60480 5.89261 3.53245 78.5964 105.02 193.174 193.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1350 0.000256 4096 160 600 71904 13.9884 113.218 419.076 546.325 546.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 750 6.4e-05 2048 170 1680 225792 57.1081 28.4019 845.952 837.391 1769.02 1769.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1700 0.000128 1024 250 800 143808 9.01325 6.83949 115.887 219.858 351.697 351.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1980 0.000128 512 250 200 146496 5.32838 3.41606 44.4006 104.872 158.145 158.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1540 3.2e-05 1024 190 960 577920 47.3955 26.9344 510.588 837.51 1422.59 1422.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 880 0.001024 4096 210 4280 14616 2.71824 162.824 123.627 289.213 289.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1290 3.2e-05 512 630 320 365568 47.4505 13.3697 59.2183 418.699 538.977 539.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 730 0.001024 512 110 720 15616 0.398816 0.45056 9.56554 13.3668 23.8664 23.9432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 790 0.000256 1024 140 1440 60416 5.85341 3.51328 132.031 105.68 247.205 247.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1350 0.000256 4096 160 600 72064 13.9984 203.932 423.346 641.319 641.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 750 6.4e-05 2048 170 1680 228352 56.535 28.3501 1549.33 846.285 2480.66 2480.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1700 0.000128 1024 250 800 144128 8.9969 6.83418 211.605 222.158 449.695 449.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1980 0.000128 512 250 200 146432 5.32563 3.41197 33.6462 105.95 148.456 148.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1540 3.2e-05 1024 190 960 578560 47.2737 26.8861 930.091 846.199 1850.61 1850.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 880 0.001024 4096 210 4280 14720 2.71565 292.674 124.711 420.141 420.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1290 3.2e-05 512 630 320 385024 45.358 13.3237 108.627 421.893 589.44 589.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 730 0.001024 512 110 720 15360 0.396576 0.448512 6.25981 13.103 20.2902 20.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 790 0.000256 1024 140 1440 60416 5.86246 3.5129 89.1181 104.717 203.346 203.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1350 0.000256 4096 160 600 71936 13.9837 130.945 418.727 563.7 563.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 750 6.4e-05 2048 170 1680 227328 56.4909 28.2697 973.037 835.29 1893.25 1893.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1700 0.000128 1024 250 800 143360 8.968 6.82771 133.283 219.16 368.338 368.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1980 0.000128 512 250 200 145408 5.32579 3.40678 21.7214 104.604 135.187 135.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1540 3.2e-05 1024 190 960 577536 47.3532 26.8801 582.548 837.862 1494.8 1494.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 880 0.001024 4096 210 4280 14592 2.71338 178.178 124.381 305.319 305.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1290 3.2e-05 512 630 320 376832 46.2379 13.3279 68.8202 417.684 546.314 546.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 730 0.001024 512 110 720 15360 0.397312 0.450752 5.28547 13.154 19.371 19.4491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 790 0.000256 1024 140 1440 58368 5.8473 3.46314 72.3771 103.524 185.343 185.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1350 0.000256 4096 160 600 71808 13.9868 105.694 418.778 538.5 538.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 750 6.4e-05 2048 170 1680 224256 56.8238 28.1857 783.343 833.512 1702.02 1702.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1700 0.000128 1024 250 800 143616 8.98838 6.84646 108.544 219.425 343.901 343.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1980 0.000128 512 250 200 144384 5.31747 3.40275 17.6827 104.4 130.929 131.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1540 3.2e-05 1024 190 960 577536 47.313 26.9286 474.319 837.925 1386.65 1386.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 880 0.001024 4096 210 4280 14592 2.71747 147.401 123.647 273.808 273.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1290 3.2e-05 512 630 320 368640 45.8645 13.1297 54.9259 412.634 526.794 526.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 730 0.001024 512 110 720 15552 0.39936 0.453472 9.66806 13.2389 23.842 23.9142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 790 0.000256 1024 140 1440 59904 5.88858 3.51482 133.362 104.652 247.551 247.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1350 0.000256 4096 160 600 72000 13.9861 207.683 419.156 640.87 640.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 750 6.4e-05 2048 170 1680 228096 56.7827 28.3792 1591.89 838.325 2515.54 2515.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1700 0.000128 1024 250 800 144000 9.00781 6.84346 215.699 221.163 452.812 452.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1980 0.000128 512 250 200 146304 5.33725 3.41414 34.8089 104.954 148.645 148.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1540 3.2e-05 1024 190 960 578304 47.4592 26.9423 949.224 838.235 1862.02 1862.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 880 0.001024 4096 210 4280 14688 2.71338 304.506 124.611 431.875 431.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1290 3.2e-05 512 630 320 377856 45.3066 13.2139 108.645 414.606 582.022 582.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 730 0.001024 512 110 720 15264 0.395808 0.45056 6.73181 13.1905 20.8526 20.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 790 0.000256 1024 140 1440 58752 5.88333 3.48365 91.3285 103.962 204.788 204.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1350 0.000256 4096 160 600 71856 13.9828 136.796 418.734 569.557 569.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 750 6.4e-05 2048 170 1680 225792 56.8093 28.3771 1027.62 835.355 1948.32 1948.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1700 0.000128 1024 250 800 144000 8.98701 6.8425 140.488 219.829 376.245 376.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1980 0.000128 512 250 200 145152 5.3209 3.40867 22.5401 104.609 136.003 136.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1540 3.2e-05 1024 190 960 578304 47.3377 26.9139 617.09 838.245 1529.75 1529.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 880 0.001024 4096 210 4280 14544 2.70131 196.359 123.159 322.263 322.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1290 3.2e-05 512 630 320 368640 45.0433 13.0514 70.1009 408.417 536.853 537.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 730 0.001024 512 110 720 15120 0.39536 0.45056 6.13651 13.0458 20.1117 20.1912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 790 0.000256 1024 140 1440 58752 5.97978 3.52093 81.2428 104.846 195.723 195.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1350 0.000256 4096 160 600 71712 13.9863 120.154 418.392 552.578 552.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 750 6.4e-05 2048 170 1680 224640 57.1212 28.3692 901.555 835.631 1822.84 1822.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1700 0.000128 1024 250 800 143424 8.99699 6.84678 123.511 219.197 358.659 358.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1980 0.000128 512 250 200 145152 5.34912 3.41654 19.939 104.673 133.504 133.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1540 3.2e-05 1024 190 960 573696 47.5407 26.8768 538.646 835.337 1448.56 1448.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 880 0.001024 4096 210 4280 14472 2.7095 173.386 123.99 300.13 300.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1290 3.2e-05 512 630 320 359424 46.0579 13.0642 60.3773 408.517 528.263 528.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 730 0.001024 512 110 720 14976 0.395488 0.446464 5.21197 13.0772 19.2165 19.2942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 790 0.000256 1024 140 1440 57600 5.81222 3.43859 73.5554 102.5 185.434 185.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1350 0.000256 4096 160 600 71712 13.9858 105.212 418.279 537.522 537.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 750 6.4e-05 2048 170 1680 221184 56.7472 28.0339 789.042 828.652 1702.63 1702.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1700 0.000128 1024 250 800 142848 8.9783 6.83578 109.309 218.336 343.559 343.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1980 0.000128 512 250 200 142848 5.30646 3.40266 17.6582 103.819 130.314 130.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1540 3.2e-05 1024 190 960 576000 47.1562 26.8124 482.152 834.426 1390.71 1390.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 880 0.001024 4096 210 4280 14400 2.70323 153.065 122.817 278.63 278.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1290 3.2e-05 512 630 320 331776 46.0456 12.9336 50.1949 395.724 505.148 505.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 730 0.001024 512 110 720 15520 0.394016 0.451616 9.45456 13.1718 23.5557 23.6442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 790 0.000256 1024 140 1440 59520 5.86074 3.49594 127.933 104.103 241.527 241.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1350 0.000256 4096 160 600 72000 13.9879 196.773 418.772 629.576 629.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 750 6.4e-05 2048 170 1680 227840 56.7062 28.3102 1494.76 837.685 2417.63 2417.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1700 0.000128 1024 250 800 144320 8.99309 6.84205 202.557 218.972 437.466 437.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1980 0.000128 512 250 200 146560 5.32006 3.41821 32.6316 104.88 146.379 146.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1540 3.2e-05 1024 190 960 578560 47.3028 26.922 888.082 837.569 1800.03 1800.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 880 0.001024 4096 210 4280 14720 2.73942 287.596 124.002 414.382 414.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1290 3.2e-05 512 630 320 378880 46.234 13.3788 103.51 419.027 582.393 582.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 730 0.001024 512 110 720 15360 0.395328 0.451136 6.55987 13.1257 20.6155 20.6971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 790 0.000256 1024 140 1440 58880 5.81594 3.47136 89.5765 103.383 202.38 202.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1350 0.000256 4096 160 600 71840 13.9813 131.851 418.383 564.264 564.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 750 6.4e-05 2048 170 1680 227840 56.6528 28.311 1015.4 838.129 1938.66 1938.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1700 0.000128 1024 250 800 143360 8.94301 6.82858 136.968 219.338 372.184 372.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1980 0.000128 512 250 200 144640 5.28829 3.4071 22.0857 104.109 135.027 135.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1540 3.2e-05 1024 190 960 578560 47.2313 26.8902 603.133 837.903 1515.33 1515.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 880 0.001024 4096 210 4280 14560 2.7095 193.193 123.319 319.267 319.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1290 3.2e-05 512 630 320 368640 45.782 13.1296 69.4006 412.209 540.77 540.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 730 0.001024 512 110 720 15360 0.397344 0.452608 5.61386 13.1778 19.7233 19.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 790 0.000256 1024 140 1440 57600 5.89347 3.47501 76.8048 103.491 189.8 189.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1350 0.000256 4096 160 600 71760 13.9797 111.084 418.389 543.499 543.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 750 6.4e-05 2048 170 1680 226560 56.6732 28.5757 848.8 834.91 1769.13 1769.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1700 0.000128 1024 250 800 143040 8.97904 6.84442 114.993 219.053 349.973 350.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1980 0.000128 512 250 200 145920 5.31181 3.41536 18.818 104.593 132.267 132.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1540 3.2e-05 1024 190 960 576000 47.2252 26.845 505.905 834.633 1414.77 1414.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 880 0.001024 4096 210 4280 14400 2.70115 160.639 123.646 287.03 287.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1290 3.2e-05 512 630 320 368640 45.857 13.1441 58.3853 412.945 530.578 530.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 730 0.001024 512 110 720 15360 0.401408 0.452608 5.29542 13.246 19.4755 19.5529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 790 0.000256 1024 140 1440 58880 5.8399 3.4713 74.1509 103.692 187.285 187.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1350 0.000256 4096 160 600 71680 13.9799 110.413 418.8 543.236 543.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 750 6.4e-05 2048 170 1680 220160 56.6284 28.0316 815.959 825.596 1726.38 1726.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1700 0.000128 1024 250 800 142080 8.93626 6.82576 111.415 217.318 344.595 344.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1980 0.000128 512 250 200 143360 5.26438 3.39587 18.09 103.449 130.328 130.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1540 3.2e-05 1024 190 960 578560 47.2925 26.8919 490.699 838.904 1403.95 1404.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 880 0.001024 4096 210 4280 14400 2.71085 160.323 124.473 287.552 287.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1290 3.2e-05 512 630 320 368640 45.864 13.1293 56.5553 412.713 528.503 528.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 730 0.001024 512 110 720 15552 0.397632 0.452608 9.22829 13.2114 23.3697 23.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 790 0.000256 1024 140 1440 59904 5.84906 3.4985 120.834 104.324 234.638 234.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1350 0.000256 4096 160 600 72000 13.9884 184.083 418.896 617.012 617.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 750 6.4e-05 2048 170 1680 227328 56.6688 28.3278 1403.53 836.57 2325.25 2325.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1700 0.000128 1024 250 800 144000 8.95994 6.83558 188.936 220.651 425.48 425.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1980 0.000128 512 250 200 145920 5.31974 3.41197 30.6892 104.745 144.296 144.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1540 3.2e-05 1024 190 960 577536 47.234 26.8703 827.778 836.432 1738.48 1738.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 880 0.001024 4096 210 4280 14688 2.72659 274.004 123.951 400.724 400.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1290 3.2e-05 512 630 320 368640 45.8054 13.1252 94.8178 412.274 566.265 566.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 730 0.001024 512 110 720 15360 0.396992 0.449024 6.5153 13.1586 20.6044 20.6842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 790 0.000256 1024 140 1440 58368 5.84362 3.46653 88.0768 103.525 201.044 201.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1350 0.000256 4096 160 600 71808 13.9801 130.898 418.786 563.711 563.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 750 6.4e-05 2048 170 1680 224256 56.819 28.1738 989.416 833.497 1908.07 1908.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1700 0.000128 1024 250 800 143616 8.99338 6.8289 135.357 218.38 369.664 369.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1980 0.000128 512 250 200 144384 5.32054 3.40819 21.7674 104.397 135.023 135.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1540 3.2e-05 1024 190 960 577536 47.3178 26.8677 593.391 837.362 1505.1 1505.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 880 0.001024 4096 210 4280 14592 2.72179 191.252 123.651 317.671 317.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1290 3.2e-05 512 630 320 368640 45.8324 13.122 67.6069 412.623 539.427 539.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 730 0.001024 512 110 720 14976 0.397312 0.447264 5.28726 13.0906 19.3062 19.3837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 790 0.000256 1024 140 1440 57600 5.8113 3.43875 75.1295 102.623 187.134 187.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1350 0.000256 4096 160 600 71712 13.9844 108.02 418.778 540.826 540.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 750 6.4e-05 2048 170 1680 221184 56.7313 28.0434 804.97 829.636 1719.54 1719.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1700 0.000128 1024 250 800 142848 8.97562 6.8359 111.289 218.59 345.79 345.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1980 0.000128 512 250 200 142848 5.30739 3.40438 17.8514 103.943 130.633 130.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1540 3.2e-05 1024 190 960 576000 47.1455 26.9332 490.444 835.44 1400.12 1400.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 880 0.001024 4096 210 4280 14400 2.70835 155.885 122.946 281.582 281.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1290 3.2e-05 512 630 320 331776 46.0585 12.8148 50.9837 396.195 506.296 506.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 730 0.001024 512 110 720 14592 0.391168 0.438944 5.18784 12.7607 18.8618 18.9399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 790 0.000256 1024 140 1440 58368 5.87197 3.47824 70.5559 103.698 183.738 183.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1350 0.000256 4096 160 600 71424 13.9996 103.581 417.407 535.032 535.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 750 6.4e-05 2048 170 1680 221184 56.4996 28.0951 756.543 825.115 1666.41 1666.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1700 0.000128 1024 250 800 142848 8.96957 6.82963 104.712 218.629 339.241 339.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1980 0.000128 512 250 200 141312 5.31011 3.39354 17.0123 103.412 129.255 129.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1540 3.2e-05 1024 190 960 571392 47.3151 26.7837 457.014 832.815 1364.09 1364.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 880 0.001024 4096 210 4280 14208 2.69274 145.16 122.193 270.089 270.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1290 3.2e-05 512 630 320 344064 44.9576 12.8187 49.6146 395.946 503.585 503.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 730 0.001024 512 110 720 15600 0.401408 0.452192 9.29763 13.2193 23.4507 23.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 790 0.000256 1024 140 1440 60000 5.88275 3.52291 125.704 104.375 239.616 239.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1350 0.000256 4096 160 600 72000 13.9933 190.959 418.923 623.916 623.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 750 6.4e-05 2048 170 1680 227200 56.9656 28.3812 1454.78 837.104 2377.39 2377.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1700 0.000128 1024 250 800 144000 9.03075 6.8464 197.567 219.772 433.311 433.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1980 0.000128 512 250 200 146400 5.34397 3.4199 32.0064 104.81 145.705 145.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1540 3.2e-05 1024 190 960 577600 47.5606 26.9545 866.971 837.485 1779.13 1779.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 880 0.001024 4096 210 4280 14700 2.73818 281.291 124.286 408.358 408.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1290 3.2e-05 512 630 320 371200 45.7102 13.1646 99.6478 412.268 571.033 571.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 730 0.001024 512 110 720 15200 0.39936 0.450784 6.93152 13.1477 21.0109 21.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 790 0.000256 1024 140 1440 59200 5.83178 3.47811 90.6878 103.414 203.544 203.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1350 0.000256 4096 160 600 71800 13.986 131.267 418.276 563.573 563.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 750 6.4e-05 2048 170 1680 224000 57.0708 28.2661 978.866 832.872 1897.25 1897.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1700 0.000128 1024 250 800 144000 9.02595 6.84374 135.003 219.351 370.324 370.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1980 0.000128 512 250 200 145600 5.31645 3.42035 21.9046 104.32 135.092 135.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1540 3.2e-05 1024 190 960 576000 47.5835 27.0335 590.384 837.454 1502.62 1502.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 880 0.001024 4096 210 4280 14600 2.72211 189.314 124.707 316.788 316.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1290 3.2e-05 512 630 320 358400 46.8672 13.1602 65.781 412.126 538.175 538.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 730 0.001024 512 110 720 15000 0.39936 0.456352 5.7256 13.216 19.8818 19.9617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 790 0.000256 1024 140 1440 57600 5.93091 3.48979 76.4925 103.558 189.603 189.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1350 0.000256 4096 160 600 71700 13.9899 111.457 418.329 543.818 543.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 750 6.4e-05 2048 170 1680 225600 57.3004 28.3537 854.373 837.54 1777.74 1777.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1700 0.000128 1024 250 800 142800 8.99411 6.92186 116.125 218.443 350.586 350.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1980 0.000128 512 250 200 144000 5.27309 3.40582 18.9197 103.325 131.049 131.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1540 3.2e-05 1024 190 960 576000 47.6572 26.9599 509.576 837.128 1421.48 1421.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 880 0.001024 4096 210 4280 14400 2.70755 166.162 124.179 293.092 293.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1290 3.2e-05 512 630 320 345600 48.2739 13.1697 55.3342 412.252 529.275 529.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 730 0.001024 512 110 720 14400 0.388992 0.437696 5.26986 12.758 18.9377 19.0156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 790 0.000256 1024 140 1440 57600 5.91293 3.47613 71.9844 103.78 185.289 185.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1350 0.000256 4096 160 600 71600 13.9812 103.94 418.696 536.66 536.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 750 6.4e-05 2048 170 1680 217600 56.9514 28.1315 757.422 825.65 1668.32 1668.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1700 0.000128 1024 250 800 142400 8.96883 6.83482 106.525 217.816 340.244 340.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1980 0.000128 512 250 200 144000 5.25632 3.40438 17.2899 103.487 129.566 129.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1540 3.2e-05 1024 190 960 569600 47.5493 26.7849 464.926 833.681 1373.1 1373.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 880 0.001024 4096 210 4280 14400 2.72179 149.458 124.455 276.677 276.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1290 3.2e-05 512 630 320 358400 46.8449 13.1457 52.9388 412.688 525.862 526.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 730 0.001024 512 110 720 15360 0.397728 0.451808 8.06294 13.228 22.2242 22.3007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 790 0.000256 1024 140 1440 60416 5.86925 3.52003 107.695 105.026 222.245 222.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1350 0.000256 4096 160 624 71840 13.9553 331.27 419.382 764.654 764.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 750 6.4e-05 2048 170 1680 226816 56.7979 28.2931 1204.17 838.568 2127.99 2128.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1700 0.000128 1024 250 816 144128 8.97827 6.83418 163.021 220.091 399.025 399.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1980 0.000128 512 250 240 145920 5.33587 3.41216 41.8586 104.973 155.73 155.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1540 3.2e-05 1024 190 960 579072 47.189 26.8794 712.347 838.524 1625.1 1625.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 880 0.001024 4096 210 4272 14752 2.71974 230.442 123.99 357.197 357.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1290 3.2e-05 512 630 336 372736 46.6146 13.3289 143.98 418.004 622.17 622.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 730 0.001024 512 110 720 15360 0.398208 0.454656 5.48032 13.2336 19.6493 19.7297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 790 0.000256 1024 140 1440 59904 5.88544 3.51232 74.0281 104.627 188.183 188.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1350 0.000256 4096 160 624 71808 13.9637 331.072 418.974 764.055 764.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 750 6.4e-05 2048 170 1680 226304 56.9012 28.2988 770.308 837.854 1693.54 1693.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1700 0.000128 1024 250 816 144128 8.98253 6.83213 106.191 219.863 341.97 342.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1980 0.000128 512 250 240 145920 5.33354 3.41162 36.7627 104.902 150.558 150.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1540 3.2e-05 1024 190 960 578560 47.2694 26.8799 462.391 837.763 1374.47 1374.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 880 0.001024 4096 210 4272 14720 2.72294 147.931 123.613 274.312 274.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1290 3.2e-05 512 630 336 368640 47.0798 13.3274 138.192 417.634 616.483 616.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 730 0.001024 512 110 720 15168 0.398368 0.455168 4.6536 13.2174 18.8075 18.8846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 790 0.000256 1024 140 1440 59904 5.84499 3.50483 64.0359 104.328 177.848 177.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1350 0.000256 4096 160 624 71712 13.9538 330.32 418.637 762.956 763.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 750 6.4e-05 2048 170 1680 225792 56.886 28.2964 638.058 836.652 1560.06 1560.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1700 0.000128 1024 250 816 143616 8.97782 6.83827 87.5804 219.405 322.901 322.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1980 0.000128 512 250 240 145152 5.34253 3.41085 42.0258 104.743 155.669 155.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1540 3.2e-05 1024 190 960 577536 47.2931 26.8653 493.759 836.519 1404.6 1404.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 880 0.001024 4096 210 4272 14688 2.71792 122.572 123.784 249.117 249.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1290 3.2e-05 512 630 336 356352 47.0816 13.1292 136.311 412.169 608.937 609.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 730 0.001024 512 110 720 15280 0.398112 0.452832 7.60182 13.2183 21.7541 21.8325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 790 0.000256 1024 140 1440 60480 5.8984 3.53158 100.819 105.046 215.432 215.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1350 0.000256 4096 160 624 71840 13.9721 287.514 419.417 720.949 721.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 750 6.4e-05 2048 170 1680 226560 57.0984 28.37 1161.21 838.6 2085.44 2085.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1700 0.000128 1024 250 816 144160 9.02614 6.84246 159.087 220.295 395.357 395.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1980 0.000128 512 250 240 145920 5.35882 3.41674 39.1373 104.98 153.028 153.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1540 3.2e-05 1024 190 960 579200 47.3726 26.94 695.229 838.539 1608.25 1608.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 880 0.001024 4096 210 4272 14760 2.72368 222.97 124.14 349.878 349.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1290 3.2e-05 512 630 336 373760 46.8431 13.3855 86.8848 419.397 566.752 566.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 730 0.001024 512 110 720 15200 0.395168 0.449472 5.29402 13.1918 19.4135 19.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 790 0.000256 1024 140 1440 59520 5.86317 3.49152 72.2085 104.223 185.919 186.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1350 0.000256 4096 160 624 71760 13.9555 280.48 419.155 713.635 713.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 750 6.4e-05 2048 170 1680 226560 56.9376 28.3643 762.161 838.61 1686.23 1686.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1700 0.000128 1024 250 816 144000 9.00595 6.84416 104.432 220.06 340.442 340.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1980 0.000128 512 250 240 145920 5.3487 3.41837 35.0084 104.995 148.918 149.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1540 3.2e-05 1024 190 960 578560 47.3153 26.9279 454.64 838.494 1367.53 1367.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 880 0.001024 4096 210 4272 14720 2.72134 146.029 123.786 272.582 272.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1290 3.2e-05 512 630 336 368640 47.2004 13.3757 61.3518 419.371 541.544 541.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 730 0.001024 512 110 720 14880 0.398624 0.45264 4.45498 13.107 18.4964 18.5782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 790 0.000256 1024 140 1440 59520 5.92112 3.52266 61.0534 104.717 175.347 175.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1350 0.000256 4096 160 624 71760 13.9711 287.211 419.416 720.643 720.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 750 6.4e-05 2048 170 1680 224640 57.1216 28.3852 615.82 835.375 1536.88 1537.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1700 0.000128 1024 250 816 144000 9.01322 6.84477 85.8452 219.499 321.31 321.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1980 0.000128 512 250 240 144960 5.35763 3.42074 33.416 104.631 146.979 147.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1540 3.2e-05 1024 190 960 577920 47.4575 26.9319 373.25 837.772 1285.58 1285.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 880 0.001024 4096 210 4272 14640 2.70746 118.747 123.467 244.967 245.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1290 3.2e-05 512 630 336 353280 47.6886 13.1589 121.692 412.637 595.421 595.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 730 0.001024 512 110 720 15264 0.395264 0.452288 9.53962 13.1723 23.6442 23.7216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 790 0.000256 1024 140 1440 60288 5.86934 3.51626 138.881 104.773 253.171 253.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1350 0.000256 4096 160 624 71808 13.9448 219.913 418.871 652.773 652.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 750 6.4e-05 2048 170 1680 225792 56.9684 28.4652 1616.57 836.414 2538.59 2538.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1700 0.000128 1024 250 816 144000 9.00243 6.84016 224.544 219.591 460.085 460.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1980 0.000128 512 250 240 145536 5.32656 3.41478 38.1248 104.704 151.698 151.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1540 3.2e-05 1024 190 960 579072 47.264 26.9201 982.134 837.36 1893.84 1893.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 880 0.001024 4096 210 4272 14736 2.72384 309.847 111.596 424.209 424.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1290 3.2e-05 512 630 336 368640 46.6267 13.2997 109.835 416.345 586.348 586.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 730 0.001024 512 110 720 15168 0.39936 0.451456 6.24582 13.2304 20.4066 20.4835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 790 0.000256 1024 140 1440 59904 5.84749 3.50291 90.1088 104.402 203.991 204.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1350 0.000256 4096 160 624 71712 13.9542 137.515 418.931 570.442 570.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 750 6.4e-05 2048 170 1680 225792 56.8872 28.3903 1018.12 837.185 1940.74 1940.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1700 0.000128 1024 250 816 143616 8.97514 6.82973 139.883 220.615 376.405 376.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1980 0.000128 512 250 240 145152 5.34259 3.41235 48.2753 104.817 161.977 162.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1540 3.2e-05 1024 190 960 577536 47.233 26.8662 612.671 837.374 1524.3 1524.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 880 0.001024 4096 210 4272 14688 2.7143 195.009 124.63 322.398 322.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1290 3.2e-05 512 630 336 356352 46.9286 13.1264 68.7035 412.463 541.461 541.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 730 0.001024 512 110 720 14976 0.394752 0.455872 5.91174 13.1853 20.0286 20.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 790 0.000256 1024 140 1440 58752 5.88429 3.48579 74.2548 103.966 187.721 187.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1350 0.000256 4096 160 624 71712 13.9388 425.517 419.242 858.742 858.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 750 6.4e-05 2048 170 1680 223488 57.0694 28.3735 813.222 835.35 1734.18 1734.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1700 0.000128 1024 250 816 144000 9.00176 6.84646 113.918 219.637 349.504 349.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1980 0.000128 512 250 240 145152 5.32339 3.41187 48.5562 104.608 162.027 162.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1540 3.2e-05 1024 190 960 578304 47.3307 26.9212 496.132 838.234 1408.77 1408.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 880 0.001024 4096 210 4272 14544 2.70307 155.773 123.112 281.632 281.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1290 3.2e-05 512 630 336 350208 46.8196 13.0435 70.3471 408.422 538.869 539.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 730 0.001024 512 110 720 14976 0.397312 0.452544 5.31728 13.1428 19.3974 19.4763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 790 0.000256 1024 140 1440 58368 5.84861 3.46931 69.6178 103.428 182.498 182.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1350 0.000256 4096 160 624 71616 13.957 424.344 418.629 856.975 857.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 750 6.4e-05 2048 170 1680 224256 57.2384 28.2252 691.499 832.764 1609.9 1610.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1700 0.000128 1024 250 816 143616 8.9824 6.82829 96.0122 219.076 331 331.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1980 0.000128 512 250 240 144384 5.33136 3.41146 44.8526 104.3 158.041 158.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1540 3.2e-05 1024 190 960 577536 47.3037 26.8665 419.278 836.561 1330.17 1330.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 880 0.001024 4096 210 4272 14592 2.7177 132.19 123.5 258.452 258.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1290 3.2e-05 512 630 336 344064 48.2719 13.1292 60.4177 412.22 534.28 534.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 730 0.001024 512 110 720 15232 0.397312 0.45184 9.25274 13.1791 23.3636 23.4401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 790 0.000256 1024 140 1440 60032 5.90845 3.52256 128.65 104.864 243.073 243.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1350 0.000256 4096 160 624 71792 13.9796 203.786 419.152 636.96 637.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 750 6.4e-05 2048 170 1680 225792 57.134 28.3812 1494.38 837.078 2417.14 2417.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1700 0.000128 1024 250 816 144032 9.02304 6.83939 207.874 219.809 443.648 443.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1980 0.000128 512 250 240 145600 5.34768 3.41488 35.7825 104.799 149.469 149.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1540 3.2e-05 1024 190 960 578816 47.4358 26.9471 907.721 838.198 1820.46 1820.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 880 0.001024 4096 210 4272 14728 2.71482 285.23 123.615 411.602 411.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1290 3.2e-05 512 630 336 372736 46.8107 13.3763 103.789 418.619 582.841 583.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 730 0.001024 512 110 720 15008 0.39568 0.447328 5.95795 13.1498 20.0333 20.1114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 790 0.000256 1024 140 1440 60032 5.88666 3.51629 85.006 104.961 199.503 199.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1350 0.000256 4096 160 624 71680 13.9324 129.853 418.946 562.778 562.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 750 6.4e-05 2048 170 1680 225792 57.0064 28.3095 944.827 837.418 1867.73 1867.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1700 0.000128 1024 250 816 143808 8.98842 6.83418 131.049 219.621 366.599 366.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1980 0.000128 512 250 240 145152 5.34176 3.41568 23.6581 104.863 137.407 137.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1540 3.2e-05 1024 190 960 577024 47.4051 27.0213 571.917 837.242 1483.75 1483.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 880 0.001024 4096 210 4272 14672 2.71974 180.163 124.659 307.587 307.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1290 3.2e-05 512 630 336 358400 47.0692 13.1819 66.124 414.058 540.683 540.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 730 0.001024 512 110 720 14784 0.395264 0.451808 5.07469 13.103 19.1084 19.1868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 790 0.000256 1024 140 1440 59136 5.9623 3.5287 71.0935 105.016 185.732 185.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1350 0.000256 4096 160 624 71568 13.9634 106.816 418.536 539.365 539.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 750 6.4e-05 2048 170 1680 225792 57.1263 28.3517 777.601 837.537 1700.78 1700.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1700 0.000128 1024 250 816 143808 9.01325 6.84208 107.536 219.657 343.147 343.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1980 0.000128 512 250 240 145152 5.35936 3.41606 19.3519 104.868 133.12 133.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1540 3.2e-05 1024 190 960 577920 47.4316 26.922 469.077 837.127 1380.72 1380.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 880 0.001024 4096 210 4272 14616 2.71565 148.199 123.573 274.529 274.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1290 3.2e-05 512 630 336 365568 47.4721 13.3715 54.5833 418.692 534.367 534.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 730 0.001024 512 110 720 14784 0.397312 0.450048 5.08659 13.218 19.234 19.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 790 0.000256 1024 140 1440 59136 5.84845 3.4808 65.3327 103.881 178.67 178.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1350 0.000256 4096 160 624 71456 13.9448 372.707 418.206 804.902 804.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 750 6.4e-05 2048 170 1680 225792 56.9079 28.3235 701.271 837.436 1624.1 1624.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1700 0.000128 1024 250 816 143360 8.99894 6.83213 96.6962 220.812 333.443 333.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1980 0.000128 512 250 240 145152 5.3457 3.41197 42.0105 104.896 155.792 155.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1540 3.2e-05 1024 190 960 577024 47.3447 26.8737 422.784 837.137 1334.29 1334.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 880 0.001024 4096 210 4272 14560 2.71488 132.656 123.568 258.981 259.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1290 3.2e-05 512 630 336 344064 46.6374 13.0321 48.0909 404.75 512.749 512.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 730 0.001024 512 110 720 15360 0.39744 0.452928 8.90682 13.2352 23.0748 23.1526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 790 0.000256 1024 140 1440 59904 5.87789 3.51091 123.933 104.642 238.095 238.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1350 0.000256 4096 160 624 71808 13.9629 197.152 419.033 630.191 630.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 750 6.4e-05 2048 170 1680 226304 56.9106 28.3518 1436.86 837.988 2360.27 2360.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1700 0.000128 1024 250 816 144128 8.98362 6.84832 199.775 219.896 435.603 435.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1980 0.000128 512 250 240 145920 5.33114 3.41043 35.2746 104.911 149.06 149.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1540 3.2e-05 1024 190 960 578560 47.2597 26.882 871.28 837.892 1783.48 1783.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 880 0.001024 4096 210 4272 14720 2.71757 266.364 124.686 393.811 393.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1290 3.2e-05 512 630 336 368640 46.9224 13.3259 101.266 418.607 580.364 580.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 730 0.001024 512 110 720 15104 0.397312 0.45056 5.98976 13.103 20.0222 20.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 790 0.000256 1024 140 1440 59392 5.91165 3.51453 82.9523 104.731 197.242 197.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1350 0.000256 4096 160 624 71680 13.9589 128.981 418.696 561.681 561.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 750 6.4e-05 2048 170 1680 225280 56.8596 28.3478 921.52 835.436 1842.32 1842.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1700 0.000128 1024 250 816 143360 8.9663 6.84003 128.753 218.993 363.654 363.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1980 0.000128 512 250 240 145408 5.32525 3.40992 22.8284 104.612 136.306 136.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1540 3.2e-05 1024 190 960 577536 47.3516 26.879 562.536 837.997 1474.92 1475.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 880 0.001024 4096 210 4272 14592 2.70621 168.2 124.338 295.288 295.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1290 3.2e-05 512 630 336 360448 47.8117 13.327 64.0402 417.744 543.159 543.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 730 0.001024 512 110 720 14976 0.397312 0.452384 5.19936 13.1534 19.287 19.3656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 790 0.000256 1024 140 1440 58368 5.85133 3.4705 72.1288 103.514 185.096 185.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1350 0.000256 4096 160 624 71616 13.9523 108.827 418.985 541.807 541.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 750 6.4e-05 2048 170 1680 224256 56.8136 28.2091 764.384 833.409 1682.98 1683.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1700 0.000128 1024 250 816 143616 8.98851 6.83462 107.824 219.25 342.999 343.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1980 0.000128 512 250 240 144384 5.33235 3.40787 19.168 104.383 132.417 132.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1540 3.2e-05 1024 190 960 577536 47.3311 26.8714 467.702 837.262 1379.33 1379.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 880 0.001024 4096 210 4272 14592 2.71974 138.609 124.642 266.015 266.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1290 3.2e-05 512 630 336 344064 48.2576 13.1285 51.4746 412.578 525.678 525.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 730 0.001024 512 110 720 14848 0.397664 0.44624 4.40586 13.014 18.3455 18.4291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 790 0.000256 1024 140 1440 59392 5.92118 3.51309 63.5787 104.858 178.006 178.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1350 0.000256 4096 160 624 71424 13.9469 95.7524 417.839 527.587 527.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 750 6.4e-05 2048 170 1680 225280 56.8647 28.2988 678.721 835.417 1599.47 1599.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1700 0.000128 1024 250 816 143360 8.97866 6.8305 94.687 218.063 328.664 328.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1980 0.000128 512 250 240 145408 5.33741 3.41606 16.9463 104.651 130.484 130.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1540 3.2e-05 1024 190 960 573440 47.4442 26.8288 408.327 835.07 1317.84 1317.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 880 0.001024 4096 210 4272 14336 2.69926 121.76 122.335 246.838 246.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1290 3.2e-05 512 630 336 360448 47.8463 13.3348 47.5316 417.67 526.636 526.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 730 0.001024 512 110 720 15264 0.401024 0.454656 9.10864 13.2371 23.2833 23.3631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 790 0.000256 1024 140 1440 59904 5.89027 3.51789 120.956 104.63 235.126 235.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1350 0.000256 4096 160 624 71784 13.9448 0 419.175 433.13 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 730 0.001024 512 110 720 14976 0.394944 0.449408 6.48835 13.177 20.5919 20.6708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 790 0.000256 1024 140 1440 58752 5.87811 3.4849 88.3007 103.878 201.672 201.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1350 0.000256 4096 160 624 71712 13.945 0 418.889 432.845 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 730 0.001024 512 110 720 14688 0.400032 0.446464 5.35274 13.0427 19.3248 19.4045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 790 0.000256 1024 140 1440 58752 5.96656 3.52042 75.826 104.835 190.283 190.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1350 0.000256 4096 160 624 71496 13.9422 113.923 418.469 546.38 546.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 750 6.4e-05 2048 170 1680 224640 57.1393 28.3234 832.62 835.538 1753.79 1753.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1700 0.000128 1024 250 816 143424 8.99875 6.84826 115.258 219.005 350.208 350.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1980 0.000128 512 250 240 145152 5.3521 3.41402 20.2277 104.656 133.778 133.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1540 3.2e-05 1024 190 960 573696 47.5463 26.8677 498.365 835.242 1408.18 1408.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 880 0.001024 4096 210 4272 14472 2.70189 158.425 123.935 285.107 285.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1290 3.2e-05 512 630 336 331776 48.7198 13.0614 52.8521 408.466 523.348 523.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 730 0.001024 512 110 720 14400 0.396672 0.448352 5.1879 13.0822 19.1997 19.2778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 790 0.000256 1024 140 1440 57600 5.81142 3.43875 74.0276 102.527 185.937 186.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1350 0.000256 4096 160 624 71424 13.951 114.596 418.122 546.714 546.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 750 6.4e-05 2048 170 1680 221184 56.7624 28.07 823.687 828.869 1737.56 1737.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1700 0.000128 1024 250 816 142848 8.96912 6.82685 115.21 217.188 348.298 348.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1980 0.000128 512 250 240 142848 5.30646 3.4064 19.9689 103.854 132.665 132.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1540 3.2e-05 1024 190 960 576000 47.153 26.8069 500.525 834.625 1409.27 1409.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 880 0.001024 4096 210 4272 14400 2.70736 159.242 123.854 285.847 285.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1290 3.2e-05 512 630 336 331776 46.0397 12.8115 52.4346 395.821 507.352 507.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 730 0.001024 512 110 720 15200 0.395328 0.449312 9.12051 13.1765 23.2261 23.3033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 790 0.000256 1024 140 1440 59520 5.85472 3.4889 119.743 104.15 233.37 233.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1350 0.000256 4096 160 624 71760 13.9512 190.507 418.865 623.368 623.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 750 6.4e-05 2048 170 1680 226560 56.9364 28.3344 1409.08 838.026 2332.54 2332.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1700 0.000128 1024 250 816 144000 8.99482 6.84237 191.669 219.914 427.519 427.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1980 0.000128 512 250 240 145920 5.33946 3.41453 33.968 104.917 147.765 147.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1540 3.2e-05 1024 190 960 578560 47.3177 26.9251 832.998 837.914 1745.32 1745.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 880 0.001024 4096 210 4272 14720 2.73203 274.279 110.48 387.538 387.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1290 3.2e-05 512 630 336 368640 47.203 13.374 96.7577 419.192 576.774 576.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 730 0.001024 512 110 720 15040 0.395264 0.448896 6.39117 13.1314 20.4524 20.5292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 790 0.000256 1024 140 1440 58880 5.81613 3.46726 89.3499 103.458 202.219 202.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1350 0.000256 4096 160 624 71680 13.9595 136.284 419.101 569.388 569.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 750 6.4e-05 2048 170 1680 225280 56.9517 28.4642 1006.51 838.718 1930.81 1930.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1700 0.000128 1024 250 816 143360 8.94608 6.82653 137.938 219.288 373.099 373.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1980 0.000128 512 250 240 144640 5.29811 3.40221 23.9426 104.179 136.949 137.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1540 3.2e-05 1024 190 960 578560 47.2091 26.8817 602.701 838.494 1515.45 1515.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 880 0.001024 4096 210 4272 14560 2.70794 192.194 123.347 318.293 318.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1290 3.2e-05 512 630 336 348160 47.8205 13.1216 65.7667 412.501 539.456 539.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 730 0.001024 512 110 720 14880 0.396736 0.448512 5.3801 13.1908 19.5003 19.5782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 790 0.000256 1024 140 1440 57600 5.8943 3.47136 75.6298 103.58 188.704 188.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1350 0.000256 4096 160 624 71520 13.9384 113.007 418.723 545.714 545.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 750 6.4e-05 2048 170 1680 222720 57.1626 28.3464 821.145 835.58 1742.4 1742.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1700 0.000128 1024 250 816 143040 8.97811 6.84237 114.208 217.996 348.125 348.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1980 0.000128 512 250 240 144000 5.36928 3.41606 20.1977 104.682 133.794 133.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1540 3.2e-05 1024 190 960 576000 47.2271 26.8457 497.232 835.265 1406.73 1406.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 880 0.001024 4096 210 4272 14400 2.69942 156.756 122.89 282.388 282.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1290 3.2e-05 512 630 336 337920 48.9457 13.1461 53.4097 412.603 528.346 528.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 730 0.001024 512 110 720 14720 0.39936 0.452416 5.2625 13.2329 19.43 19.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 790 0.000256 1024 140 1440 58880 5.8409 3.47411 72.5572 103.612 185.611 185.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1350 0.000256 4096 160 624 71360 13.9428 106.193 418 538.179 538.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 750 6.4e-05 2048 170 1680 220160 56.6248 28.0687 758.261 824.94 1668.06 1668.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1700 0.000128 1024 250 816 142080 8.96141 6.82141 106.195 218.008 340.086 340.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1980 0.000128 512 250 240 143360 5.26621 3.39354 18.7023 103.364 130.854 130.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1540 3.2e-05 1024 190 960 578560 47.2952 26.884 466.635 838.23 1379.2 1379.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 880 0.001024 4096 210 4272 14400 2.70829 146.553 123.29 272.593 272.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1290 3.2e-05 512 630 336 327680 49.7227 13.1299 48.7746 412.39 524.259 524.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 730 0.001024 512 110 700 15296 0.398016 0.452256 7.85766 13.2224 22.0133 22.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 790 0.000256 1024 140 1450 60160 5.88611 3.51686 108.678 105.017 223.229 223.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1350 0.000256 4096 160 600 72096 13.996 323.043 419.417 756.503 756.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 750 6.4e-05 2048 170 1700 227840 56.632 28.2995 1259.19 838.488 2182.77 2182.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1700 0.000128 1024 250 800 144128 8.97453 6.83376 167.865 219.999 403.783 403.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1980 0.000128 512 250 200 146176 5.3377 3.40829 37.6961 104.962 151.549 151.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1540 3.2e-05 1024 190 950 578048 47.2788 26.8759 741.312 838.436 1654.06 1654.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 880 0.001024 4096 210 4300 14720 2.71949 241.96 124.985 369.706 369.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1290 3.2e-05 512 630 300 364544 47.4732 13.3243 130.512 417.969 609.517 609.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 730 0.001024 512 110 700 15232 0.4008 0.451392 5.57539 13.2428 19.7567 19.8345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 790 0.000256 1024 140 1450 59904 5.88637 3.51101 77.018 104.731 191.276 191.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1350 0.000256 4096 160 600 72064 13.9981 323.377 419.467 756.887 756.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 750 6.4e-05 2048 170 1700 227328 56.7847 28.2848 799.79 838.665 1723.69 1723.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1700 0.000128 1024 250 800 144128 8.98666 6.82678 108.033 219.802 343.749 343.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1980 0.000128 512 250 200 145920 5.33299 3.41373 32.3915 105.002 146.286 146.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1540 3.2e-05 1024 190 950 577536 47.3118 26.8787 478.375 838.561 1391.29 1391.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 880 0.001024 4096 210 4300 14656 2.71242 153.286 124.582 280.626 280.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1290 3.2e-05 512 630 300 360448 47.9599 13.327 124.631 418.024 604.188 604.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 730 0.001024 512 110 700 15168 0.397312 0.453184 4.78269 13.2138 18.93 19.0049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 790 0.000256 1024 140 1450 59136 5.88589 3.50387 65.4985 104.327 179.347 179.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1350 0.000256 4096 160 600 72000 13.989 322.676 418.902 755.613 755.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 750 6.4e-05 2048 170 1700 227328 56.6493 28.3149 657.755 836.592 1579.47 1579.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1700 0.000128 1024 250 800 143616 8.96909 6.82845 88.4178 220.201 324.517 324.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1980 0.000128 512 250 200 145920 5.32381 3.41066 37.4927 104.751 151.12 151.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1540 3.2e-05 1024 190 950 576000 47.3964 26.8632 508.178 836.456 1419.05 1419.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 880 0.001024 4096 210 4300 14592 2.70973 125.389 123.322 251.465 251.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1290 3.2e-05 512 630 300 356352 47.0834 13.1316 125.251 412.165 597.874 598.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 730 0.001024 512 110 700 15280 0.401024 0.452672 7.38166 13.2017 21.5188 21.5948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 790 0.000256 1024 140 1450 60160 5.90858 3.52909 101.904 104.918 216.394 216.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1350 0.000256 4096 160 600 72080 13.9817 277.629 418.99 710.645 710.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 750 6.4e-05 2048 170 1700 227840 56.8736 28.4538 1175.6 837.612 2098.71 2098.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1700 0.000128 1024 250 800 144160 9.01517 6.84147 157.092 219.788 392.839 392.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1980 0.000128 512 250 200 146240 5.34218 3.41914 33.8867 104.855 147.628 147.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1540 3.2e-05 1024 190 950 577920 47.5059 27.5087 699.276 837.554 1612.02 1612.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 880 0.001024 4096 210 4300 14720 2.7177 225.442 123.945 352.148 352.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1290 3.2e-05 512 630 300 368640 47.4384 13.3941 81.4519 418.897 561.433 561.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 730 0.001024 512 110 700 15200 0.39616 0.452608 5.20106 13.1904 19.3213 19.4009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 790 0.000256 1024 140 1450 59520 5.85504 3.49197 71.0223 104.233 184.728 184.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1350 0.000256 4096 160 600 72000 13.9858 274.616 419.201 707.847 707.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 750 6.4e-05 2048 170 1700 227840 56.7482 28.3649 756.343 838.709 1680.33 1680.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1700 0.000128 1024 250 800 144000 9.01194 6.85296 101.138 220.007 337.113 337.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1980 0.000128 512 250 200 145920 5.34086 3.41661 29.6347 105.005 143.546 143.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1540 3.2e-05 1024 190 950 577280 47.4293 26.921 448.435 838.592 1361.6 1361.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 880 0.001024 4096 210 4300 14640 2.71309 144.243 124.595 271.593 271.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1290 3.2e-05 512 630 300 368640 47.2082 13.3734 57.8316 419.415 538.072 538.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 730 0.001024 512 110 700 14880 0.398752 0.452576 4.36938 13.1035 18.4068 18.4832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 790 0.000256 1024 140 1450 59520 5.92419 3.51955 62.4128 104.634 176.622 176.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1350 0.000256 4096 160 600 72000 13.9852 277.08 419.093 710.205 710.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 750 6.4e-05 2048 170 1700 226560 56.8061 28.3242 627.215 834.697 1547.2 1547.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1700 0.000128 1024 250 800 144000 9.01142 6.8567 84.8796 220.117 320.965 321.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1980 0.000128 512 250 200 144960 5.36147 3.41811 28.5596 104.52 142.005 142.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1540 3.2e-05 1024 190 950 576000 47.573 26.9292 374.623 837.144 1286.43 1286.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 880 0.001024 4096 210 4300 14640 2.72138 120.159 124.604 247.525 247.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1290 3.2e-05 512 630 300 353280 47.7238 13.1584 105.287 412.258 578.673 578.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 730 0.001024 512 110 700 15040 0.397408 0.448576 4.06115 13.1351 18.122 18.1992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 790 0.000256 1024 140 1450 58880 5.82256 3.4689 58.0991 103.471 170.987 171.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1350 0.000256 4096 160 600 71840 13.9876 273.508 418.736 706.279 706.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 750 6.4e-05 2048 170 1700 227840 56.6506 28.3324 543.17 838.912 1467.22 1467.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1700 0.000128 1024 250 800 143360 8.93296 6.82768 72.65 219.052 307.561 307.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1980 0.000128 512 250 200 144640 5.30611 3.40582 26.9359 104.186 139.976 140.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1540 3.2e-05 1024 190 950 576000 47.4358 26.8841 322.711 838.728 1235.92 1236.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 880 0.001024 4096 210 4300 14560 2.71098 103.188 124.692 230.633 230.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1290 3.2e-05 512 630 300 348160 48.0726 13.1308 107.753 412.568 581.763 581.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 730 0.001024 512 110 700 15264 0.395264 0.451424 9.19475 13.1758 23.3001 23.3759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 790 0.000256 1024 140 1450 59904 5.89603 3.51635 136.342 104.78 250.664 250.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1350 0.000256 4096 160 600 72048 13.983 208.577 418.908 641.511 641.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 750 6.4e-05 2048 170 1700 227328 56.7406 28.3279 1601.03 836.478 2522.75 2522.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1700 0.000128 1024 250 800 144000 8.99318 6.84682 216.703 219.295 451.936 452.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1980 0.000128 512 250 200 145920 5.3265 3.41379 33.6035 104.715 147.186 147.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1540 3.2e-05 1024 190 950 577536 47.3689 26.9149 962.653 837.428 1874.53 1874.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 880 0.001024 4096 210 4300 14688 2.71344 303.901 124.5 431.158 431.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1290 3.2e-05 512 630 300 362496 47.1821 13.2901 99.2346 417.071 577.021 577.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 730 0.001024 512 110 700 15168 0.39792 0.455104 6.028 13.2228 20.1878 20.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 790 0.000256 1024 140 1450 59136 5.88954 3.50413 87.1528 104.426 201.099 201.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1350 0.000256 4096 160 600 72000 13.986 130.306 419.292 563.629 563.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 750 6.4e-05 2048 170 1700 227328 56.6731 28.2588 997.68 837.373 1920.15 1920.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1700 0.000128 1024 250 800 143616 8.97798 6.83213 133.737 219.339 368.987 369.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1980 0.000128 512 250 200 145920 5.31619 3.41347 40.0117 104.853 153.728 153.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1540 3.2e-05 1024 190 950 576000 47.3361 26.8645 594.387 837.245 1505.99 1506.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 880 0.001024 4096 210 4300 14592 2.70746 190.281 124.309 317.34 317.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1290 3.2e-05 512 630 300 356352 46.932 13.1249 62.6214 412.562 535.479 535.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 730 0.001024 512 110 700 14976 0.395296 0.455776 5.72138 13.1828 19.8392 19.9185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 790 0.000256 1024 140 1450 58752 5.87555 3.48365 73.1195 103.954 186.559 186.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1350 0.000256 4096 160 600 71856 13.9869 394.324 418.673 827.028 827.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 750 6.4e-05 2048 170 1700 225792 56.8155 28.3402 808.719 835.244 1729.28 1729.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1700 0.000128 1024 250 800 144000 8.99942 6.84192 109.885 218.293 344.125 344.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1980 0.000128 512 250 200 145152 5.32563 3.41197 40.2882 104.591 153.743 153.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1540 3.2e-05 1024 190 950 576000 47.506 26.9169 485.143 838.126 1397.85 1398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 880 0.001024 4096 210 4300 14544 2.70864 153.905 122.219 278.879 278.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1290 3.2e-05 512 630 300 350208 46.8195 13.0465 65.5632 408.366 534.038 534.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 730 0.001024 512 110 700 14976 0.39936 0.45056 5.18518 13.1421 19.2613 19.3372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 790 0.000256 1024 140 1450 58368 5.8503 3.46931 68.0129 103.411 180.875 180.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1350 0.000256 4096 160 600 71808 13.9846 393.785 418.339 826.151 826.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 750 6.4e-05 2048 170 1700 224256 56.8502 28.1626 684.531 832.621 1602.33 1602.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1700 0.000128 1024 250 800 143616 8.988 6.82803 93.3469 218.784 328.049 328.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1980 0.000128 512 250 200 144384 5.3343 3.40992 36.8876 104.282 150.062 150.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1540 3.2e-05 1024 190 950 574464 47.5429 26.8594 412.913 836.479 1323.96 1324.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 880 0.001024 4096 210 4300 14400 2.70077 129.991 122.626 255.363 255.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1290 3.2e-05 512 630 300 344064 48.299 13.1277 56.8421 412.176 530.702 530.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 730 0.001024 512 110 700 15232 0.39712 0.451968 8.80019 13.1743 22.9072 22.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 790 0.000256 1024 140 1450 60032 5.9056 3.52669 124.922 104.802 239.293 239.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1350 0.000256 4096 160 600 72072 13.9925 191.824 419.124 624.987 625.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 750 6.4e-05 2048 170 1700 226688 57.0081 28.3709 1465.09 836.602 2387.25 2387.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1700 0.000128 1024 250 800 144032 9.00982 6.84442 199.696 218.334 433.99 434.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1980 0.000128 512 250 200 146048 5.34602 3.4175 31.4153 104.736 145.045 145.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1540 3.2e-05 1024 190 950 577920 47.5212 26.9456 887.58 837.716 1799.93 1800.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 880 0.001024 4096 210 4300 14672 2.70918 276.712 123.42 402.886 402.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1290 3.2e-05 512 630 300 365568 47.4453 13.3759 93.1741 418.441 572.686 572.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 730 0.001024 512 110 700 15008 0.39376 0.446464 5.73238 13.1428 19.7958 19.8757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 790 0.000256 1024 140 1450 60032 5.89754 3.51846 83.4669 104.936 197.948 198.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1350 0.000256 4096 160 600 72016 13.9997 122.968 419.335 556.347 556.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 750 6.4e-05 2048 170 1700 225792 56.9862 28.419 927.732 837.155 1850.45 1850.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1700 0.000128 1024 250 800 143808 8.98435 6.83981 126.308 219.289 361.521 361.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1980 0.000128 512 250 200 146048 5.3256 3.41594 20.8877 104.824 134.578 134.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1540 3.2e-05 1024 190 950 577024 47.3972 26.8972 561.745 837.281 1473.48 1473.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 880 0.001024 4096 210 4300 14560 2.70579 176.927 123.13 302.807 302.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1290 3.2e-05 512 630 300 358400 47.0816 13.1899 60.9204 413.82 535.252 535.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 730 0.001024 512 110 700 14784 0.398144 0.448512 4.92986 13.0953 18.9549 19.0367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 790 0.000256 1024 140 1450 59136 5.9664 3.53053 70.7907 105.037 185.453 185.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1350 0.000256 4096 160 600 71904 13.9818 101.417 418.773 534.218 534.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 750 6.4e-05 2048 170 1700 225792 57.1342 28.4651 760.478 836.787 1683.02 1683.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1700 0.000128 1024 250 800 143808 9.02173 6.83952 103.4 220.3 339.659 339.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1980 0.000128 512 250 200 145152 5.36544 3.41606 16.994 104.794 130.698 130.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1540 3.2e-05 1024 190 950 575232 47.5927 26.919 457.813 836.551 1369.03 1369.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 880 0.001024 4096 210 4300 14448 2.70157 144.107 123.825 270.676 270.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1290 3.2e-05 512 630 300 365568 47.5057 13.382 50.0245 418.406 529.561 529.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 730 0.001024 512 110 700 14784 0.3976 0.45152 4.88125 13.2111 19.0246 19.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 790 0.000256 1024 140 1450 59136 5.84762 3.4775 63.9798 103.803 177.235 177.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1350 0.000256 4096 160 600 71904 13.9918 349.766 419.027 782.83 782.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 750 6.4e-05 2048 170 1700 225792 56.8947 28.2887 686.73 836.822 1608.9 1609.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1700 0.000128 1024 250 800 143360 8.98637 6.83722 93.0181 219.323 328.266 328.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1980 0.000128 512 250 200 145152 5.34829 3.41174 34.6004 104.819 148.31 148.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1540 3.2e-05 1024 190 950 577024 47.3403 26.8666 413.258 836.527 1324.15 1324.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 880 0.001024 4096 210 4300 14336 2.6983 128.031 122.457 253.229 253.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1290 3.2e-05 512 630 300 344064 46.6464 13.0377 43.7649 403.981 507.666 507.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 730 0.001024 512 110 700 15232 0.397472 0.450912 8.64138 13.2334 22.8052 22.8823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 790 0.000256 1024 140 1450 59904 5.88422 3.50851 123.544 104.602 237.669 237.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1350 0.000256 4096 160 600 72064 13.9919 190.401 418.961 623.396 623.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 750 6.4e-05 2048 170 1700 227328 56.7923 28.3018 1442.6 837.652 2365.52 2365.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1700 0.000128 1024 250 800 144128 8.99328 6.83594 195.454 221.651 433.035 433.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1980 0.000128 512 250 200 145920 5.33242 3.41606 31.4917 104.87 145.238 145.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1540 3.2e-05 1024 190 950 577536 47.3339 26.8861 865.696 837.561 1777.64 1777.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 880 0.001024 4096 210 4300 14656 2.71155 267.192 124.458 394.408 394.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1290 3.2e-05 512 630 300 360448 47.8002 13.3304 92.4235 417.534 571.334 571.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 730 0.001024 512 110 700 14848 0.39552 0.45056 5.73206 13.1032 19.7634 19.8437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 790 0.000256 1024 140 1450 59392 5.90752 3.51315 83.3084 104.715 197.574 197.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1350 0.000256 4096 160 600 71936 13.9821 123.929 418.726 556.68 556.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 750 6.4e-05 2048 170 1700 225280 56.8541 28.2708 929.497 835.294 1850.08 1850.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1700 0.000128 1024 250 800 143360 8.9679 6.83024 126.347 218.694 360.941 361.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1980 0.000128 512 250 200 145408 5.3239 3.41152 20.5615 104.594 134.021 134.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1540 3.2e-05 1024 190 950 577536 47.3036 26.8791 559.531 837.861 1471.74 1471.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 880 0.001024 4096 210 4300 14592 2.70902 175.163 124.488 302.406 302.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1290 3.2e-05 512 630 300 360448 47.8173 13.3337 60.6053 417.684 539.686 539.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 730 0.001024 512 110 700 14976 0.39936 0.454656 5.27334 13.1552 19.3628 19.4417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 790 0.000256 1024 140 1450 58368 5.85414 3.46803 72.4322 103.514 185.402 185.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1350 0.000256 4096 160 600 71808 13.9796 106.438 418.726 539.189 539.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 750 6.4e-05 2048 170 1700 224256 56.8188 28.1608 776.769 833.412 1695.33 1695.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1700 0.000128 1024 250 800 143616 8.97984 6.82845 107.056 218.975 341.938 342.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1980 0.000128 512 250 200 144384 5.3247 3.40557 17.4442 104.381 130.68 130.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1540 3.2e-05 1024 190 950 574464 47.5533 26.8637 472.683 837.306 1384.57 1384.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 880 0.001024 4096 210 4300 14400 2.69658 141.531 122.724 266.994 267.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1290 3.2e-05 512 630 300 344064 48.2607 13.1244 48.7909 412.574 522.991 523.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 730 0.001024 512 110 700 14336 0.395488 0.447904 4.29318 13.0252 18.2457 18.3235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 790 0.000256 1024 140 1450 59392 5.92362 3.51587 66.1298 104.963 180.662 180.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1350 0.000256 4096 160 600 71680 13.9785 93.864 418.351 526.237 526.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 750 6.4e-05 2048 170 1700 225280 56.8579 28.4836 687.755 836.331 1609.59 1609.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1700 0.000128 1024 250 800 143360 8.98048 6.83622 94.4933 219.013 329.422 329.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1980 0.000128 512 250 200 145408 5.33136 3.41197 15.5467 104.757 129.173 129.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1540 3.2e-05 1024 190 950 573440 47.4549 26.8247 416.385 835.914 1326.74 1326.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 880 0.001024 4096 210 4300 14336 2.6969 120.044 122.601 245.384 245.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1290 3.2e-05 512 630 300 360448 47.8163 13.3243 45.5276 418.089 525 525.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 730 0.001024 512 110 700 15264 0.400576 0.454624 9.29661 13.237 23.4718 23.5481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 790 0.000256 1024 140 1450 59904 5.89805 3.51846 126.689 104.641 240.875 240.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1350 0.000256 4096 160 600 72000 13.9878 195.146 419.12 628.299 628.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 750 6.4e-05 2048 170 1700 226944 57.0149 28.5573 1488.89 838.254 2412.88 2413.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1700 0.000128 1024 250 800 144000 9.01094 6.84381 200.106 220.688 436.748 436.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1980 0.000128 512 250 200 146304 5.33536 3.41568 32.1408 104.944 145.963 146.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1540 3.2e-05 1024 190 950 577152 47.504 26.9699 884.048 838.14 1796.82 1796.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 880 0.001024 4096 210 4300 14688 2.71578 286.262 124.713 413.734 413.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1290 3.2e-05 512 630 300 359424 47.1076 13.2137 94.055 414.661 569.279 569.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 730 0.001024 512 110 700 14976 0.393216 0.45056 6.49117 13.1871 20.6082 20.6847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 790 0.000256 1024 140 1450 58752 5.87491 3.48755 91.7557 103.949 205.199 205.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1350 0.000256 4096 160 600 71856 13.9812 138.771 418.656 571.451 571.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 750 6.4e-05 2048 170 1700 225792 56.8102 28.2787 1056.45 835.194 1976.89 1977.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1700 0.000128 1024 250 800 144000 9.00042 6.83824 142.508 220.424 378.872 378.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1980 0.000128 512 250 200 145152 5.32496 3.40746 22.8278 104.586 136.277 136.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1540 3.2e-05 1024 190 950 576000 47.5216 26.9148 628.222 838.1 1540.92 1541.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 880 0.001024 4096 210 4300 14544 2.70672 203.086 123.257 329.092 329.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1290 3.2e-05 512 630 300 350208 46.8303 13.0513 65.0569 408.35 533.533 533.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 730 0.001024 512 110 700 14688 0.397312 0.449056 5.43642 13.0327 19.4007 19.4775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 790 0.000256 1024 140 1450 58752 5.97005 3.52381 78.6272 104.76 193.01 193.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1350 0.000256 4096 160 600 71712 13.9817 113.215 418.049 545.289 545.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 750 6.4e-05 2048 170 1700 224640 57.1456 28.329 865.184 834.951 1785.77 1785.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1700 0.000128 1024 250 800 143424 8.99469 6.85434 117.241 219.648 352.84 352.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1980 0.000128 512 250 200 145152 5.34173 3.42016 18.9228 104.582 132.395 132.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1540 3.2e-05 1024 190 950 573696 47.5559 26.8734 517.72 834.656 1426.97 1427.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 880 0.001024 4096 210 4300 14472 2.71235 166.164 122.971 291.892 291.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1290 3.2e-05 512 630 300 331776 48.7653 13.0634 51.3477 408.177 521.596 521.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 730 0.001024 512 110 700 14400 0.395008 0.448512 5.14371 13.0979 19.1636 19.2431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 790 0.000256 1024 140 1450 57600 5.81414 3.4409 73.5996 102.61 185.593 185.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1350 0.000256 4096 160 600 71712 13.979 108.56 418.733 541.316 541.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 750 6.4e-05 2048 170 1700 221184 56.7391 28.0699 809.478 829.528 1723.98 1724.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1700 0.000128 1024 250 800 142848 8.97315 6.83008 111.167 219.197 346.27 346.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1980 0.000128 512 250 200 142848 5.31392 3.40378 17.6459 103.935 130.427 130.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1540 3.2e-05 1024 190 950 571392 47.5481 26.8137 490.53 835.341 1400.39 1400.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 880 0.001024 4096 210 4300 14400 2.70586 157.321 123.042 283.113 283.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1290 3.2e-05 512 630 300 331776 46.0647 12.8134 48.7708 396.148 504.042 504.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 730 0.001024 512 110 700 14400 0.394304 0.444416 5.11578 12.949 18.9848 19.0685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 790 0.000256 1024 140 1450 57600 6.04893 3.5287 69.9181 105.031 184.656 184.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1350 0.000256 4096 160 600 71640 13.9814 100.453 418.73 533.208 533.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 750 6.4e-05 2048 170 1700 224640 57.1601 28.3369 753.506 835.93 1675.09 1675.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1700 0.000128 1024 250 800 142560 9.02118 6.84442 102.392 219.009 337.366 337.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1980 0.000128 512 250 200 144000 5.38538 3.4215 16.753 104.755 130.442 130.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1540 3.2e-05 1024 190 950 570240 47.8437 26.8803 448.496 835.427 1358.81 1358.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 880 0.001024 4096 210 4300 14400 2.71629 144.114 123.434 270.308 270.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1290 3.2e-05 512 630 300 322560 48.3906 13.0422 44.0897 402.392 508.155 508.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 730 0.001024 512 110 700 15200 0.395104 0.451104 8.8665 13.1765 22.9715 23.0466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 790 0.000256 1024 140 1450 59520 5.86298 3.49046 123.28 104.135 236.902 237.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1350 0.000256 4096 160 600 72000 13.9817 187.359 418.796 620.182 620.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 750 6.4e-05 2048 170 1700 227840 56.7301 28.4962 1449.43 837.901 2372.73 2372.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1700 0.000128 1024 250 800 144000 9.0009 6.84067 194.215 219.618 429.778 429.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1980 0.000128 512 250 200 145920 5.33862 3.41638 31.2465 104.903 145.036 145.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1540 3.2e-05 1024 190 950 577280 47.3903 26.9174 860.449 838.171 1773.09 1773.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 880 0.001024 4096 210 4300 14640 2.70861 275.577 123.434 401.766 401.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1290 3.2e-05 512 630 300 368640 47.1844 13.3732 93.1212 419.013 572.935 573.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 730 0.001024 512 110 700 15040 0.39456 0.45056 6.57526 13.1332 20.6341 20.7123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 790 0.000256 1024 140 1450 58880 5.81043 3.46736 89.6217 103.462 202.492 202.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1350 0.000256 4096 160 600 71840 13.9832 131.04 418.686 563.753 563.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 750 6.4e-05 2048 170 1700 227840 56.6459 28.2972 1000.09 838.737 1923.94 1924.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1700 0.000128 1024 250 800 143360 8.94077 6.83818 133.488 219.025 368.393 368.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1980 0.000128 512 250 200 144640 5.30269 3.40554 21.2553 104.183 134.273 134.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1540 3.2e-05 1024 190 950 576000 47.3846 26.8944 592.224 838.516 1505.18 1505.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 880 0.001024 4096 210 4300 14560 2.71155 190.489 123.517 316.761 316.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1290 3.2e-05 512 630 300 348160 47.8283 13.1288 60.5384 412.515 534.256 534.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 730 0.001024 512 110 700 14880 0.397216 0.452608 5.27443 13.1808 19.3896 19.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 790 0.000256 1024 140 1450 57600 5.9015 3.47318 75.5707 103.506 188.575 188.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1350 0.000256 4096 160 600 71760 13.9796 109.249 418.439 541.709 541.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 750 6.4e-05 2048 170 1700 226560 56.6709 28.4385 844.838 835.026 1765.14 1765.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1700 0.000128 1024 250 800 143040 8.98266 6.84458 113.19 219.691 348.809 348.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1980 0.000128 512 250 200 144000 5.35827 3.41402 18.2875 104.599 131.788 131.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1540 3.2e-05 1024 190 950 572160 47.6095 26.8431 498.248 834.697 1407.56 1407.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 880 0.001024 4096 210 4300 14400 2.69946 159.397 123.767 285.906 285.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1290 3.2e-05 512 630 300 337920 48.9292 13.1442 50.6932 413.243 526.26 526.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 730 0.001024 512 110 700 14720 0.399424 0.452192 5.13053 13.2323 19.2987 19.3782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 790 0.000256 1024 140 1450 58880 5.84288 3.47251 71.5444 103.611 184.603 184.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1350 0.000256 4096 160 600 71680 13.9778 101.289 418.446 533.758 533.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 750 6.4e-05 2048 170 1700 220160 56.63 27.9117 758.971 824.949 1668.63 1668.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1700 0.000128 1024 250 800 142080 8.9423 6.81997 104.189 216.689 336.744 336.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1980 0.000128 512 250 200 143360 5.27194 3.39744 16.7846 103.365 128.947 129.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1540 3.2e-05 1024 190 950 573440 47.6792 26.8903 461.877 838.232 1374.84 1374.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 880 0.001024 4096 210 4300 14400 2.71818 147.514 124.504 274.782 274.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1290 3.2e-05 512 630 300 327680 49.7374 13.127 45.8417 412.382 521.335 521.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 730 0.001024 512 110 700 13600 0.391008 0.4368 4.60358 12.7618 18.2723 18.3482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 790 0.000256 1024 140 1450 57600 5.916 3.47843 71.4368 103.803 184.767 184.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1350 0.000256 4096 160 600 71600 13.9798 97.0958 418.781 529.901 529.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 750 6.4e-05 2048 170 1700 217600 56.9561 27.9335 719.133 825.82 1630 1630.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1700 0.000128 1024 250 800 142400 8.96803 6.83082 99.7435 217.428 333.073 333.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1980 0.000128 512 250 200 140800 5.32813 3.3976 15.8306 103.502 128.189 128.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1540 3.2e-05 1024 190 950 569600 47.5198 26.785 439.009 833.866 1347.34 1347.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 880 0.001024 4096 210 4300 14000 2.67059 138.753 121.405 262.872 262.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1290 3.2e-05 512 630 300 358400 46.8452 13.1435 47.8588 412.772 520.864 521.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 730 0.001024 512 110 720 14848 0.399168 0.450528 7.54458 13.2219 21.6969 21.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 790 0.000256 1024 140 1440 57856 5.99635 3.51658 100.98 105.015 215.639 215.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1350 0.000256 4096 160 600 72096 13.9924 279.683 419.41 713.128 713.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 750 6.4e-05 2048 170 1680 227328 56.7557 28.315 1153.61 838.472 2077.32 2077.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1700 0.000128 1024 250 840 144000 8.99341 6.82883 160.84 219.977 396.74 396.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1980 0.000128 512 250 240 146176 5.32333 3.40992 38.8829 104.961 152.721 152.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1540 3.2e-05 1024 190 960 580096 47.0734 26.8763 694.531 838.479 1607.13 1607.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 880 0.001024 4096 210 4320 14720 2.72765 223.746 125.137 351.653 351.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1290 3.2e-05 512 630 300 372736 46.7148 13.3241 120.59 417.969 598.837 599.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 730 0.001024 512 110 720 14848 0.397792 0.453376 5.32893 13.2441 19.5073 19.5845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 790 0.000256 1024 140 1440 57344 6.00826 3.50726 71.6754 104.777 186.101 186.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1350 0.000256 4096 160 600 72064 13.9978 278.861 419.414 712.318 712.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 750 6.4e-05 2048 170 1680 227328 56.7857 28.311 757.782 838.567 1681.61 1681.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1700 0.000128 1024 250 840 143872 8.99974 6.83213 106.006 220.836 342.776 342.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1980 0.000128 512 250 240 145920 5.3353 3.41216 34.2905 104.982 148.169 148.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1540 3.2e-05 1024 190 960 579584 47.1561 26.8871 455.904 838.483 1368.59 1368.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 880 0.001024 4096 210 4320 14656 2.7136 146.338 123.635 272.73 272.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1290 3.2e-05 512 630 300 368640 47.1373 13.3324 115.99 418.513 595.219 595.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 730 0.001024 512 110 720 14784 0.399584 0.45056 4.6184 13.2114 18.7623 18.8422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 790 0.000256 1024 140 1440 56832 5.99379 3.50282 61.6512 104.327 175.605 175.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1350 0.000256 4096 160 600 72000 13.9872 278.039 418.901 710.968 711.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 750 6.4e-05 2048 170 1680 225792 56.886 28.287 611.243 836.667 1533.25 1533.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1700 0.000128 1024 250 840 143616 8.98211 6.83197 86.422 220.198 322.535 322.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1980 0.000128 512 250 240 145920 5.3289 3.40842 33.0362 104.748 146.669 146.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1540 3.2e-05 1024 190 960 579072 47.0744 26.8675 468.029 836.439 1378.57 1378.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 880 0.001024 4096 210 4320 14592 2.71821 117.954 123.476 244.192 244.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1290 3.2e-05 512 630 300 356352 47.1383 13.1322 111.089 412.179 583.782 583.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 730 0.001024 512 110 720 14592 0.39856 0.448704 4.15005 13.1017 18.1832 18.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 790 0.000256 1024 140 1440 57344 6.01488 3.51453 55.037 104.715 169.412 169.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1350 0.000256 4096 160 600 71936 13.9819 277.612 418.795 710.435 710.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 750 6.4e-05 2048 170 1680 225280 56.8623 28.2501 527.55 835.294 1448.12 1448.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1700 0.000128 1024 250 840 143360 8.96758 6.83104 74.6037 218.696 309.197 309.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1980 0.000128 512 250 240 145408 5.33667 3.40749 39.1429 104.594 152.631 152.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1540 3.2e-05 1024 190 960 579584 47.2333 26.8863 426.193 837.861 1338.33 1338.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 880 0.001024 4096 210 4320 14592 2.72339 102.211 125.101 230.08 230.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1290 3.2e-05 512 630 300 360448 48.0056 13.3231 113.603 417.991 593.171 593.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 730 0.001024 512 110 720 14800 0.397312 0.455264 9.7665 13.2045 23.9081 23.9862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 790 0.000256 1024 140 1440 57920 6.0121 3.52934 132.702 104.94 247.314 247.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1350 0.000256 4096 160 600 72080 13.9873 396.88 419.023 829.934 829.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 750 6.4e-05 2048 170 1680 227200 56.9635 28.4836 1595.58 837.785 2518.98 2519.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1700 0.000128 1024 250 840 144000 9.01811 6.84307 226.024 219.567 461.557 461.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1980 0.000128 512 250 240 145920 5.34531 3.41699 56.7058 104.88 170.477 170.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1540 3.2e-05 1024 190 960 579840 47.2524 26.9496 970.552 837.735 1882.66 1882.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 880 0.001024 4096 210 4320 14680 2.72112 305.524 123.553 431.843 431.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1290 3.2e-05 512 630 300 373760 46.8056 13.3843 102.655 418.994 582.075 582.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 730 0.001024 512 110 720 14720 0.396768 0.450432 6.8295 13.1727 20.9312 21.0096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 790 0.000256 1024 140 1440 56960 5.97472 3.50029 89.4843 104.108 203.198 203.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1350 0.000256 4096 160 600 72000 13.9863 396.763 418.702 829.498 829.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 750 6.4e-05 2048 170 1680 226560 56.9466 28.3179 991.945 837.698 1915.07 1915.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1700 0.000128 1024 250 840 144000 8.99178 6.83958 140.085 219.558 375.577 375.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1980 0.000128 512 250 240 145920 5.34186 3.41811 49.7023 104.879 163.49 163.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1540 3.2e-05 1024 190 960 579840 47.1709 26.923 600.895 837.735 1512.88 1513.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 880 0.001024 4096 210 4320 14640 2.72342 191.462 124.574 318.81 318.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1290 3.2e-05 512 630 300 368640 47.1985 13.3718 81.7017 418.91 561.422 561.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 730 0.001024 512 110 720 14400 0.39776 0.451264 5.8409 13.0964 19.8672 19.9455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 790 0.000256 1024 140 1440 57600 6.00925 3.52019 76.4074 104.624 190.688 190.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1350 0.000256 4096 160 600 72000 13.9943 395.025 419.034 828.099 828.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 750 6.4e-05 2048 170 1680 224640 57.1192 28.3374 802.296 834.583 1722.5 1722.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1700 0.000128 1024 250 840 143520 9.02022 6.84032 114.275 219.029 349.265 349.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1980 0.000128 512 250 240 144960 5.34355 3.42016 46.9276 104.502 160.336 160.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1540 3.2e-05 1024 190 960 577920 47.4651 26.9291 489.314 837.002 1400.87 1401.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 880 0.001024 4096 210 4320 14520 2.70947 154.956 124.088 281.795 281.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1290 3.2e-05 512 630 300 353280 47.4232 13.1616 67.0303 412.185 540.05 540.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 730 0.001024 512 110 720 14400 0.397312 0.448032 5.22029 13.1349 19.2838 19.3599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 790 0.000256 1024 140 1440 56320 5.93392 3.4688 68.6843 103.479 181.697 181.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1350 0.000256 4096 160 600 71840 13.9834 395.095 418.78 827.902 827.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 750 6.4e-05 2048 170 1680 225280 56.9802 28.3417 682.144 839.187 1606.81 1606.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1700 0.000128 1024 250 840 143360 8.94205 6.83126 96.5091 219.067 331.45 331.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1980 0.000128 512 250 240 144640 5.29773 3.41229 43.5342 104.198 156.586 156.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1540 3.2e-05 1024 190 960 578560 47.2544 26.8841 415.556 838.677 1328.53 1328.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 880 0.001024 4096 210 4320 14560 2.72086 131.529 123.646 257.938 257.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1290 3.2e-05 512 630 300 348160 47.8719 13.1302 144.668 412.597 618.506 618.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 730 0.001024 512 110 720 14784 0.394144 0.449248 8.8537 13.1907 22.9693 23.0443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 790 0.000256 1024 140 1440 57600 6.00474 3.51658 123.333 104.876 237.859 237.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1350 0.000256 4096 160 600 72048 13.9898 190.438 419.301 623.773 623.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 750 6.4e-05 2048 170 1680 226560 56.8902 28.4068 1458.64 837.255 2381.35 2381.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1700 0.000128 1024 250 840 143808 9.00154 6.84166 207.089 220.551 443.584 443.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1980 0.000128 512 250 240 145920 5.3304 3.41725 35.1568 104.812 148.842 148.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1540 3.2e-05 1024 190 960 579840 47.1251 26.9104 892.398 838.202 1804.8 1804.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 880 0.001024 4096 210 4320 14688 2.72397 278.716 125.762 407.247 407.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1290 3.2e-05 512 630 300 368640 46.6288 13.2936 92.483 416.651 569.303 569.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 730 0.001024 512 110 720 14784 0.397408 0.450944 6.00038 13.2165 20.1457 20.2259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 790 0.000256 1024 140 1440 56832 5.99405 3.50192 80.954 104.345 194.925 195.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1350 0.000256 4096 160 600 72000 13.9842 121.462 418.957 554.448 554.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 750 6.4e-05 2048 170 1680 225792 56.8781 28.2846 914.736 836.717 1836.78 1836.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1700 0.000128 1024 250 840 143616 8.98182 6.83366 129.815 219.351 365.085 365.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1980 0.000128 512 250 240 145920 5.32198 3.41232 23.5334 104.758 137.156 137.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1540 3.2e-05 1024 190 960 579072 47.0138 26.866 560.473 836.626 1471.14 1471.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 880 0.001024 4096 210 4320 14592 2.71571 176.471 123.44 302.67 302.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1290 3.2e-05 512 630 300 356352 46.9471 13.1314 59.8919 412.232 532.451 532.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 730 0.001024 512 110 720 14688 0.395264 0.448608 5.55494 13.1813 19.6639 19.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 790 0.000256 1024 140 1440 56448 5.97021 3.48592 67.4698 103.945 181.002 181.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1350 0.000256 4096 160 600 71856 13.9792 341.255 418.385 773.662 773.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 750 6.4e-05 2048 170 1680 225792 56.8127 28.2706 752.28 834.648 1672.17 1672.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1700 0.000128 1024 250 840 143424 9.0024 6.84371 106.49 219.196 341.63 341.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1980 0.000128 512 250 240 145152 5.3337 3.41312 42.1333 104.521 155.525 155.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1540 3.2e-05 1024 190 960 578304 47.3455 26.9189 457.08 837.517 1369.02 1369.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 880 0.001024 4096 210 4320 14544 2.71155 144.412 123.306 270.472 270.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1290 3.2e-05 512 630 300 350208 46.8244 13.0521 48.4092 408.08 516.607 516.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 730 0.001024 512 110 720 14592 0.397312 0.448192 5.10928 13.1541 19.1929 19.2696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 790 0.000256 1024 140 1440 55296 5.99405 3.47101 65.3686 103.525 178.485 178.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1350 0.000256 4096 160 600 71808 13.9862 340.507 418.779 773.314 773.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 750 6.4e-05 2048 170 1680 224256 56.8202 28.21 676.142 833.586 1594.92 1595.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1700 0.000128 1024 250 840 143616 8.99603 6.8265 95.5568 220.076 331.555 331.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1980 0.000128 512 250 240 144384 5.32544 3.40694 39.4257 104.393 152.696 152.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1540 3.2e-05 1024 190 960 577536 47.3056 26.8676 410.836 837.384 1322.56 1322.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 880 0.001024 4096 210 4320 14400 2.70131 129.761 122.853 255.363 255.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1290 3.2e-05 512 630 300 344064 48.2528 13.1256 55.8333 412.627 530.083 530.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 730 0.001024 512 110 720 14400 0.397312 0.450144 4.58832 13.1907 18.709 18.7888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 790 0.000256 1024 140 1440 55680 5.98381 3.47418 60.0199 103.586 173.195 173.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1350 0.000256 4096 160 600 71760 13.9899 340.407 418.774 773.214 773.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 750 6.4e-05 2048 170 1680 222720 57.2253 28.297 580.993 835.758 1502.44 1502.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1700 0.000128 1024 250 840 143040 8.99034 6.8424 83.2159 217.75 316.899 316.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1980 0.000128 512 250 240 144000 5.3704 3.41402 40.2945 104.681 153.904 154.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1540 3.2e-05 1024 190 960 576000 47.2326 26.847 356.307 835.362 1265.9 1266.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 880 0.001024 4096 210 4320 14400 2.7055 109.728 122.911 235.391 235.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1290 3.2e-05 512 630 300 337920 48.9593 13.1523 51.162 412.65 526.176 526.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 730 0.001024 512 110 720 14784 0.397312 0.452288 8.31853 13.1681 22.4169 22.4939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 790 0.000256 1024 140 1440 57792 6.00752 3.52771 117.049 104.769 231.485 231.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1350 0.000256 4096 160 600 72072 13.9929 184.213 418.976 617.225 617.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 750 6.4e-05 2048 170 1680 226688 57.0382 28.3268 1394.48 836.299 2316.31 2316.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1700 0.000128 1024 250 840 143808 9.02381 6.83597 196.855 219.296 432.111 432.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1980 0.000128 512 250 240 145600 5.34509 3.42016 34.4153 104.697 148.007 148.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1540 3.2e-05 1024 190 960 579712 47.3039 26.9487 846.745 837.697 1758.85 1758.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 880 0.001024 4096 210 4320 14672 2.7287 270.628 117.682 391.083 391.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1290 3.2e-05 512 630 300 372736 46.7929 13.3732 92.318 418.338 571.072 571.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 730 0.001024 512 110 720 14560 0.3968 0.447904 5.48605 13.1323 19.5436 19.6239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 790 0.000256 1024 140 1440 57344 6.03629 3.52051 78.0805 104.859 192.623 192.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1350 0.000256 4096 160 600 72016 14.0034 117.993 419.063 551.104 551.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 750 6.4e-05 2048 170 1680 225792 56.9988 28.3214 885.063 836.604 1807.16 1807.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1700 0.000128 1024 250 840 143360 9.00323 6.84032 125.035 218.318 359.298 359.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1980 0.000128 512 250 240 145152 5.34595 3.41648 22.2585 104.754 135.907 136.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1540 3.2e-05 1024 190 960 578816 47.1766 26.898 537.682 836.461 1448.38 1448.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 880 0.001024 4096 210 4320 14560 2.70912 170.538 124.234 297.524 297.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1290 3.2e-05 512 630 300 358400 47.0585 13.1912 57.2972 413.543 531.338 531.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 730 0.001024 512 110 720 14448 0.398656 0.452128 4.9305 13.1087 18.9748 19.0533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 790 0.000256 1024 140 1440 57792 6.03347 3.53091 68.4414 105.019 183.158 183.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1350 0.000256 4096 160 600 71904 13.9858 99.3366 419.066 532.434 532.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 750 6.4e-05 2048 170 1680 225792 57.1566 28.3873 741.589 837.381 1664.68 1664.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1700 0.000128 1024 250 840 143136 9.02554 7.02259 104.901 218.335 339.386 339.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1980 0.000128 512 250 240 145152 5.36086 3.41798 19.1642 104.868 132.94 133.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1540 3.2e-05 1024 190 960 577920 47.4051 26.927 451.675 837.126 1363.29 1363.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 880 0.001024 4096 210 4320 14448 2.7048 142.175 124.005 268.928 268.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1290 3.2e-05 512 630 300 365568 47.4784 13.3856 49.2452 418.771 529.128 529.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 730 0.001024 512 110 720 14336 0.397312 0.45056 4.14086 13.2129 18.2826 18.3615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 790 0.000256 1024 140 1440 55552 6.016 3.47946 59.9552 103.811 173.391 173.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1350 0.000256 4096 160 600 71904 13.9982 88.2744 419.058 521.374 521.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 750 6.4e-05 2048 170 1680 225792 56.9068 28.3095 650.2 836.895 1572.47 1572.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1700 0.000128 1024 250 840 143360 8.98963 6.83379 92.0436 219.351 327.322 327.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1980 0.000128 512 250 240 145152 5.34688 3.41197 37.1769 104.828 150.89 151.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1540 3.2e-05 1024 190 960 577024 47.3499 26.8739 395.386 836.599 1306.37 1306.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 880 0.001024 4096 210 4320 14336 2.69926 120.53 122.584 245.857 245.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1290 3.2e-05 512 630 300 344064 46.6125 13.0381 41.3427 404.018 505.256 505.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 730 0.001024 512 110 720 14000 0.39936 0.446624 4.20618 13.109 18.2441 18.3229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 790 0.000256 1024 140 1440 56000 5.93046 3.45181 54.6165 102.763 166.89 167.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1350 0.000256 4096 160 600 71680 13.973 312.794 418.468 745.279 745.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 750 6.4e-05 2048 170 1680 224000 56.7614 28.166 573.551 830.515 1489.15 1489.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1700 0.000128 1024 250 840 143360 9.02784 6.89696 81.7526 219.491 317.266 317.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1980 0.000128 512 250 240 143360 5.33766 3.40992 36.888 104.045 149.809 149.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1540 3.2e-05 1024 190 960 577920 47.1585 27.7125 351.05 836.088 1262.17 1262.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 880 0.001024 4096 210 4320 14280 2.69946 106.873 123.771 233.386 233.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1290 3.2e-05 512 630 300 358400 46.296 13.0756 38.8503 409.165 507.628 507.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 730 0.001024 512 110 720 14848 0.400544 0.455136 8.35709 13.2428 22.5373 22.6144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 790 0.000256 1024 140 1440 57344 6.00656 3.51219 112.238 104.72 226.607 226.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1350 0.000256 4096 160 600 72064 13.996 174.031 419.424 607.494 607.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 750 6.4e-05 2048 170 1680 227328 56.7955 28.2852 1310.76 838.577 2234.58 2234.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1700 0.000128 1024 250 840 143872 8.99069 6.83219 186.992 219.769 422.688 422.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1980 0.000128 512 250 240 145920 5.33098 3.41811 33.29 104.982 147.15 147.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1540 3.2e-05 1024 190 960 579584 47.1671 26.8816 801.294 838.481 1713.99 1714.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 880 0.001024 4096 210 4320 14656 2.71645 242.381 123.645 368.789 368.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1290 3.2e-05 512 630 300 368640 46.9428 13.333 87.5475 417.988 566.063 566.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 730 0.001024 512 110 720 14592 0.398016 0.447296 5.78944 13.1008 19.8219 19.9009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 790 0.000256 1024 140 1440 57344 6.0105 3.51152 78.5217 104.714 192.891 193.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1350 0.000256 4096 160 600 71936 13.9772 119.292 418.723 552.037 552.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 750 6.4e-05 2048 170 1680 225280 56.8908 28.2889 880.995 835.289 1801.63 1801.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1700 0.000128 1024 250 840 143360 8.96819 6.83222 125.917 218.89 360.717 360.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1980 0.000128 512 250 240 145408 5.33546 3.40755 22.6146 104.596 136.086 136.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1540 3.2e-05 1024 190 960 579584 47.1609 26.8812 541.136 837.849 1453.19 1453.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 880 0.001024 4096 210 4320 14592 2.71939 162.564 110.986 276.314 276.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1290 3.2e-05 512 630 300 360448 47.8415 13.3299 57.9502 417.742 537.113 537.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 730 0.001024 512 110 720 14592 0.397728 0.451072 5.07267 13.1579 19.1618 19.2402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 790 0.000256 1024 140 1440 55296 5.99795 3.47136 67.8326 103.524 180.961 181.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1350 0.000256 4096 160 600 71808 13.9816 99.9916 418.776 532.793 532.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 750 6.4e-05 2048 170 1680 224256 56.833 28.1594 728.469 833.517 1647.15 1647.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1700 0.000128 1024 250 840 143616 8.99072 6.82912 104.823 217.958 338.702 338.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1980 0.000128 512 250 240 144384 5.32451 3.40976 18.593 104.392 131.847 131.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1540 3.2e-05 1024 190 960 577536 47.3094 26.8585 448.193 837.373 1359.9 1360.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 880 0.001024 4096 210 4320 14400 2.70253 133.24 122.851 258.839 258.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1290 3.2e-05 512 630 300 344064 48.2563 13.1318 46.2401 412.632 520.504 520.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 730 0.001024 512 110 720 14336 0.398048 0.44528 4.22726 13.0312 18.185 18.2539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 790 0.000256 1024 140 1440 57344 6.02493 3.512 63.8515 104.987 178.505 178.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1350 0.000256 4096 160 600 71680 13.9795 93.782 418.441 526.248 526.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 750 6.4e-05 2048 170 1680 225280 56.8573 28.2635 668.109 836.433 1589.83 1589.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1700 0.000128 1024 250 840 143360 8.97392 6.83258 96.7269 219.06 331.693 331.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1980 0.000128 512 250 240 145408 5.32534 3.41402 17.4605 104.78 131.105 131.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1540 3.2e-05 1024 190 960 577536 47.0638 26.8225 413.106 836.088 1323.24 1323.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 880 0.001024 4096 210 4320 14336 2.69747 117.783 122.735 243.259 243.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1290 3.2e-05 512 630 300 360448 47.8112 13.3247 44.455 418.174 524.009 524.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 730 0.001024 512 110 720 14080 0.400896 0.45056 3.9967 13.2469 18.1794 18.2565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 790 0.000256 1024 140 1440 56320 5.96038 3.47059 58.7253 103.694 171.985 172.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1350 0.000256 4096 160 600 71680 13.9776 84.1787 418.847 517.047 517.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 750 6.4e-05 2048 170 1680 220160 56.6143 27.9163 598.724 825.607 1509.03 1509.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1700 0.000128 1024 250 840 142080 8.95578 6.81984 88.2577 216.856 320.99 321.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1980 0.000128 512 250 240 143360 5.26736 3.39558 15.6551 103.453 127.897 128.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1540 3.2e-05 1024 190 960 578560 47.29 26.8882 377.597 838.911 1290.85 1290.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 880 0.001024 4096 210 4320 14400 2.71642 105.788 123.652 232.201 232.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1290 3.2e-05 512 630 300 327680 49.702 13.1303 37.5286 413.17 513.778 513.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 730 0.001024 512 110 704 14720 0.397856 0.451744 7.196 13.2231 21.3508 21.4282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 790 0.000256 1024 140 1472 59392 5.91514 3.52218 99.9503 105.027 214.546 214.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1350 0.000256 4096 160 640 71680 13.955 289.632 419.369 723 723.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 750 6.4e-05 2048 170 1664 226304 56.8658 28.3439 1136.1 838.566 2060.05 2060.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1700 0.000128 1024 250 832 144256 8.96781 6.8344 155.969 220.644 392.516 392.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1980 0.000128 512 250 256 146176 5.32512 3.41242 37.9476 104.976 151.81 151.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1540 3.2e-05 1024 190 960 578048 47.3401 26.8841 693.295 838.509 1606.19 1606.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 880 0.001024 4096 210 4288 14752 2.72589 219.343 124.113 346.227 346.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1290 3.2e-05 512 630 320 380928 45.9806 13.3316 128.38 418.009 605.944 606.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 730 0.001024 512 110 704 14720 0.399584 0.452768 5.12646 13.2314 19.2932 19.3711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 790 0.000256 1024 140 1472 58880 5.92419 3.51011 70.6592 104.631 184.857 184.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1350 0.000256 4096 160 640 71616 13.9571 288.73 418.811 721.544 721.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 750 6.4e-05 2048 170 1664 226304 56.8811 28.3004 731.124 837.875 1654.35 1654.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1700 0.000128 1024 250 832 144128 8.99562 6.83011 100.429 220.204 336.558 336.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1980 0.000128 512 250 256 145920 5.34547 3.41197 34.3279 104.9 148.131 148.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1540 3.2e-05 1024 190 960 577536 47.3423 26.892 446.171 837.864 1358.43 1358.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 880 0.001024 4096 210 4288 14720 2.71798 140.713 123.711 267.185 267.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1290 3.2e-05 512 630 320 376832 46.4664 13.3277 123.244 417.647 600.933 601.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 730 0.001024 512 110 704 14592 0.39936 0.450944 4.39168 13.2262 18.5519 18.6327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 790 0.000256 1024 140 1472 58368 5.92042 3.50618 61.1629 104.426 175.149 175.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1350 0.000256 4096 160 640 71616 13.9599 289.395 419.374 722.773 722.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 750 6.4e-05 2048 170 1664 225792 56.8798 28.2975 601.832 837.368 1524.55 1524.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1700 0.000128 1024 250 832 144000 8.9784 6.82931 83.5914 218.904 318.406 318.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1980 0.000128 512 250 256 145920 5.33744 3.4089 33.2053 104.844 146.944 147.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1540 3.2e-05 1024 190 960 576000 47.4388 26.8676 466.499 837.225 1378.19 1378.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 880 0.001024 4096 210 4288 14688 2.72179 116.118 123.909 242.793 242.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1290 3.2e-05 512 630 320 368640 46.0739 13.1318 119.833 412.562 591.848 592.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 730 0.001024 512 110 704 14336 0.397312 0.44848 4.0039 13.1002 18.0329 18.1123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 790 0.000256 1024 140 1472 58368 5.95686 3.51392 54.6236 104.707 168.93 169.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1350 0.000256 4096 160 640 71552 13.9514 288.108 418.767 720.873 720.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 750 6.4e-05 2048 170 1664 225280 56.861 28.272 518.973 835.225 1439.49 1439.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1700 0.000128 1024 250 832 143360 8.97002 6.82662 71.8005 219.296 306.993 307.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1980 0.000128 512 250 256 145408 5.32758 3.40992 36.7465 104.588 150.213 150.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1540 3.2e-05 1024 190 960 577536 47.4383 26.9128 426.544 837.801 1338.86 1339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 880 0.001024 4096 210 4288 14592 2.71974 99.8749 124.709 227.345 227.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1290 3.2e-05 512 630 320 376832 46.4695 13.3284 122.994 417.662 600.701 600.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 730 0.001024 512 110 704 14720 0.399168 0.4528 9.30448 13.2025 23.4414 23.5204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 790 0.000256 1024 140 1472 59520 5.94333 3.53078 132.008 104.914 246.528 246.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1350 0.000256 4096 160 640 71680 13.9734 390.24 418.904 823.164 823.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 750 6.4e-05 2048 170 1664 225920 57.1687 28.387 1532.61 837.59 2455.92 2456.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1700 0.000128 1024 250 832 144320 9.01002 6.85718 212.333 220.125 448.426 448.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1980 0.000128 512 250 256 146240 5.34669 3.42291 55.1503 104.853 168.901 169.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1540 3.2e-05 1024 190 960 577920 47.4713 26.9456 939.62 838.097 1852.3 1852.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 880 0.001024 4096 210 4288 14720 2.71446 294.293 124.603 421.655 421.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1290 3.2e-05 512 630 320 384000 45.7202 13.3836 107.858 418.902 586.103 586.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 730 0.001024 512 110 704 14560 0.398592 0.452608 6.49114 13.1763 20.6012 20.6766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 790 0.000256 1024 140 1472 58880 5.89117 3.49232 87.9056 104.131 201.547 201.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1350 0.000256 4096 160 640 71600 13.9506 398.417 418.801 831.213 831.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 750 6.4e-05 2048 170 1664 225280 57.0725 28.3935 934.128 837.893 1857.65 1857.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1700 0.000128 1024 250 832 144320 8.9968 6.83827 130.228 219.223 365.388 365.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1980 0.000128 512 250 256 145920 5.34138 3.42086 48.9382 104.901 162.751 162.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1540 3.2e-05 1024 190 960 577280 47.3802 26.9251 575.581 838.079 1488.12 1488.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 880 0.001024 4096 210 4288 14640 2.7136 179.442 122.316 304.522 304.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1290 3.2e-05 512 630 320 378880 46.2549 13.3709 85.4125 419.021 564.308 564.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 730 0.001024 512 110 704 14400 0.39936 0.44688 5.49894 13.0947 19.5255 19.6031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 790 0.000256 1024 140 1472 58560 5.96851 3.52294 74.5606 104.623 188.807 188.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1350 0.000256 4096 160 640 71520 13.9592 389.092 418.595 821.692 821.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 750 6.4e-05 2048 170 1664 224640 57.1365 28.3809 770.753 834.601 1691.04 1691.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1700 0.000128 1024 250 832 144000 9.01632 6.84646 106.96 219.687 342.61 342.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1980 0.000128 512 250 256 144960 5.34995 3.41786 46.0486 104.51 159.475 159.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1540 3.2e-05 1024 190 960 576000 47.5914 26.9411 472.86 836.998 1384.55 1384.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 880 0.001024 4096 210 4288 14640 2.71901 149.14 123.468 275.373 275.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1290 3.2e-05 512 630 320 368640 45.9383 13.1589 70.5536 412.186 542.078 542.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 730 0.001024 512 110 704 14400 0.396352 0.451808 5.08883 13.1222 19.1406 19.2191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 790 0.000256 1024 140 1472 57600 5.87782 3.46522 67.3823 103.376 180.234 180.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1350 0.000256 4096 160 640 71520 13.9595 398.281 418.751 831.04 831.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 750 6.4e-05 2048 170 1664 225280 56.9734 28.4888 663.242 838.126 1587 1587.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1700 0.000128 1024 250 832 143360 8.93434 6.85261 91.964 218.444 326.299 326.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1980 0.000128 512 250 256 144640 5.30509 3.40637 43.4666 104.09 156.421 156.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1540 3.2e-05 1024 190 960 576000 47.4211 26.8846 406.01 837.789 1318.27 1318.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 880 0.001024 4096 210 4288 14560 2.71533 126.7 124.414 253.874 253.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1290 3.2e-05 512 630 320 368640 45.8562 13.1222 157.414 413.065 629.701 629.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 730 0.001024 512 110 704 14400 0.39936 0.449152 4.7112 13.1599 18.8045 18.8812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 790 0.000256 1024 140 1472 57600 5.90883 3.4769 61.7791 103.539 174.833 174.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1350 0.000256 4096 160 640 71400 13.9389 397.223 418.768 829.973 830.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 750 6.4e-05 2048 170 1664 224000 57.0608 28.3155 602.618 833.871 1522.03 1522.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1700 0.000128 1024 250 832 144000 9.01984 6.84563 84.2357 220.857 321.058 321.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1980 0.000128 512 250 256 144000 5.35507 3.41814 45.7184 104.439 159.077 159.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1540 3.2e-05 1024 190 960 576000 47.5988 26.9476 370.789 837.889 1283.39 1283.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 880 0.001024 4096 210 4288 14400 2.69898 114.946 122.754 240.441 240.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1290 3.2e-05 512 630 320 358400 46.8837 13.1567 162.807 412.636 635.727 635.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 730 0.001024 512 110 704 14688 0.394528 0.452096 8.40294 13.1783 22.5123 22.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 790 0.000256 1024 140 1472 59136 5.9281 3.5169 122.333 104.792 236.703 236.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1350 0.000256 4096 160 640 71664 13.9612 196.043 419.042 629.088 629.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 750 6.4e-05 2048 170 1664 225792 56.996 28.3339 1411.66 836.628 2333.78 2333.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1700 0.000128 1024 250 832 144192 8.98253 6.84442 196.535 221.04 433.501 433.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1980 0.000128 512 250 256 145920 5.32774 3.4175 33.9802 104.733 147.588 147.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1540 3.2e-05 1024 190 960 577536 47.3903 26.9128 871.084 837.546 1783.09 1783.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 880 0.001024 4096 210 4288 14736 2.71974 269.927 123.653 396.345 396.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1290 3.2e-05 512 630 320 380928 45.4242 13.2977 98.2278 416.315 573.51 573.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 730 0.001024 512 110 704 14592 0.39744 0.45056 5.61411 13.2134 19.7592 19.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 790 0.000256 1024 140 1472 58368 5.92442 3.49978 78.5987 104.33 192.485 192.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1350 0.000256 4096 160 640 71616 13.9533 123.326 418.98 556.303 556.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 750 6.4e-05 2048 170 1664 225792 56.8969 28.3689 883.401 836.596 1805.42 1805.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1700 0.000128 1024 250 832 144000 8.95997 6.83827 123.157 219.751 358.806 358.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1980 0.000128 512 250 256 145920 5.31674 3.41011 22.6057 104.746 136.209 136.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1540 3.2e-05 1024 190 960 576000 47.3252 26.8636 545.304 836.454 1456.11 1456.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 880 0.001024 4096 210 4288 14688 2.72019 168.806 125.645 297.216 297.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1290 3.2e-05 512 630 320 368640 45.7927 13.1211 63.7063 412.166 535.031 535.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 730 0.001024 512 110 704 14400 0.397312 0.454656 5.32557 13.1795 19.4362 19.5154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 790 0.000256 1024 140 1472 57600 5.92477 3.4857 67.1871 103.894 180.619 180.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1350 0.000256 4096 160 640 71568 13.9612 344.901 419.043 777.949 778.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 750 6.4e-05 2048 170 1664 223488 57.0361 28.4405 719.302 834.791 1639.73 1639.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1700 0.000128 1024 250 832 144000 9.00381 6.83971 100.938 219.868 336.75 336.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1980 0.000128 512 250 256 145152 5.33549 3.40992 41.7617 104.542 155.179 155.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1540 3.2e-05 1024 190 960 576000 47.5053 26.9142 444.511 837.679 1356.77 1356.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 880 0.001024 4096 210 4288 14544 2.7095 138.169 124.19 265.112 265.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1290 3.2e-05 512 630 320 368640 45.0662 13.0499 52.4149 408.142 518.92 519.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 730 0.001024 512 110 704 14208 0.399232 0.448608 4.74378 13.1444 18.8177 18.8969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 790 0.000256 1024 140 1472 56832 5.91501 3.46589 60.393 103.426 173.33 173.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1350 0.000256 4096 160 640 71424 13.9571 344.018 418.464 776.483 776.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 750 6.4e-05 2048 170 1664 224256 56.8047 28.1806 643.274 832.723 1561.14 1561.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1700 0.000128 1024 250 832 143616 8.98582 6.82995 88.8833 219.416 324.216 324.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1980 0.000128 512 250 256 144384 5.3367 3.40787 39.11 104.289 152.272 152.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1540 3.2e-05 1024 190 960 574464 47.5596 26.8922 392.694 836.575 1303.88 1304.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 880 0.001024 4096 210 4288 14592 2.71792 123.449 123.598 249.807 249.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1290 3.2e-05 512 630 320 368640 45.8789 13.1232 60.9268 412.245 532.414 532.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 730 0.001024 512 110 704 14400 0.398496 0.45056 4.31491 13.1857 18.4303 18.5113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 790 0.000256 1024 140 1472 57600 5.896 3.47546 58.8648 103.579 171.949 172.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1350 0.000256 4096 160 640 71280 13.9482 343.435 418.298 775.73 775.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 750 6.4e-05 2048 170 1664 222720 57.179 28.3754 559.65 835.608 1480.98 1481.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1700 0.000128 1024 250 832 143040 8.97107 6.84096 78.1022 219.383 313.399 313.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1980 0.000128 512 250 256 144000 5.37117 3.41648 40.12 104.674 153.73 153.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1540 3.2e-05 1024 190 960 572160 47.6037 26.8394 345.344 835.416 1255.37 1255.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 880 0.001024 4096 210 4288 14400 2.70336 105.794 123.777 232.321 232.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1290 3.2e-05 512 630 320 368640 45.9081 13.1427 57.061 412.622 528.982 529.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 730 0.001024 512 110 704 14672 0.397312 0.451424 7.9209 13.1732 22.0243 22.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 790 0.000256 1024 140 1472 59136 5.95037 3.52531 115.435 104.803 229.844 229.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1350 0.000256 4096 160 640 71680 13.9696 186.253 419.161 619.429 619.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 750 6.4e-05 2048 170 1664 225792 57.1626 28.4774 1327.98 836.59 2250.37 2250.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1700 0.000128 1024 250 832 144256 9.01043 6.84602 183.397 220.023 419.381 419.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1980 0.000128 512 250 256 146048 5.34301 3.41818 32.7706 104.733 146.391 146.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1540 3.2e-05 1024 190 960 577920 47.4913 26.9517 812.463 838.27 1725.34 1725.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 880 0.001024 4096 210 4288 14728 2.71958 256.536 124.695 383.995 384.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1290 3.2e-05 512 630 320 379904 46.055 13.3755 95.1382 418.378 573.188 573.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 730 0.001024 512 110 704 14560 0.395264 0.448896 5.34726 13.1321 19.4071 19.4826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 790 0.000256 1024 140 1472 59136 5.94109 3.5151 78.0154 104.862 192.464 192.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1350 0.000256 4096 160 640 71568 13.9576 119.513 418.802 552.318 552.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 750 6.4e-05 2048 170 1664 225792 56.9797 28.3215 841.675 836.676 1763.82 1763.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1700 0.000128 1024 250 832 143808 8.98928 6.83974 116.362 220.836 353.129 353.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1980 0.000128 512 250 256 146048 5.32909 3.41197 21.3493 104.755 134.973 135.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1540 3.2e-05 1024 190 960 577024 47.4029 26.9947 515.833 836.463 1426.86 1427.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 880 0.001024 4096 210 4288 14672 2.71974 162.143 124.827 289.733 289.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1290 3.2e-05 512 630 320 372736 45.6894 13.1828 60.7498 413.989 533.857 534.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 730 0.001024 512 110 704 14448 0.39936 0.449568 4.50333 13.1064 18.5435 18.6215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 790 0.000256 1024 140 1472 59136 5.96982 3.52819 67.2682 105.039 181.933 182.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1350 0.000256 4096 160 640 71568 13.9757 100.805 419.509 534.335 534.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 750 6.4e-05 2048 170 1664 225792 57.1251 28.3505 713.236 837.577 1636.45 1636.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1700 0.000128 1024 250 832 143808 9.02413 6.84042 98.843 220.08 334.888 334.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1980 0.000128 512 250 256 145152 5.35846 3.41811 18.0422 104.895 131.841 131.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1540 3.2e-05 1024 190 960 575232 47.5778 26.9252 436.22 837.337 1348.22 1348.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 880 0.001024 4096 210 4288 14616 2.72349 136.278 123.699 262.743 262.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1290 3.2e-05 512 630 320 365568 47.4717 13.3777 49.9412 418.801 529.83 530.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 730 0.001024 512 110 704 14336 0.39696 0.450272 3.91715 13.2239 18.0692 18.1472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 790 0.000256 1024 140 1472 57344 5.92483 3.47933 59.7539 103.917 173.203 173.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1350 0.000256 4096 160 640 71456 13.9597 88.8218 419.228 522.054 522.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 750 6.4e-05 2048 170 1664 225792 56.8796 28.3034 625.402 837.775 1548.52 1548.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1700 0.000128 1024 250 832 143360 8.97846 6.83565 86.5593 220.176 322.646 322.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1980 0.000128 512 250 256 145152 5.3456 3.40784 16.1529 104.935 129.971 130.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1540 3.2e-05 1024 190 960 577024 47.3227 26.8698 385.023 837.468 1296.84 1296.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 880 0.001024 4096 210 4288 14560 2.71872 118.207 123.696 244.664 244.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1290 3.2e-05 512 630 320 344064 46.6412 13.0314 41.9401 404.429 506.28 506.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 730 0.001024 512 110 704 14000 0.39936 0.450016 4.26976 13.1064 18.3073 18.3876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 790 0.000256 1024 140 1472 56000 5.92845 3.45498 52.8592 102.753 165.127 165.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1350 0.000256 4096 160 640 71400 13.9568 307.214 419.07 740.289 740.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 750 6.4e-05 2048 170 1664 219520 57.3159 28.1187 540.918 830.39 1456.91 1457.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1700 0.000128 1024 250 832 143360 9.03165 6.84218 76.7352 217.982 310.692 310.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1980 0.000128 512 250 256 143360 5.34589 3.41206 36.5193 104.035 149.439 149.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1540 3.2e-05 1024 190 960 573440 47.625 26.8946 339.97 836.016 1250.67 1250.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 880 0.001024 4096 210 4288 14280 2.69517 102.364 123.399 228.505 228.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1290 3.2e-05 512 630 320 358400 46.2887 13.0753 39.8151 409.127 508.547 508.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 730 0.001024 512 110 704 14720 0.402528 0.451104 8.09318 13.2335 22.2613 22.3357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 790 0.000256 1024 140 1472 58880 5.92902 3.50822 114.362 104.629 228.559 228.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1350 0.000256 4096 160 640 71616 13.95 183.619 418.801 616.413 616.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 750 6.4e-05 2048 170 1664 226304 56.9052 28.3034 1298.15 837.843 2221.36 2221.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1700 0.000128 1024 250 832 144128 8.99066 7.02483 181.435 220.212 417.765 417.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1980 0.000128 512 250 256 145920 5.33795 3.41107 32.6588 104.892 146.428 146.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1540 3.2e-05 1024 190 960 577536 47.3178 26.8818 802.075 837.755 1714.18 1714.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 880 0.001024 4096 210 4288 14720 2.71974 241.492 123.708 367.963 368.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1290 3.2e-05 512 630 320 376832 46.2265 13.3253 94.2751 418.444 572.515 572.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 730 0.001024 512 110 704 14336 0.397312 0.449536 5.49043 13.1148 19.5347 19.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 790 0.000256 1024 140 1472 58368 5.96294 3.51405 79.0047 104.812 193.426 193.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1350 0.000256 4096 160 640 71552 13.9608 125.102 419.203 558.311 558.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 750 6.4e-05 2048 170 1664 225280 56.8452 28.2623 862.835 836.07 1784.18 1784.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1700 0.000128 1024 250 832 143360 8.96682 6.94733 121.157 217.577 354.749 354.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1980 0.000128 512 250 256 145408 5.32422 3.41126 21.8647 104.873 135.599 135.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1540 3.2e-05 1024 190 960 577536 47.3449 26.8834 534.722 838.657 1447.77 1447.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 880 0.001024 4096 210 4288 14592 2.7217 157.075 124.524 284.364 284.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1290 3.2e-05 512 630 320 376832 46.2393 13.329 63.2303 418.074 541.117 541.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 730 0.001024 512 110 704 14208 0.39936 0.45056 4.67258 13.1405 18.7435 18.8211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 790 0.000256 1024 140 1472 56832 5.91837 3.46912 67.1536 103.4 180.071 180.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1350 0.000256 4096 160 640 71424 13.9548 103.385 418.355 535.739 535.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 750 6.4e-05 2048 170 1664 224256 56.7896 28.4866 711.382 832.521 1629.34 1629.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1700 0.000128 1024 250 832 143616 9.00061 6.9392 100.066 219.37 335.474 335.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1980 0.000128 512 250 256 144384 5.32637 3.40186 18.126 104.266 131.245 131.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1540 3.2e-05 1024 190 960 574464 47.5484 26.882 440.465 836.411 1351.46 1351.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 880 0.001024 4096 210 4288 14592 2.72384 128.813 123.572 255.151 255.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1290 3.2e-05 512 630 320 368640 45.8484 13.1256 51.4662 412.134 522.816 523.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 730 0.001024 512 110 704 13824 0.397312 0.447488 3.99155 13.0272 17.9489 18.0256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 790 0.000256 1024 140 1472 57344 6.02941 3.51277 62.6831 104.985 177.341 177.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1350 0.000256 4096 160 640 71424 13.9557 96.7956 419.207 530.002 530.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 750 6.4e-05 2048 170 1664 225280 56.8774 28.5048 650.837 836.422 1572.81 1572.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1700 0.000128 1024 250 832 143360 8.99232 6.82938 91.9441 219.707 327.57 327.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1980 0.000128 512 250 256 145408 5.3295 3.40992 16.9106 104.78 130.556 130.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1540 3.2e-05 1024 190 960 573440 47.4739 26.8268 403.739 836.079 1314.28 1314.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 880 0.001024 4096 210 4288 14336 2.69722 111.205 122.557 236.499 236.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1290 3.2e-05 512 630 320 360448 47.8326 13.3325 45.8937 418.171 525.469 525.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 730 0.001024 512 110 704 14080 0.400608 0.452608 4.11491 13.246 18.2944 18.3749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 790 0.000256 1024 140 1472 56320 5.96019 3.47382 58.0701 103.683 171.315 171.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1350 0.000256 4096 160 640 71360 13.951 88.0005 419.151 521.144 521.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 750 6.4e-05 2048 170 1664 220160 56.6178 27.9158 588.09 825.504 1498.3 1498.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1700 0.000128 1024 250 832 142080 8.95027 6.8257 83.8775 216.444 316.204 316.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1980 0.000128 512 250 256 143360 5.26941 3.39763 15.3116 103.434 127.54 127.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1540 3.2e-05 1024 190 960 573440 47.6654 26.8902 370.863 838.835 1284.42 1284.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 880 0.001024 4096 210 4288 14400 2.71398 103.926 123.451 230.136 230.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1290 3.2e-05 512 630 320 368640 45.8517 13.1276 43.7094 412.662 515.59 515.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 730 0.001024 512 110 704 13056 0.393056 0.437888 3.63046 12.7683 17.3146 17.3975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 790 0.000256 1024 140 1472 55296 6.02445 3.47251 55.3325 103.762 168.722 168.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1350 0.000256 4096 160 640 71040 13.9387 84.5496 417.738 516.27 516.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 750 6.4e-05 2048 170 1664 221184 56.5111 27.9798 553.722 825.61 1463.99 1464.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1700 0.000128 1024 250 832 142848 8.96061 6.83162 80.6616 217.901 314.457 314.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1980 0.000128 512 250 256 141312 5.32861 3.39034 33.3483 103.469 145.667 145.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1540 3.2e-05 1024 190 960 571392 47.3307 26.7354 349.685 833.315 1257.22 1257.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 880 0.001024 4096 210 4288 14208 2.69904 93.7319 122.298 218.772 218.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1290 3.2e-05 512 630 320 344064 44.9492 12.8164 39.8346 396.176 494.014 494.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 730 0.001024 512 110 768 14592 0.397312 0.452896 7.71235 13.2342 21.8804 21.9597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 790 0.000256 1024 140 1536 53504 6.21126 3.51846 96.135 105.008 211.005 211.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1350 0.000256 4096 160 640 71712 13.9423 343.8 419.455 777.242 777.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 750 6.4e-05 2048 170 1664 225536 57.2812 28.3689 1694.87 838.529 2619.21 2619.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1700 0.000128 1024 250 896 143680 9.02813 6.84646 243.011 221.488 480.478 480.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1980 0.000128 512 250 256 146304 5.33715 3.41379 42.7 104.96 156.543 156.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1540 3.2e-05 1024 190 1024 570112 48.0943 26.9176 807.955 838.847 1721.98 1722.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 880 0.001024 4096 210 4352 14704 2.72995 221.687 125.942 350.404 350.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1290 3.2e-05 512 630 384 352256 49.154 13.3678 141.501 419.506 623.772 623.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 730 0.001024 512 110 768 14528 0.399648 0.451072 8.44813 13.2132 22.592 22.6719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 790 0.000256 1024 140 1536 53504 6.20307 3.52163 107.92 104.929 222.703 222.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1350 0.000256 4096 160 640 71680 13.9572 303.903 418.985 736.888 736.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 750 6.4e-05 2048 170 1664 225280 56.9727 28.3002 1277.69 837.797 2200.94 2201.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1700 0.000128 1024 250 896 143616 8.97741 6.83418 188.679 220.16 424.752 424.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1980 0.000128 512 250 256 146176 5.32989 3.41642 40.8025 104.87 154.56 154.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1540 3.2e-05 1024 190 1024 569856 47.8875 26.8718 830.135 837.917 1742.97 1743.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 880 0.001024 4096 210 4352 14688 2.72086 246.47 124.789 374.024 374.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1290 3.2e-05 512 630 384 348160 49.0523 13.3304 100.116 417.62 580.358 580.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 730 0.001024 512 110 768 14464 0.400032 0.452096 5.97878 13.2421 20.1568 20.2338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 790 0.000256 1024 140 1536 53248 6.20118 3.50864 75.0414 104.707 189.588 189.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1350 0.000256 4096 160 640 71616 13.9737 302.103 419.119 735.241 735.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 750 6.4e-05 2048 170 1664 225280 57.0403 28.2813 828.365 838.498 1752.35 1752.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1700 0.000128 1024 250 896 143616 9.0015 6.83008 122.49 220.367 358.792 358.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1980 0.000128 512 250 256 145920 5.3495 3.41402 36.5847 104.982 150.48 150.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1540 3.2e-05 1024 190 1024 569344 48.0104 26.8841 537.1 838.409 1450.56 1450.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 880 0.001024 4096 210 4352 14656 2.72746 158.741 123.822 285.336 285.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1290 3.2e-05 512 630 384 344064 49.5877 13.3304 134.347 417.953 615.463 615.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 730 0.001024 512 110 768 14400 0.39904 0.451424 5.3311 13.2107 19.4729 19.5502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 790 0.000256 1024 140 1536 52992 6.17712 3.50192 64.5671 104.323 178.699 178.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1350 0.000256 4096 160 640 71616 13.961 303.435 418.976 736.416 736.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 750 6.4e-05 2048 170 1664 224256 57.0231 28.2671 672.556 836.555 1594.57 1594.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1700 0.000128 1024 250 896 143232 8.98381 6.83213 99.0572 220.811 335.782 335.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1980 0.000128 512 250 256 145920 5.34822 3.41434 35.1361 104.743 148.788 148.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1540 3.2e-05 1024 190 1024 568320 47.9735 26.8622 436.632 836.438 1348.06 1348.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 880 0.001024 4096 210 4352 14592 2.71786 129.962 123.453 256.176 256.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1290 3.2e-05 512 630 384 331776 49.6418 13.1326 129.085 412.159 604.262 604.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 730 0.001024 512 110 768 14080 0.3976 0.448384 4.6088 13.0981 18.6346 18.7143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 790 0.000256 1024 140 1536 53248 6.20138 3.50973 59.9587 104.693 174.492 174.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1350 0.000256 4096 160 640 71552 13.9588 301.466 418.869 734.339 734.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 750 6.4e-05 2048 170 1664 223232 57.0648 28.3249 598.982 835.094 1519.63 1519.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1700 0.000128 1024 250 896 142848 8.9729 6.82864 88.2806 220.32 324.502 324.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1980 0.000128 512 250 256 145408 5.34624 3.41248 34.5518 104.57 148.026 148.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1540 3.2e-05 1024 190 1024 569344 47.9995 26.8778 391.826 837.651 1304.51 1304.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 880 0.001024 4096 210 4352 14592 2.72384 115.591 123.708 242.064 242.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1290 3.2e-05 512 630 384 344064 49.597 13.3337 132.044 417.583 612.805 612.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 730 0.001024 512 110 768 14080 0.398592 0.449536 4.29773 13.1377 18.3656 18.4442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 790 0.000256 1024 140 1536 51200 6.17603 3.46563 55.2727 103.481 168.525 168.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1350 0.000256 4096 160 640 71520 13.96 301.323 419.199 734.528 734.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 750 6.4e-05 2048 170 1664 225280 56.9978 28.3759 555.931 839.035 1480.51 1480.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1700 0.000128 1024 250 896 142720 8.9599 6.83008 81.5788 219.948 317.416 317.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1980 0.000128 512 250 256 144640 5.3207 3.4072 33.3038 104.2 146.38 146.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1540 3.2e-05 1024 190 1024 568320 48.0273 26.8862 359.3 838.69 1273.07 1273.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 880 0.001024 4096 210 4352 14560 2.72179 106.641 123.828 233.233 233.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1290 3.2e-05 512 630 384 327680 49.8967 13.1294 126.236 412.603 602.109 602.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 730 0.001024 512 110 768 14208 0.397536 0.453952 4.27968 13.1408 18.3561 18.4339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 790 0.000256 1024 140 1536 52224 6.14848 3.46899 53.6466 103.403 166.796 166.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1350 0.000256 4096 160 640 71424 13.9493 301.433 418.363 733.787 733.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 750 6.4e-05 2048 170 1664 221184 57.1432 28.1587 503.287 832.511 1421.26 1421.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1700 0.000128 1024 250 896 142848 8.9928 6.82803 75.2092 219.371 310.498 310.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1980 0.000128 512 250 256 144384 5.33171 4.70035 33.0435 104.275 147.494 147.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1540 3.2e-05 1024 190 1024 568320 48.091 26.8653 456.076 836.368 1367.57 1367.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 880 0.001024 4096 210 4352 14400 2.71152 97.4127 123.082 223.249 223.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1290 3.2e-05 512 630 384 319488 50.634 13.1256 122.646 412.138 598.782 598.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 730 0.001024 512 110 768 14336 0.398336 0.450848 4.06371 13.2274 18.223 18.3013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 790 0.000256 1024 140 1536 51968 6.18077 3.47955 49.7059 103.907 163.403 163.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1350 0.000256 4096 160 640 71456 13.9549 300.294 419.253 733.548 733.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 750 6.4e-05 2048 170 1664 222208 57.3453 28.3191 475.577 837.696 1399.1 1399.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1700 0.000128 1024 250 896 143360 8.98304 6.83213 71.1925 220.153 307.263 307.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1980 0.000128 512 250 256 145152 5.34701 3.40653 38.3955 104.933 152.229 152.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1540 3.2e-05 1024 190 1024 566272 48.1901 26.8697 450.512 837.414 1363.15 1363.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 880 0.001024 4096 210 4352 14336 2.70669 89.4457 124.414 216.612 216.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1290 3.2e-05 512 630 384 315392 49.5986 13.0314 122.975 404.965 590.816 591.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 730 0.001024 512 110 768 13824 0.397248 0.446304 3.71322 13.0145 17.6529 17.7336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 790 0.000256 1024 140 1536 53248 6.23792 3.5176 50.5875 104.874 165.349 165.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1350 0.000256 4096 160 640 71424 13.959 299.989 418.75 732.747 732.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 750 6.4e-05 2048 170 1664 221184 57.3932 28.3331 453.064 839.673 1378.64 1378.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1700 0.000128 1024 250 896 142336 9.00963 6.83213 67.9505 219.562 303.456 303.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1980 0.000128 512 250 256 145408 5.35213 3.41293 38.5936 104.672 152.181 152.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1540 3.2e-05 1024 190 1024 565248 48.2037 26.83 433.717 835.167 1344.09 1344.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 880 0.001024 4096 210 4352 14336 2.70902 84.6643 123.15 210.569 210.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1290 3.2e-05 512 630 384 327680 50.9234 13.328 127.822 417.722 610.042 610.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 730 0.001024 512 110 720 14336 0.397568 0.447712 3.6265 13.2124 17.7649 17.8458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 790 0.000256 1024 140 1440 55552 6.01421 3.47808 49.4056 103.818 162.848 162.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1350 0.000256 4096 160 600 71904 13.9939 278.655 419.14 711.833 711.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 750 6.4e-05 2048 170 1680 225792 57.0901 28.2851 1465.96 836.943 2388.45 2388.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1700 0.000128 1024 250 840 143360 9.01059 6.83414 199.288 221.149 436.386 436.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1980 0.000128 512 250 240 145152 5.35392 3.40787 38.6815 104.86 152.432 152.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1540 3.2e-05 1024 190 960 577024 47.4309 26.8608 379.564 836.632 1290.65 1290.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 880 0.001024 4096 210 4320 14336 2.70186 83.9887 123.917 210.65 210.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1290 3.2e-05 512 630 300 344064 46.8849 13.03 107.985 404.024 572.176 572.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 730 0.001024 512 110 704 14336 0.3984 0.455168 3.56976 13.2244 17.73 17.8087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 790 0.000256 1024 140 1472 57344 5.92451 3.47821 47.888 103.905 161.322 161.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1350 0.000256 4096 160 640 71456 13.9542 287.83 419.199 721.028 721.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 750 6.4e-05 2048 170 1664 225792 56.9965 28.3038 604.647 837.705 1527.82 1527.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1700 0.000128 1024 250 832 143360 9.01069 6.83347 192.178 221.857 429.978 430.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1980 0.000128 512 250 256 145152 5.34874 3.4304 36.1733 104.93 150.007 150.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1540 3.2e-05 1024 190 960 577024 47.4441 26.8677 381.228 837.404 1293.1 1293.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 880 0.001024 4096 210 4288 14560 2.72486 83.3966 123.988 210.154 210.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1290 3.2e-05 512 630 320 344064 46.9375 13.0309 112.024 404.401 576.63 576.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 730 0.001024 512 110 700 14560 0.399712 0.449824 3.39978 13.1061 17.4407 17.5227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 790 0.000256 1024 140 1450 58240 5.81827 3.4577 47.8997 102.771 160.077 160.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1350 0.000256 4096 160 600 71680 13.9728 275.231 418.515 707.764 707.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 750 6.4e-05 2048 170 1700 224000 56.8977 28.0823 606.533 830.551 1522.23 1522.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1700 0.000128 1024 250 800 143360 9.04963 6.84442 197.997 220.305 434.297 434.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1980 0.000128 512 250 200 143360 5.34102 3.42627 32.3689 104.056 145.319 145.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1540 3.2e-05 1024 190 950 573440 47.7194 26.9065 377.097 836.311 1300.81 1300.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 880 0.001024 4096 210 4300 14280 2.7008 84.2588 123.097 210.103 210.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1290 3.2e-05 512 630 300 322560 49.9436 13.0748 103.071 409.33 575.659 575.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 730 0.001024 512 110 720 14560 0.397312 0.449664 3.45786 13.093 17.4844 17.5698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 790 0.000256 1024 140 1440 58240 5.82346 3.45325 50.4763 102.674 162.556 162.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1350 0.000256 4096 160 624 71400 13.951 281.242 417.868 713.107 713.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 750 6.4e-05 2048 170 1680 219520 57.5197 28.0887 1482.94 829.907 2398.62 2398.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1700 0.000128 1024 250 816 143360 9.06074 6.84646 201.907 220.018 437.936 438.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1980 0.000128 512 250 240 143360 5.34029 3.41197 36.8835 103.949 149.716 149.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1540 3.2e-05 1024 190 960 573440 47.7186 26.9228 371.606 836.124 1282.54 1282.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 880 0.001024 4096 210 4272 14280 2.68902 82.7433 123.561 209.039 209.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1290 3.2e-05 512 630 336 358400 46.5224 13.0735 124.885 408.838 593.564 593.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 730 0.001024 512 110 704 15104 0.395264 0.45056 3.79776 13.1012 17.8274 17.9089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 790 0.000256 1024 140 1440 60416 5.86061 3.51642 53.1062 104.705 167.317 167.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1350 0.000256 4096 160 608 71808 13.9636 274.262 418.425 706.699 706.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 750 6.4e-05 2048 170 1664 225280 57.1331 28.3091 1473.32 835.216 2394.15 2394.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1700 0.000128 1024 250 800 143872 9.00022 6.8295 194.411 219.238 429.583 429.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1980 0.000128 512 250 224 145408 5.33338 3.40992 33.5229 104.587 146.988 147.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1540 3.2e-05 1024 190 960 579584 47.2924 26.8884 407.104 837.776 1319.23 1319.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 880 0.001024 4096 210 4288 14592 2.7135 96.9186 123.617 223.294 223.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1290 3.2e-05 512 630 320 376832 46.4672 13.3292 121.106 417.643 598.792 598.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 730 0.001024 512 110 704 13440 0.388672 0.435168 5.08605 12.6967 18.6865 18.7673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 790 0.000256 1024 140 1440 57600 5.90704 3.48003 73.7786 103.808 187.106 187.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1350 0.000256 4096 160 608 71520 13.9625 380.241 418.802 813.051 813.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 750 6.4e-05 2048 170 1664 222720 56.1893 27.9861 895.451 825.241 1805.03 1805.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1700 0.000128 1024 250 800 142080 9.02099 6.83162 102.816 217.684 336.454 336.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1980 0.000128 512 250 224 142080 5.30288 3.41638 47.2371 103.454 159.539 159.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1540 3.2e-05 1024 190 960 576000 47.223 26.8174 599.125 834.881 1508.21 1508.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 880 0.001024 4096 210 4288 13920 2.67469 141.889 121.347 265.953 266.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1290 3.2e-05 512 630 320 368640 45.836 13.136 165.536 412.416 637.165 637.354
