Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto d7a7c739302643ee80176595e255cd24 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rising_edge_detector_behav xil_defaultlib.tb_rising_edge_detector xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.rising_edge_detector
Compiling module xil_defaultlib.tb_rising_edge_detector
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rising_edge_detector_behav
