`timescale 1ns / 1ps
// =============================================================================
// xbip_dsp48_macro_cascade.sv
// Vivado/XCVU11P DSP48E2 wrapper.
// Operation: PCOUT = A*B + PCIN
//
// Keep the wrapper interface stable and instantiate the UltraScale+ DSP48E2
// primitive directly.
// =============================================================================

module xbip_dsp48_macro_cascade #(
    parameter int PIXEL_W = 18
)(
    input  logic                       CLK,
    input  logic signed [PIXEL_W-1:0]  A,
    input  logic signed [PIXEL_W-1:0]  B,
    input  logic signed [47:0]         PCIN,
    output logic signed [47:0]         PCOUT,
    output logic signed [47:0]         P_fab
);

    wire signed [29:0] A_ext;
    wire signed [(2*PIXEL_W)-1:0] product_full;
    wire signed [47:0] product_ext;

    assign A_ext = {{(30-PIXEL_W){A[PIXEL_W-1]}}, A};
    assign product_full = A * B;
    assign product_ext = {{(48-(2*PIXEL_W)){product_full[(2*PIXEL_W)-1]}}, product_full};

`ifdef SIM
    // The top-level controller supplies one complete window per clock. Keep
    // the simulation cascade combinational so all nine products belong to
    // that same window.
    assign PCOUT = product_ext + PCIN;
    assign P_fab = product_ext + PCIN;
`else
    (* keep = "true" *)
    DSP48E2 #(
        .ACASCREG       (0),
        .ADREG          (0),
        .ALUMODEREG     (0),
        .AREG           (0),
        .A_INPUT        ("DIRECT"),
        .BCASCREG       (0),
        .BREG           (0),
        .B_INPUT        ("DIRECT"),
        .CARRYINREG     (0),
        .CARRYINSELREG  (0),
        .CREG           (0),
        .DREG           (0),
        .INMODEREG      (0),
        .MREG           (0),
        .OPMODEREG      (0),
        .PREG           (1),        // register P/PCOUT to keep the cascade clocked
        .PREADDINSEL    ("A"),
        .USE_MULT       ("MULTIPLY"),
        .USE_SIMD       ("ONE48")
    ) dsp_inst (
        // Data ports
        .A              (A_ext),    // 30-bit
        .B              (B),        // 18-bit
        .C              (48'b0),
        .D              (27'b0),    // 27-bit in DSP48E2
        .PCIN           (PCIN),

        // OPMODE 9'b000010101:
        //   W mux  = 00  -> 0
        //   Z mux  = 001 -> PCIN
        //   XY mux = 0101 -> M (A*B)
        //   Result: P = A*B + PCIN
        .OPMODE         (9'b000010101),
        .ALUMODE        (4'b0000),
        .INMODE         (5'b00000),
        .CARRYINSEL     (3'b000),
        .CARRYIN        (1'b0),

        .PCOUT          (PCOUT),
        .P              (P_fab),

        .CLK            (CLK),
        .CEA1           (1'b1),
        .CEA2           (1'b1),
        .CEAD           (1'b1),
        .CEALUMODE      (1'b1),
        .CEB1           (1'b1),
        .CEB2           (1'b1),
        .CEC            (1'b1),
        .CECARRYIN      (1'b1),
        .CECTRL         (1'b1),
        .CED            (1'b1),
        .CEINMODE       (1'b1),
        .CEM            (1'b1),
        .CEP            (1'b1),

        .RSTA           (1'b0),
        .RSTB           (1'b0),
        .RSTC           (1'b0),
        .RSTD           (1'b0),
        .RSTM           (1'b0),
        .RSTP           (1'b0),
        .RSTALLCARRYIN  (1'b0),
        .RSTALUMODE     (1'b0),
        .RSTCTRL        (1'b0),
        .RSTINMODE      (1'b0),

        .ACIN           (30'b0),
        .BCIN           (18'b0),
        .CARRYCASCIN    (1'b0),
        .MULTSIGNIN     (1'b0),

        .ACOUT          (),
        .BCOUT          (),
        .CARRYOUT       (),
        .CARRYCASCOUT   (),
        .MULTSIGNOUT    (),
        .OVERFLOW       (),
        .UNDERFLOW      (),
        .PATTERNDETECT  (),
        .PATTERNBDETECT (),
        .XOROUT         ()
    );
`endif

endmodule
