// Seed: 325481193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd20
) (
    _id_1,
    id_2
);
  output wire id_2;
  input wire _id_1;
  logic [7:0] id_3 = (id_3);
  assign id_2 = id_1 ? id_1 << -1 : id_1;
  assign id_3[-1] = -1;
  wire [id_1 : -1] id_4 = id_1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
