<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.05.10.15:29:43"
 outputDirectory="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M50DAF484C6GES"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ADC_PLL_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ADC_PLL_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ADC_PLL_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="adc_pll_clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="adc_pll_clock_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="adc_pll_locked" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="adc_pll_locked_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="command" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_sink" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="31" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="command_valid" direction="input" role="valid" width="1" />
   <port name="command_channel" direction="input" role="channel" width="5" />
   <port
       name="command_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="command_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="command_ready" direction="output" role="ready" width="1" />
  </interface>
  <interface name="reset_sink" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_sink_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="response" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_sink" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="12" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="31" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="response_valid" direction="output" role="valid" width="1" />
   <port
       name="response_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="response_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="response_empty" direction="output" role="empty" width="1" />
   <port name="response_channel" direction="output" role="channel" width="5" />
   <port name="response_data" direction="output" role="data" width="12" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="adc_core:1.0:AUTO_ADC_PLL_CLOCK_CLOCK_DOMAIN=-1,AUTO_ADC_PLL_CLOCK_CLOCK_RATE=-1,AUTO_ADC_PLL_CLOCK_RESET_DOMAIN=-1,AUTO_CLOCK_CLOCK_DOMAIN=-1,AUTO_CLOCK_CLOCK_RATE=-1,AUTO_CLOCK_RESET_DOMAIN=-1,AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1715344168,AUTO_UNIQUE_ID=(altera_modular_adc:22.1:AUTO_DEVICE_SPEEDGRADE=6,CLOCK_FREQ=0,CORE_VAR=3,DEVICE_PART=10M50DAF484C6GES,ENABLE_DEBUG=1,FAMILY=MAX 10,MONITOR_COUNT_WIDTH=12,adc_count_on_device=2,analog_input_pin_mask=0,clkdiv=2,derived_clkdiv=2,device_adc_type=33,device_partname_fivechar_prefix=10M50,device_power_supply_type=2,en_thmax_ch0=false,en_thmax_ch1=false,en_thmax_ch10=false,en_thmax_ch11=false,en_thmax_ch12=false,en_thmax_ch13=false,en_thmax_ch14=false,en_thmax_ch15=false,en_thmax_ch16=false,en_thmax_ch2=false,en_thmax_ch3=false,en_thmax_ch4=false,en_thmax_ch5=false,en_thmax_ch6=false,en_thmax_ch7=false,en_thmax_ch8=false,en_thmax_ch9=false,en_thmin_ch0=false,en_thmin_ch1=false,en_thmin_ch10=false,en_thmin_ch11=false,en_thmin_ch12=false,en_thmin_ch13=false,en_thmin_ch14=false,en_thmin_ch15=false,en_thmin_ch16=false,en_thmin_ch2=false,en_thmin_ch3=false,en_thmin_ch4=false,en_thmin_ch5=false,en_thmin_ch6=false,en_thmin_ch7=false,en_thmin_ch8=false,en_thmin_ch9=false,en_tsd_max=false,en_tsd_min=false,enable_usr_sim=1,external_vref=2.5,hard_pwd=0,int_vref_nonvr=2.5,int_vref_vr=3.0,ip_is_for_which_adc=1,is_this_first_or_second_adc=1,max_adc_count_on_die=2,prescalar=0,prescaler_ch16=false,prescaler_ch8=false,reference_voltage=2.5,reference_voltage_sim=65536,refsel=1,sample_rate=0,seq_order_length=1,seq_order_slot_1=30,seq_order_slot_10=30,seq_order_slot_11=30,seq_order_slot_12=30,seq_order_slot_13=30,seq_order_slot_14=30,seq_order_slot_15=30,seq_order_slot_16=30,seq_order_slot_17=30,seq_order_slot_18=30,seq_order_slot_19=30,seq_order_slot_2=30,seq_order_slot_20=30,seq_order_slot_21=30,seq_order_slot_22=30,seq_order_slot_23=30,seq_order_slot_24=30,seq_order_slot_25=30,seq_order_slot_26=30,seq_order_slot_27=30,seq_order_slot_28=30,seq_order_slot_29=30,seq_order_slot_3=30,seq_order_slot_30=30,seq_order_slot_31=30,seq_order_slot_32=30,seq_order_slot_33=30,seq_order_slot_34=30,seq_order_slot_35=30,seq_order_slot_36=30,seq_order_slot_37=30,seq_order_slot_38=30,seq_order_slot_39=30,seq_order_slot_4=30,seq_order_slot_40=30,seq_order_slot_41=30,seq_order_slot_42=30,seq_order_slot_43=30,seq_order_slot_44=30,seq_order_slot_45=30,seq_order_slot_46=30,seq_order_slot_47=30,seq_order_slot_48=30,seq_order_slot_49=30,seq_order_slot_5=30,seq_order_slot_50=30,seq_order_slot_51=30,seq_order_slot_52=30,seq_order_slot_53=30,seq_order_slot_54=30,seq_order_slot_55=30,seq_order_slot_56=30,seq_order_slot_57=30,seq_order_slot_58=30,seq_order_slot_59=30,seq_order_slot_6=30,seq_order_slot_60=30,seq_order_slot_61=30,seq_order_slot_62=30,seq_order_slot_63=30,seq_order_slot_64=30,seq_order_slot_7=30,seq_order_slot_8=30,seq_order_slot_9=30,simfilename_ch0=C:/Users/sergi/apps/shazam-vladimir/shazam/adc-simulation-measurements.txt,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,thmax_ch0=0.0,thmax_ch1=0.0,thmax_ch10=0.0,thmax_ch11=0.0,thmax_ch12=0.0,thmax_ch13=0.0,thmax_ch14=0.0,thmax_ch15=0.0,thmax_ch16=0.0,thmax_ch2=0.0,thmax_ch3=0.0,thmax_ch4=0.0,thmax_ch5=0.0,thmax_ch6=0.0,thmax_ch7=0.0,thmax_ch8=0.0,thmax_ch9=0.0,thmin_ch0=0.0,thmin_ch1=0.0,thmin_ch10=0.0,thmin_ch11=0.0,thmin_ch12=0.0,thmin_ch13=0.0,thmin_ch14=0.0,thmin_ch15=0.0,thmin_ch16=0.0,thmin_ch2=0.0,thmin_ch3=0.0,thmin_ch4=0.0,thmin_ch5=0.0,thmin_ch6=0.0,thmin_ch7=0.0,thmin_ch8=0.0,thmin_ch9=0.0,tsclkdiv=1,tsclksel=1,tsd_max=125,tsd_min=0,use_ch0=true,use_ch1=false,use_ch10=false,use_ch11=false,use_ch12=false,use_ch13=false,use_ch14=false,use_ch15=false,use_ch16=false,use_ch2=false,use_ch3=false,use_ch4=false,use_ch5=false,use_ch6=false,use_ch7=false,use_ch8=false,use_ch9=false,use_tsd=false(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_modular_adc_control:22.1:analog_input_pin_mask=65536,clkdiv=2,device_partname_fivechar_prefix=10M50,dual_adc_mode=false,enable_usr_sim=1,hard_pwd=0,is_this_first_or_second_adc=1,prescalar=0,reference_voltage_sim=49648,refsel=1,simfilename_ch0=C:/Users/sergi/apps/shazam-vladimir/shazam/adc-simulation-measurements.txt,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,tsclkdiv=1,tsclksel=1)(altera_trace_adc_monitor:22.1:ADC_CHANNEL_WIDTH=5,ADC_DATA_WIDTH=12,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=0,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,CAPTURE_DATA_WIDTH=8,CLOCK_FREQ=0,CONTROL_ADDRESS_WIDTH=5,CONTROL_COUNT=1,CONTROL_DATA_WIDTH=32,COUNT_WIDTH=12,REFERENCE_VOLTAGE=2.5,SAMPLE_FREQ=1000000,SAMPLE_FREQ_TEMP_SENSE=50000,SEQUENCE=(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_trace_adc_monitor_core:22.1:ADC_CHANNEL_WIDTH=5,ADC_DATA_WIDTH=12,CAPTURE_DATA_WIDTH=8,CLOCK_FREQ=0,CONTROL_ADDRESS_WIDTH=5,CONTROL_COUNT=1,CONTROL_DATA_WIDTH=32,COUNT_WIDTH=12,DELAY_COUNT_CYCLES=500000,DELAY_COUNT_WIDTH=19,DELAY_MS=10.0,REFERENCE_VOLTAGE=2.5,SAMPLE_FREQ=1000000,SAMPLE_FREQ_TEMP_SENSE=50000,SEQUENCE=(altera_trace_adc_monitor_core:22.1:IN_DATA_WIDTH=12,OUT_DATA_WIDTH=8(altera_trace_adc_monitor_wa:22.1:IN_DATA_WIDTH=12,OUT_DATA_WIDTH=8)))(altera_trace_monitor_endpoint:22.1:ADDR_WIDTH=5,CLOCK_RATE_CLK=0,HAS_READDATAVALID=0,PREFER_TRACEID=,READ_LATENCY=1,TRACE_WIDTH=8)(clock:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(reset:22.1:)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_avalon_st_splitter:22.1:BITS_PER_SYMBOL=12,CHANNEL_WIDTH=5,DATA_WIDTH=12,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=31,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=1,USE_DATA=1,USE_ERROR=0,USE_PACKETS=1,USE_READY=0,USE_VALID=1)(clock:22.1:)(reset:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:))"
   instancePathKey="adc_core"
   kind="adc_core"
   version="1.0"
   name="adc_core">
  <parameter name="AUTO_ADC_PLL_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1715344168" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_ADC_PLL_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_ADC_PLL_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/adc_core.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_modular_adc_control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/chsel_code_converter_sw_to_hw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_modular_adc_control.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_adc_monitor_internal.v"
       type="VERILOG" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v"
       type="VERILOG" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/altera_modular_adc/top/altera_modular_adc_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/altera_modular_adc/control/altera_modular_adc_control_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/trace/monitors/altera_trace_adc_monitor/altera_trace_adc_monitor_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/trace/monitors/altera_trace_adc_monitor/altera_trace_adc_monitor_core_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/trace/monitors/altera_trace_adc_monitor/altera_trace_adc_monitor_wa_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/core/endpoint_wrappers/altera_trace_monitor_endpoint_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:adc_core "adc_core"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="adc_core"><![CDATA["<b>adc_core</b>" reuses <b>altera_modular_adc</b> "<b>submodules/adc_core_modular_adc_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:altera_modular_adc "submodules/adc_core_modular_adc_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_1</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_1">Timing: ELA:2/0.015s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.062s/0.094s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting timing_adapter: timing_adapter_1</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.data_format_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.timing_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.timing_adapter_1">Timing: ELA:2/0.015s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.057s/0.078s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>7</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_modular_adc_control</b> "<b>submodules/altera_modular_adc_control</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_trace_adc_monitor</b> "<b>submodules/adc_core_modular_adc_0_adc_monitor_internal</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="modular_adc_0"><![CDATA["<b>adc_core</b>" instantiated <b>altera_modular_adc</b> "<b>modular_adc_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 4 starting:altera_modular_adc_control "submodules/altera_modular_adc_control"</message>
   <message level="Info" culprit="control_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_control</b> "<b>control_internal</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 3 starting:altera_trace_adc_monitor "submodules/adc_core_modular_adc_0_adc_monitor_internal"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug" culprit="adc_monitor_internal"><![CDATA["<b>adc_monitor_internal</b>" reuses <b>altera_trace_adc_monitor_core</b> "<b>submodules/altera_trace_adc_monitor_core</b>"]]></message>
   <message level="Debug" culprit="adc_monitor_internal"><![CDATA["<b>adc_monitor_internal</b>" reuses <b>altera_trace_monitor_endpoint</b> "<b>submodules/altera_trace_monitor_endpoint_wrapper</b>"]]></message>
   <message level="Debug" culprit="adc_monitor_internal"><![CDATA["<b>adc_monitor_internal</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="adc_monitor_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_trace_adc_monitor</b> "<b>adc_monitor_internal</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 8 starting:altera_trace_adc_monitor_core "submodules/altera_trace_adc_monitor_core"</message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst">"Generating: altera_trace_adc_monitor_wa_inst"</message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_trace_adc_monitor_core</b> "<b>submodules/altera_trace_adc_monitor_wa_inst</b>"]]></message>
   <message level="Info" culprit="core"><![CDATA["<b>adc_monitor_internal</b>" instantiated <b>altera_trace_adc_monitor_core</b> "<b>core</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:altera_trace_adc_monitor_core "submodules/altera_trace_adc_monitor_wa_inst"</message>
   <message level="Debug" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>altera_trace_adc_monitor_wa_inst</b>" reuses <b>altera_trace_adc_monitor_wa</b> "<b>submodules/altera_trace_adc_monitor_wa</b>"]]></message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>core</b>" instantiated <b>altera_trace_adc_monitor_core</b> "<b>altera_trace_adc_monitor_wa_inst</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:altera_trace_adc_monitor_wa "submodules/altera_trace_adc_monitor_wa"</message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>altera_trace_adc_monitor_wa_inst</b>" instantiated <b>altera_trace_adc_monitor_wa</b> "<b>altera_trace_adc_monitor_wa_inst</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 8 starting:altera_trace_monitor_endpoint "submodules/altera_trace_monitor_endpoint_wrapper"</message>
   <message level="Info" culprit="trace_endpoint"><![CDATA["<b>adc_monitor_internal</b>" instantiated <b>altera_trace_monitor_endpoint</b> "<b>trace_endpoint</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 7 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>adc_monitor_internal</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 5 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="st_splitter_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>st_splitter_internal</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 4 starting:altera_avalon_st_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 6 starting:data_format_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 5 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 4 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1"</message>
   <message level="Info" culprit="timing_adapter_1"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_1</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 6 starting:altera_avalon_st_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>data_format_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>timing_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>timing_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 3 starting:data_format_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 2 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 1 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1"</message>
   <message level="Info" culprit="timing_adapter_1"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_modular_adc:22.1:AUTO_DEVICE_SPEEDGRADE=6,CLOCK_FREQ=0,CORE_VAR=3,DEVICE_PART=10M50DAF484C6GES,ENABLE_DEBUG=1,FAMILY=MAX 10,MONITOR_COUNT_WIDTH=12,adc_count_on_device=2,analog_input_pin_mask=0,clkdiv=2,derived_clkdiv=2,device_adc_type=33,device_partname_fivechar_prefix=10M50,device_power_supply_type=2,en_thmax_ch0=false,en_thmax_ch1=false,en_thmax_ch10=false,en_thmax_ch11=false,en_thmax_ch12=false,en_thmax_ch13=false,en_thmax_ch14=false,en_thmax_ch15=false,en_thmax_ch16=false,en_thmax_ch2=false,en_thmax_ch3=false,en_thmax_ch4=false,en_thmax_ch5=false,en_thmax_ch6=false,en_thmax_ch7=false,en_thmax_ch8=false,en_thmax_ch9=false,en_thmin_ch0=false,en_thmin_ch1=false,en_thmin_ch10=false,en_thmin_ch11=false,en_thmin_ch12=false,en_thmin_ch13=false,en_thmin_ch14=false,en_thmin_ch15=false,en_thmin_ch16=false,en_thmin_ch2=false,en_thmin_ch3=false,en_thmin_ch4=false,en_thmin_ch5=false,en_thmin_ch6=false,en_thmin_ch7=false,en_thmin_ch8=false,en_thmin_ch9=false,en_tsd_max=false,en_tsd_min=false,enable_usr_sim=1,external_vref=2.5,hard_pwd=0,int_vref_nonvr=2.5,int_vref_vr=3.0,ip_is_for_which_adc=1,is_this_first_or_second_adc=1,max_adc_count_on_die=2,prescalar=0,prescaler_ch16=false,prescaler_ch8=false,reference_voltage=2.5,reference_voltage_sim=65536,refsel=1,sample_rate=0,seq_order_length=1,seq_order_slot_1=30,seq_order_slot_10=30,seq_order_slot_11=30,seq_order_slot_12=30,seq_order_slot_13=30,seq_order_slot_14=30,seq_order_slot_15=30,seq_order_slot_16=30,seq_order_slot_17=30,seq_order_slot_18=30,seq_order_slot_19=30,seq_order_slot_2=30,seq_order_slot_20=30,seq_order_slot_21=30,seq_order_slot_22=30,seq_order_slot_23=30,seq_order_slot_24=30,seq_order_slot_25=30,seq_order_slot_26=30,seq_order_slot_27=30,seq_order_slot_28=30,seq_order_slot_29=30,seq_order_slot_3=30,seq_order_slot_30=30,seq_order_slot_31=30,seq_order_slot_32=30,seq_order_slot_33=30,seq_order_slot_34=30,seq_order_slot_35=30,seq_order_slot_36=30,seq_order_slot_37=30,seq_order_slot_38=30,seq_order_slot_39=30,seq_order_slot_4=30,seq_order_slot_40=30,seq_order_slot_41=30,seq_order_slot_42=30,seq_order_slot_43=30,seq_order_slot_44=30,seq_order_slot_45=30,seq_order_slot_46=30,seq_order_slot_47=30,seq_order_slot_48=30,seq_order_slot_49=30,seq_order_slot_5=30,seq_order_slot_50=30,seq_order_slot_51=30,seq_order_slot_52=30,seq_order_slot_53=30,seq_order_slot_54=30,seq_order_slot_55=30,seq_order_slot_56=30,seq_order_slot_57=30,seq_order_slot_58=30,seq_order_slot_59=30,seq_order_slot_6=30,seq_order_slot_60=30,seq_order_slot_61=30,seq_order_slot_62=30,seq_order_slot_63=30,seq_order_slot_64=30,seq_order_slot_7=30,seq_order_slot_8=30,seq_order_slot_9=30,simfilename_ch0=C:/Users/sergi/apps/shazam-vladimir/shazam/adc-simulation-measurements.txt,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,thmax_ch0=0.0,thmax_ch1=0.0,thmax_ch10=0.0,thmax_ch11=0.0,thmax_ch12=0.0,thmax_ch13=0.0,thmax_ch14=0.0,thmax_ch15=0.0,thmax_ch16=0.0,thmax_ch2=0.0,thmax_ch3=0.0,thmax_ch4=0.0,thmax_ch5=0.0,thmax_ch6=0.0,thmax_ch7=0.0,thmax_ch8=0.0,thmax_ch9=0.0,thmin_ch0=0.0,thmin_ch1=0.0,thmin_ch10=0.0,thmin_ch11=0.0,thmin_ch12=0.0,thmin_ch13=0.0,thmin_ch14=0.0,thmin_ch15=0.0,thmin_ch16=0.0,thmin_ch2=0.0,thmin_ch3=0.0,thmin_ch4=0.0,thmin_ch5=0.0,thmin_ch6=0.0,thmin_ch7=0.0,thmin_ch8=0.0,thmin_ch9=0.0,tsclkdiv=1,tsclksel=1,tsd_max=125,tsd_min=0,use_ch0=true,use_ch1=false,use_ch10=false,use_ch11=false,use_ch12=false,use_ch13=false,use_ch14=false,use_ch15=false,use_ch16=false,use_ch2=false,use_ch3=false,use_ch4=false,use_ch5=false,use_ch6=false,use_ch7=false,use_ch8=false,use_ch9=false,use_tsd=false(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_modular_adc_control:22.1:analog_input_pin_mask=65536,clkdiv=2,device_partname_fivechar_prefix=10M50,dual_adc_mode=false,enable_usr_sim=1,hard_pwd=0,is_this_first_or_second_adc=1,prescalar=0,reference_voltage_sim=49648,refsel=1,simfilename_ch0=C:/Users/sergi/apps/shazam-vladimir/shazam/adc-simulation-measurements.txt,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,tsclkdiv=1,tsclksel=1)(altera_trace_adc_monitor:22.1:ADC_CHANNEL_WIDTH=5,ADC_DATA_WIDTH=12,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=0,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,CAPTURE_DATA_WIDTH=8,CLOCK_FREQ=0,CONTROL_ADDRESS_WIDTH=5,CONTROL_COUNT=1,CONTROL_DATA_WIDTH=32,COUNT_WIDTH=12,REFERENCE_VOLTAGE=2.5,SAMPLE_FREQ=1000000,SAMPLE_FREQ_TEMP_SENSE=50000,SEQUENCE=(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_trace_adc_monitor_core:22.1:ADC_CHANNEL_WIDTH=5,ADC_DATA_WIDTH=12,CAPTURE_DATA_WIDTH=8,CLOCK_FREQ=0,CONTROL_ADDRESS_WIDTH=5,CONTROL_COUNT=1,CONTROL_DATA_WIDTH=32,COUNT_WIDTH=12,DELAY_COUNT_CYCLES=500000,DELAY_COUNT_WIDTH=19,DELAY_MS=10.0,REFERENCE_VOLTAGE=2.5,SAMPLE_FREQ=1000000,SAMPLE_FREQ_TEMP_SENSE=50000,SEQUENCE=(altera_trace_adc_monitor_core:22.1:IN_DATA_WIDTH=12,OUT_DATA_WIDTH=8(altera_trace_adc_monitor_wa:22.1:IN_DATA_WIDTH=12,OUT_DATA_WIDTH=8)))(altera_trace_monitor_endpoint:22.1:ADDR_WIDTH=5,CLOCK_RATE_CLK=0,HAS_READDATAVALID=0,PREFER_TRACEID=,READ_LATENCY=1,TRACE_WIDTH=8)(clock:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(reset:22.1:)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_avalon_st_splitter:22.1:BITS_PER_SYMBOL=12,CHANNEL_WIDTH=5,DATA_WIDTH=12,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=31,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=1,USE_DATA=1,USE_ERROR=0,USE_PACKETS=1,USE_READY=0,USE_VALID=1)(clock:22.1:)(reset:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)"
   instancePathKey="adc_core:.:modular_adc_0"
   kind="altera_modular_adc"
   version="22.1"
   name="adc_core_modular_adc_0">
  <parameter name="derived_clkdiv" value="2" />
  <parameter name="thmin_ch10" value="0.0" />
  <parameter name="thmin_ch12" value="0.0" />
  <parameter name="thmin_ch11" value="0.0" />
  <parameter name="thmin_ch14" value="0.0" />
  <parameter name="thmin_ch13" value="0.0" />
  <parameter name="thmin_ch16" value="0.0" />
  <parameter name="thmin_ch15" value="0.0" />
  <parameter name="use_ch14" value="false" />
  <parameter name="ip_is_for_which_adc" value="1" />
  <parameter name="use_ch15" value="false" />
  <parameter name="use_ch16" value="false" />
  <parameter name="DEVICE_PART" value="10M50DAF484C6GES" />
  <parameter name="adc_count_on_device" value="2" />
  <parameter name="seq_order_length" value="1" />
  <parameter name="use_tsd" value="false" />
  <parameter name="FAMILY" value="MAX 10" />
  <parameter name="en_tsd_min" value="false" />
  <parameter name="use_ch0" value="true" />
  <parameter name="device_partname_fivechar_prefix" value="10M50" />
  <parameter name="use_ch3" value="false" />
  <parameter name="use_ch4" value="false" />
  <parameter name="CORE_VAR" value="3" />
  <parameter name="use_ch1" value="false" />
  <parameter name="en_thmin_ch15" value="false" />
  <parameter name="use_ch2" value="false" />
  <parameter name="en_thmin_ch16" value="false" />
  <parameter name="use_ch7" value="false" />
  <parameter name="use_ch8" value="false" />
  <parameter name="use_ch5" value="false" />
  <parameter name="use_ch6" value="false" />
  <parameter name="MONITOR_COUNT_WIDTH" value="12" />
  <parameter name="use_ch9" value="false" />
  <parameter name="refsel" value="1" />
  <parameter name="prescaler_ch8" value="false" />
  <parameter name="prescalar" value="0" />
  <parameter name="device_adc_type" value="33" />
  <parameter name="reference_voltage_sim" value="65536" />
  <parameter name="en_thmin_ch13" value="false" />
  <parameter name="en_thmin_ch14" value="false" />
  <parameter name="en_thmin_ch11" value="false" />
  <parameter name="en_thmin_ch12" value="false" />
  <parameter name="en_thmin_ch10" value="false" />
  <parameter name="thmax_ch1" value="0.0" />
  <parameter name="thmax_ch0" value="0.0" />
  <parameter name="thmax_ch3" value="0.0" />
  <parameter name="thmax_ch2" value="0.0" />
  <parameter name="int_vref_vr" value="3.0" />
  <parameter name="tsd_min" value="0" />
  <parameter name="thmax_ch16" value="0.0" />
  <parameter name="thmax_ch15" value="0.0" />
  <parameter name="thmax_ch14" value="0.0" />
  <parameter name="thmax_ch13" value="0.0" />
  <parameter name="thmax_ch12" value="0.0" />
  <parameter name="thmax_ch11" value="0.0" />
  <parameter name="thmax_ch10" value="0.0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="thmax_ch5" value="0.0" />
  <parameter name="thmax_ch4" value="0.0" />
  <parameter name="thmax_ch7" value="0.0" />
  <parameter name="thmax_ch6" value="0.0" />
  <parameter name="thmax_ch9" value="0.0" />
  <parameter name="simfilename_ch15" value="" />
  <parameter name="thmax_ch8" value="0.0" />
  <parameter name="simfilename_ch16" value="" />
  <parameter name="simfilename_ch13" value="" />
  <parameter name="simfilename_ch14" value="" />
  <parameter name="simfilename_ch11" value="" />
  <parameter name="simfilename_ch12" value="" />
  <parameter name="analog_input_pin_mask" value="0" />
  <parameter name="simfilename_ch10" value="" />
  <parameter name="seq_order_slot_23" value="30" />
  <parameter name="seq_order_slot_22" value="30" />
  <parameter name="seq_order_slot_25" value="30" />
  <parameter name="seq_order_slot_24" value="30" />
  <parameter name="hard_pwd" value="0" />
  <parameter name="seq_order_slot_27" value="30" />
  <parameter name="seq_order_slot_26" value="30" />
  <parameter name="device_power_supply_type" value="2" />
  <parameter name="seq_order_slot_29" value="30" />
  <parameter name="seq_order_slot_28" value="30" />
  <parameter name="simfilename_ch6" value="" />
  <parameter name="simfilename_ch7" value="" />
  <parameter name="simfilename_ch8" value="" />
  <parameter name="simfilename_ch9" value="" />
  <parameter name="simfilename_ch2" value="" />
  <parameter name="simfilename_ch3" value="" />
  <parameter name="simfilename_ch4" value="" />
  <parameter name="reference_voltage" value="2.5" />
  <parameter name="simfilename_ch5" value="" />
  <parameter
     name="simfilename_ch0"
     value="C:/Users/sergi/apps/shazam-vladimir/shazam/adc-simulation-measurements.txt" />
  <parameter name="simfilename_ch1" value="" />
  <parameter name="seq_order_slot_21" value="30" />
  <parameter name="seq_order_slot_20" value="30" />
  <parameter name="seq_order_slot_34" value="30" />
  <parameter name="seq_order_slot_33" value="30" />
  <parameter name="seq_order_slot_36" value="30" />
  <parameter name="seq_order_slot_35" value="30" />
  <parameter name="seq_order_slot_38" value="30" />
  <parameter name="seq_order_slot_37" value="30" />
  <parameter name="seq_order_slot_39" value="30" />
  <parameter name="max_adc_count_on_die" value="2" />
  <parameter name="clkdiv" value="2" />
  <parameter name="seq_order_slot_30" value="30" />
  <parameter name="seq_order_slot_32" value="30" />
  <parameter name="seq_order_slot_31" value="30" />
  <parameter name="en_thmax_ch13" value="false" />
  <parameter name="en_thmax_ch14" value="false" />
  <parameter name="en_thmax_ch15" value="false" />
  <parameter name="en_thmax_ch16" value="false" />
  <parameter name="en_thmax_ch10" value="false" />
  <parameter name="en_thmax_ch11" value="false" />
  <parameter name="en_thmax_ch12" value="false" />
  <parameter name="en_thmax_ch7" value="false" />
  <parameter name="seq_order_slot_4" value="30" />
  <parameter name="seq_order_slot_12" value="30" />
  <parameter name="en_thmax_ch6" value="false" />
  <parameter name="seq_order_slot_5" value="30" />
  <parameter name="seq_order_slot_11" value="30" />
  <parameter name="en_thmax_ch9" value="false" />
  <parameter name="seq_order_slot_6" value="30" />
  <parameter name="seq_order_slot_14" value="30" />
  <parameter name="en_thmax_ch8" value="false" />
  <parameter name="seq_order_slot_7" value="30" />
  <parameter name="seq_order_slot_13" value="30" />
  <parameter name="en_thmax_ch3" value="false" />
  <parameter name="seq_order_slot_16" value="30" />
  <parameter name="en_thmax_ch2" value="false" />
  <parameter name="seq_order_slot_1" value="30" />
  <parameter name="seq_order_slot_15" value="30" />
  <parameter name="en_thmax_ch5" value="false" />
  <parameter name="seq_order_slot_2" value="30" />
  <parameter name="seq_order_slot_18" value="30" />
  <parameter name="en_thmax_ch4" value="false" />
  <parameter name="seq_order_slot_3" value="30" />
  <parameter name="seq_order_slot_17" value="30" />
  <parameter name="seq_order_slot_19" value="30" />
  <parameter name="en_thmax_ch1" value="false" />
  <parameter name="en_thmax_ch0" value="false" />
  <parameter name="seq_order_slot_8" value="30" />
  <parameter name="seq_order_slot_9" value="30" />
  <parameter name="en_thmin_ch3" value="false" />
  <parameter name="prescaler_ch16" value="false" />
  <parameter name="en_thmin_ch2" value="false" />
  <parameter name="en_thmin_ch1" value="false" />
  <parameter name="en_thmin_ch0" value="false" />
  <parameter name="sample_rate" value="0" />
  <parameter name="en_thmin_ch9" value="false" />
  <parameter name="en_tsd_max" value="false" />
  <parameter name="en_thmin_ch8" value="false" />
  <parameter name="en_thmin_ch7" value="false" />
  <parameter name="en_thmin_ch6" value="false" />
  <parameter name="en_thmin_ch5" value="false" />
  <parameter name="seq_order_slot_10" value="30" />
  <parameter name="en_thmin_ch4" value="false" />
  <parameter name="external_vref" value="2.5" />
  <parameter name="seq_order_slot_61" value="30" />
  <parameter name="seq_order_slot_60" value="30" />
  <parameter name="seq_order_slot_63" value="30" />
  <parameter name="seq_order_slot_62" value="30" />
  <parameter name="seq_order_slot_64" value="30" />
  <parameter name="CLOCK_FREQ" value="0" />
  <parameter name="tsclksel" value="1" />
  <parameter name="is_this_first_or_second_adc" value="1" />
  <parameter name="seq_order_slot_45" value="30" />
  <parameter name="seq_order_slot_44" value="30" />
  <parameter name="seq_order_slot_47" value="30" />
  <parameter name="seq_order_slot_46" value="30" />
  <parameter name="seq_order_slot_49" value="30" />
  <parameter name="seq_order_slot_48" value="30" />
  <parameter name="ENABLE_DEBUG" value="1" />
  <parameter name="int_vref_nonvr" value="2.5" />
  <parameter name="tsd_max" value="125" />
  <parameter name="seq_order_slot_41" value="30" />
  <parameter name="seq_order_slot_40" value="30" />
  <parameter name="seq_order_slot_43" value="30" />
  <parameter name="seq_order_slot_42" value="30" />
  <parameter name="thmin_ch1" value="0.0" />
  <parameter name="seq_order_slot_56" value="30" />
  <parameter name="thmin_ch0" value="0.0" />
  <parameter name="seq_order_slot_55" value="30" />
  <parameter name="seq_order_slot_58" value="30" />
  <parameter name="seq_order_slot_57" value="30" />
  <parameter name="thmin_ch5" value="0.0" />
  <parameter name="use_ch10" value="false" />
  <parameter name="thmin_ch4" value="0.0" />
  <parameter name="use_ch11" value="false" />
  <parameter name="seq_order_slot_59" value="30" />
  <parameter name="tsclkdiv" value="1" />
  <parameter name="thmin_ch3" value="0.0" />
  <parameter name="use_ch12" value="false" />
  <parameter name="thmin_ch2" value="0.0" />
  <parameter name="use_ch13" value="false" />
  <parameter name="enable_usr_sim" value="1" />
  <parameter name="thmin_ch9" value="0.0" />
  <parameter name="thmin_ch8" value="0.0" />
  <parameter name="thmin_ch7" value="0.0" />
  <parameter name="seq_order_slot_50" value="30" />
  <parameter name="thmin_ch6" value="0.0" />
  <parameter name="seq_order_slot_52" value="30" />
  <parameter name="seq_order_slot_51" value="30" />
  <parameter name="seq_order_slot_54" value="30" />
  <parameter name="seq_order_slot_53" value="30" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_modular_adc_control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/chsel_code_converter_sw_to_hw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_modular_adc_control.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_adc_monitor_internal.v"
       type="VERILOG" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v"
       type="VERILOG" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/altera_modular_adc/top/altera_modular_adc_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/altera_modular_adc/control/altera_modular_adc_control_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/trace/monitors/altera_trace_adc_monitor/altera_trace_adc_monitor_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/trace/monitors/altera_trace_adc_monitor/altera_trace_adc_monitor_core_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/trace/monitors/altera_trace_adc_monitor/altera_trace_adc_monitor_wa_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/core/endpoint_wrappers/altera_trace_monitor_endpoint_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="adc_core" as="modular_adc_0" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:altera_modular_adc "submodules/adc_core_modular_adc_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_1</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_1">Timing: ELA:2/0.015s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.062s/0.094s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting timing_adapter: timing_adapter_1</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.data_format_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.timing_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.timing_adapter_1">Timing: ELA:2/0.015s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.057s/0.078s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>7</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_modular_adc_control</b> "<b>submodules/altera_modular_adc_control</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_trace_adc_monitor</b> "<b>submodules/adc_core_modular_adc_0_adc_monitor_internal</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="modular_adc_0"><![CDATA["<b>adc_core</b>" instantiated <b>altera_modular_adc</b> "<b>modular_adc_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 4 starting:altera_modular_adc_control "submodules/altera_modular_adc_control"</message>
   <message level="Info" culprit="control_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_control</b> "<b>control_internal</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 3 starting:altera_trace_adc_monitor "submodules/adc_core_modular_adc_0_adc_monitor_internal"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug" culprit="adc_monitor_internal"><![CDATA["<b>adc_monitor_internal</b>" reuses <b>altera_trace_adc_monitor_core</b> "<b>submodules/altera_trace_adc_monitor_core</b>"]]></message>
   <message level="Debug" culprit="adc_monitor_internal"><![CDATA["<b>adc_monitor_internal</b>" reuses <b>altera_trace_monitor_endpoint</b> "<b>submodules/altera_trace_monitor_endpoint_wrapper</b>"]]></message>
   <message level="Debug" culprit="adc_monitor_internal"><![CDATA["<b>adc_monitor_internal</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="adc_monitor_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_trace_adc_monitor</b> "<b>adc_monitor_internal</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 8 starting:altera_trace_adc_monitor_core "submodules/altera_trace_adc_monitor_core"</message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst">"Generating: altera_trace_adc_monitor_wa_inst"</message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_trace_adc_monitor_core</b> "<b>submodules/altera_trace_adc_monitor_wa_inst</b>"]]></message>
   <message level="Info" culprit="core"><![CDATA["<b>adc_monitor_internal</b>" instantiated <b>altera_trace_adc_monitor_core</b> "<b>core</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:altera_trace_adc_monitor_core "submodules/altera_trace_adc_monitor_wa_inst"</message>
   <message level="Debug" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>altera_trace_adc_monitor_wa_inst</b>" reuses <b>altera_trace_adc_monitor_wa</b> "<b>submodules/altera_trace_adc_monitor_wa</b>"]]></message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>core</b>" instantiated <b>altera_trace_adc_monitor_core</b> "<b>altera_trace_adc_monitor_wa_inst</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:altera_trace_adc_monitor_wa "submodules/altera_trace_adc_monitor_wa"</message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>altera_trace_adc_monitor_wa_inst</b>" instantiated <b>altera_trace_adc_monitor_wa</b> "<b>altera_trace_adc_monitor_wa_inst</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 8 starting:altera_trace_monitor_endpoint "submodules/altera_trace_monitor_endpoint_wrapper"</message>
   <message level="Info" culprit="trace_endpoint"><![CDATA["<b>adc_monitor_internal</b>" instantiated <b>altera_trace_monitor_endpoint</b> "<b>trace_endpoint</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 7 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>adc_monitor_internal</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 5 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="st_splitter_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>st_splitter_internal</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 4 starting:altera_avalon_st_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 6 starting:data_format_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 5 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 4 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1"</message>
   <message level="Info" culprit="timing_adapter_1"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_1</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 6 starting:altera_avalon_st_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>data_format_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>timing_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>timing_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 3 starting:data_format_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 2 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 1 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1"</message>
   <message level="Info" culprit="timing_adapter_1"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_modular_adc_control:22.1:analog_input_pin_mask=65536,clkdiv=2,device_partname_fivechar_prefix=10M50,dual_adc_mode=false,enable_usr_sim=1,hard_pwd=0,is_this_first_or_second_adc=1,prescalar=0,reference_voltage_sim=49648,refsel=1,simfilename_ch0=C:/Users/sergi/apps/shazam-vladimir/shazam/adc-simulation-measurements.txt,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,tsclkdiv=1,tsclksel=1"
   instancePathKey="adc_core:.:modular_adc_0:.:control_internal"
   kind="altera_modular_adc_control"
   version="22.1"
   name="altera_modular_adc_control">
  <parameter name="is_this_first_or_second_adc" value="1" />
  <parameter name="device_partname_fivechar_prefix" value="10M50" />
  <parameter name="dual_adc_mode" value="false" />
  <parameter name="hard_pwd" value="0" />
  <parameter name="simfilename_ch6" value="" />
  <parameter name="simfilename_ch7" value="" />
  <parameter name="simfilename_ch8" value="" />
  <parameter name="simfilename_ch9" value="" />
  <parameter name="simfilename_ch2" value="" />
  <parameter name="simfilename_ch3" value="" />
  <parameter name="simfilename_ch4" value="" />
  <parameter name="simfilename_ch5" value="" />
  <parameter
     name="simfilename_ch0"
     value="C:/Users/sergi/apps/shazam-vladimir/shazam/adc-simulation-measurements.txt" />
  <parameter name="simfilename_ch1" value="" />
  <parameter name="refsel" value="1" />
  <parameter name="prescalar" value="0" />
  <parameter name="tsclkdiv" value="1" />
  <parameter name="reference_voltage_sim" value="49648" />
  <parameter name="enable_usr_sim" value="1" />
  <parameter name="simfilename_ch15" value="" />
  <parameter name="simfilename_ch16" value="" />
  <parameter name="simfilename_ch13" value="" />
  <parameter name="simfilename_ch14" value="" />
  <parameter name="simfilename_ch11" value="" />
  <parameter name="simfilename_ch12" value="" />
  <parameter name="analog_input_pin_mask" value="65536" />
  <parameter name="simfilename_ch10" value="" />
  <parameter name="clkdiv" value="2" />
  <parameter name="tsclksel" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_modular_adc_control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/chsel_code_converter_sw_to_hw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_modular_adc_control.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/altera_modular_adc/control/altera_modular_adc_control_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="adc_core_modular_adc_0" as="control_internal" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 4 starting:altera_modular_adc_control "submodules/altera_modular_adc_control"</message>
   <message level="Info" culprit="control_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_control</b> "<b>control_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_trace_adc_monitor:22.1:ADC_CHANNEL_WIDTH=5,ADC_DATA_WIDTH=12,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=0,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,CAPTURE_DATA_WIDTH=8,CLOCK_FREQ=0,CONTROL_ADDRESS_WIDTH=5,CONTROL_COUNT=1,CONTROL_DATA_WIDTH=32,COUNT_WIDTH=12,REFERENCE_VOLTAGE=2.5,SAMPLE_FREQ=1000000,SAMPLE_FREQ_TEMP_SENSE=50000,SEQUENCE=(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_trace_adc_monitor_core:22.1:ADC_CHANNEL_WIDTH=5,ADC_DATA_WIDTH=12,CAPTURE_DATA_WIDTH=8,CLOCK_FREQ=0,CONTROL_ADDRESS_WIDTH=5,CONTROL_COUNT=1,CONTROL_DATA_WIDTH=32,COUNT_WIDTH=12,DELAY_COUNT_CYCLES=500000,DELAY_COUNT_WIDTH=19,DELAY_MS=10.0,REFERENCE_VOLTAGE=2.5,SAMPLE_FREQ=1000000,SAMPLE_FREQ_TEMP_SENSE=50000,SEQUENCE=(altera_trace_adc_monitor_core:22.1:IN_DATA_WIDTH=12,OUT_DATA_WIDTH=8(altera_trace_adc_monitor_wa:22.1:IN_DATA_WIDTH=12,OUT_DATA_WIDTH=8)))(altera_trace_monitor_endpoint:22.1:ADDR_WIDTH=5,CLOCK_RATE_CLK=0,HAS_READDATAVALID=0,PREFER_TRACEID=,READ_LATENCY=1,TRACE_WIDTH=8)(clock:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(reset:22.1:)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)"
   instancePathKey="adc_core:.:modular_adc_0:.:adc_monitor_internal"
   kind="altera_trace_adc_monitor"
   version="22.1"
   name="adc_core_modular_adc_0_adc_monitor_internal">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="CONTROL_ADDRESS_WIDTH" value="5" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="CAPTURE_DATA_WIDTH" value="8" />
  <parameter name="ADC_DATA_WIDTH" value="12" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="ADC_CHANNEL_WIDTH" value="5" />
  <parameter name="CONTROL_DATA_WIDTH" value="32" />
  <parameter name="REFERENCE_VOLTAGE" value="2.5" />
  <parameter name="CONTROL_COUNT" value="1" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="CLOCK_FREQ" value="0" />
  <parameter name="SEQUENCE" value="" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="COUNT_WIDTH" value="12" />
  <parameter name="SAMPLE_FREQ_TEMP_SENSE" value="50000" />
  <parameter name="SAMPLE_FREQ" value="1000000" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_adc_monitor_internal.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v"
       type="VERILOG" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/trace/monitors/altera_trace_adc_monitor/altera_trace_adc_monitor_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/trace/monitors/altera_trace_adc_monitor/altera_trace_adc_monitor_core_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/trace/monitors/altera_trace_adc_monitor/altera_trace_adc_monitor_wa_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/core/endpoint_wrappers/altera_trace_monitor_endpoint_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="adc_core_modular_adc_0" as="adc_monitor_internal" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 3 starting:altera_trace_adc_monitor "submodules/adc_core_modular_adc_0_adc_monitor_internal"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug" culprit="adc_monitor_internal"><![CDATA["<b>adc_monitor_internal</b>" reuses <b>altera_trace_adc_monitor_core</b> "<b>submodules/altera_trace_adc_monitor_core</b>"]]></message>
   <message level="Debug" culprit="adc_monitor_internal"><![CDATA["<b>adc_monitor_internal</b>" reuses <b>altera_trace_monitor_endpoint</b> "<b>submodules/altera_trace_monitor_endpoint_wrapper</b>"]]></message>
   <message level="Debug" culprit="adc_monitor_internal"><![CDATA["<b>adc_monitor_internal</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="adc_monitor_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_trace_adc_monitor</b> "<b>adc_monitor_internal</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 8 starting:altera_trace_adc_monitor_core "submodules/altera_trace_adc_monitor_core"</message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst">"Generating: altera_trace_adc_monitor_wa_inst"</message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_trace_adc_monitor_core</b> "<b>submodules/altera_trace_adc_monitor_wa_inst</b>"]]></message>
   <message level="Info" culprit="core"><![CDATA["<b>adc_monitor_internal</b>" instantiated <b>altera_trace_adc_monitor_core</b> "<b>core</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:altera_trace_adc_monitor_core "submodules/altera_trace_adc_monitor_wa_inst"</message>
   <message level="Debug" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>altera_trace_adc_monitor_wa_inst</b>" reuses <b>altera_trace_adc_monitor_wa</b> "<b>submodules/altera_trace_adc_monitor_wa</b>"]]></message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>core</b>" instantiated <b>altera_trace_adc_monitor_core</b> "<b>altera_trace_adc_monitor_wa_inst</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:altera_trace_adc_monitor_wa "submodules/altera_trace_adc_monitor_wa"</message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>altera_trace_adc_monitor_wa_inst</b>" instantiated <b>altera_trace_adc_monitor_wa</b> "<b>altera_trace_adc_monitor_wa_inst</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 8 starting:altera_trace_monitor_endpoint "submodules/altera_trace_monitor_endpoint_wrapper"</message>
   <message level="Info" culprit="trace_endpoint"><![CDATA["<b>adc_monitor_internal</b>" instantiated <b>altera_trace_monitor_endpoint</b> "<b>trace_endpoint</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 7 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>adc_monitor_internal</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_splitter:22.1:BITS_PER_SYMBOL=12,CHANNEL_WIDTH=5,DATA_WIDTH=12,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=31,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=1,USE_DATA=1,USE_ERROR=0,USE_PACKETS=1,USE_READY=0,USE_VALID=1"
   instancePathKey="adc_core:.:modular_adc_0:.:st_splitter_internal"
   kind="altera_avalon_st_splitter"
   version="22.1"
   name="altera_avalon_st_splitter">
  <parameter name="NUMBER_OF_OUTPUTS" value="2" />
  <parameter name="USE_DATA" value="1" />
  <parameter name="ERROR_DESCRIPTOR" value="" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="USE_READY" value="0" />
  <parameter name="MAX_CHANNELS" value="31" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="5" />
  <parameter name="READY_LATENCY" value="0" />
  <parameter name="DATA_WIDTH" value="12" />
  <parameter name="BITS_PER_SYMBOL" value="12" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="QUALIFY_VALID_OUT" value="0" />
  <parameter name="USE_VALID" value="1" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="adc_core_modular_adc_0" as="st_splitter_internal" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 5 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="st_splitter_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>st_splitter_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:22.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=12,inChannelWidth=5,inDataWidth=12,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=0,inUseValid=1,outChannelWidth=5,outDataWidth=12,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=31,outReadyLatency=0,outUseEmptyPort=1,outUseReady=0,outUseValid=1(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:22.1:inBitsPerSymbol=12,inChannelWidth=5,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=1,outUseEmpty=false,outUseEmptyPort=YES)(timing_adapter:22.1:inBitsPerSymbol=12,inChannelWidth=5,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:22.1:inBitsPerSymbol=12,inChannelWidth=5,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)"
   instancePathKey="adc_core:.:modular_adc_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="22.1"
   name="adc_core_modular_adc_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="12" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="5" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="31" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="12" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="5" />
  <parameter name="inMaxChannel" value="31" />
  <parameter name="outUseReady" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="inDataWidth" value="12" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="adc_core_modular_adc_0" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 4 starting:altera_avalon_st_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 6 starting:data_format_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 5 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 4 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1"</message>
   <message level="Info" culprit="timing_adapter_1"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:22.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=12,inChannelWidth=5,inDataWidth=12,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inUseEmptyPort=1,inUsePackets=1,inUseReady=0,inUseValid=1,outChannelWidth=5,outDataWidth=12,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=31,outReadyLatency=0,outUseEmptyPort=0,outUseReady=0,outUseValid=1(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:22.1:inBitsPerSymbol=12,inChannelWidth=5,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,outSymbolsPerBeat=1,outUseEmpty=false,outUseEmptyPort=NO)(timing_adapter:22.1:inBitsPerSymbol=12,inChannelWidth=5,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:22.1:inBitsPerSymbol=12,inChannelWidth=5,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)"
   instancePathKey="adc_core:.:modular_adc_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="22.1"
   name="adc_core_modular_adc_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="12" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="5" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="31" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="12" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="5" />
  <parameter name="inMaxChannel" value="31" />
  <parameter name="outUseReady" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="inDataWidth" value="12" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="adc_core_modular_adc_0" as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 6 starting:altera_avalon_st_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>data_format_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>timing_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>timing_adapter</b> "<b>submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 3 starting:data_format_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 2 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 1 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1"</message>
   <message level="Info" culprit="timing_adapter_1"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_trace_adc_monitor_core:22.1:ADC_CHANNEL_WIDTH=5,ADC_DATA_WIDTH=12,CAPTURE_DATA_WIDTH=8,CLOCK_FREQ=0,CONTROL_ADDRESS_WIDTH=5,CONTROL_COUNT=1,CONTROL_DATA_WIDTH=32,COUNT_WIDTH=12,DELAY_COUNT_CYCLES=500000,DELAY_COUNT_WIDTH=19,DELAY_MS=10.0,REFERENCE_VOLTAGE=2.5,SAMPLE_FREQ=1000000,SAMPLE_FREQ_TEMP_SENSE=50000,SEQUENCE=(altera_trace_adc_monitor_core:22.1:IN_DATA_WIDTH=12,OUT_DATA_WIDTH=8(altera_trace_adc_monitor_wa:22.1:IN_DATA_WIDTH=12,OUT_DATA_WIDTH=8))"
   instancePathKey="adc_core:.:modular_adc_0:.:adc_monitor_internal:.:core"
   kind="altera_trace_adc_monitor_core"
   version="22.1"
   name="altera_trace_adc_monitor_core">
  <parameter name="CONTROL_ADDRESS_WIDTH" value="5" />
  <parameter name="CAPTURE_DATA_WIDTH" value="8" />
  <parameter name="ADC_DATA_WIDTH" value="12" />
  <parameter name="DELAY_MS" value="10.0" />
  <parameter name="ADC_CHANNEL_WIDTH" value="5" />
  <parameter name="DELAY_COUNT_WIDTH" value="19" />
  <parameter name="CONTROL_DATA_WIDTH" value="32" />
  <parameter name="REFERENCE_VOLTAGE" value="2.5" />
  <parameter name="CONTROL_COUNT" value="1" />
  <parameter name="CLOCK_FREQ" value="0" />
  <parameter name="SEQUENCE" value="" />
  <parameter name="COUNT_WIDTH" value="12" />
  <parameter name="DELAY_COUNT_CYCLES" value="500000" />
  <parameter name="SAMPLE_FREQ_TEMP_SENSE" value="50000" />
  <parameter name="SAMPLE_FREQ" value="1000000" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v"
       type="VERILOG" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/trace/monitors/altera_trace_adc_monitor/altera_trace_adc_monitor_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/trace/monitors/altera_trace_adc_monitor/altera_trace_adc_monitor_wa_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="adc_core_modular_adc_0_adc_monitor_internal" as="core" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 8 starting:altera_trace_adc_monitor_core "submodules/altera_trace_adc_monitor_core"</message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst">"Generating: altera_trace_adc_monitor_wa_inst"</message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_trace_adc_monitor_core</b> "<b>submodules/altera_trace_adc_monitor_wa_inst</b>"]]></message>
   <message level="Info" culprit="core"><![CDATA["<b>adc_monitor_internal</b>" instantiated <b>altera_trace_adc_monitor_core</b> "<b>core</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:altera_trace_adc_monitor_core "submodules/altera_trace_adc_monitor_wa_inst"</message>
   <message level="Debug" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>altera_trace_adc_monitor_wa_inst</b>" reuses <b>altera_trace_adc_monitor_wa</b> "<b>submodules/altera_trace_adc_monitor_wa</b>"]]></message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>core</b>" instantiated <b>altera_trace_adc_monitor_core</b> "<b>altera_trace_adc_monitor_wa_inst</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:altera_trace_adc_monitor_wa "submodules/altera_trace_adc_monitor_wa"</message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>altera_trace_adc_monitor_wa_inst</b>" instantiated <b>altera_trace_adc_monitor_wa</b> "<b>altera_trace_adc_monitor_wa_inst</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_trace_monitor_endpoint:22.1:ADDR_WIDTH=5,CLOCK_RATE_CLK=0,HAS_READDATAVALID=0,PREFER_TRACEID=,READ_LATENCY=1,TRACE_WIDTH=8"
   instancePathKey="adc_core:.:modular_adc_0:.:adc_monitor_internal:.:trace_endpoint"
   kind="altera_trace_monitor_endpoint"
   version="22.1"
   name="altera_trace_monitor_endpoint_wrapper">
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/core/endpoint_wrappers/altera_trace_monitor_endpoint_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="adc_core_modular_adc_0_adc_monitor_internal"
     as="trace_endpoint" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 8 starting:altera_trace_monitor_endpoint "submodules/altera_trace_monitor_endpoint_wrapper"</message>
   <message level="Info" culprit="trace_endpoint"><![CDATA["<b>adc_monitor_internal</b>" instantiated <b>altera_trace_monitor_endpoint</b> "<b>trace_endpoint</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:22.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="adc_core:.:modular_adc_0:.:adc_monitor_internal:.:rst_controller"
   kind="altera_reset_controller"
   version="22.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="adc_core_modular_adc_0_adc_monitor_internal"
     as="rst_controller" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 7 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>adc_monitor_internal</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:22.1:inBitsPerSymbol=12,inChannelWidth=5,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=1,outUseEmpty=false,outUseEmptyPort=YES"
   instancePathKey="adc_core:.:modular_adc_0:.:avalon_st_adapter:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="22.1"
   name="adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="12" />
  <parameter name="outUseEmptyPort" value="YES" />
  <parameter name="inChannelWidth" value="5" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="1" />
  <parameter name="inMaxChannel" value="31" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="adc_core_modular_adc_0_avalon_st_adapter"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 6 starting:data_format_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:22.1:inBitsPerSymbol=12,inChannelWidth=5,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="adc_core:.:modular_adc_0:.:avalon_st_adapter:.:timing_adapter_0"
   kind="timing_adapter"
   version="22.1"
   name="adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="12" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="5" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="31" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="adc_core_modular_adc_0_avalon_st_adapter"
     as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 5 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:22.1:inBitsPerSymbol=12,inChannelWidth=5,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="adc_core:.:modular_adc_0:.:avalon_st_adapter:.:timing_adapter_1"
   kind="timing_adapter"
   version="22.1"
   name="adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="12" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="5" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="31" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="adc_core_modular_adc_0_avalon_st_adapter"
     as="timing_adapter_1" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 4 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_timing_adapter_1"</message>
   <message level="Info" culprit="timing_adapter_1"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:22.1:inBitsPerSymbol=12,inChannelWidth=5,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,outSymbolsPerBeat=1,outUseEmpty=false,outUseEmptyPort=NO"
   instancePathKey="adc_core:.:modular_adc_0:.:avalon_st_adapter_001:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="22.1"
   name="adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="12" />
  <parameter name="outUseEmptyPort" value="NO" />
  <parameter name="inChannelWidth" value="5" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="1" />
  <parameter name="inMaxChannel" value="31" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="adc_core_modular_adc_0_avalon_st_adapter_001"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 3 starting:data_format_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:22.1:inBitsPerSymbol=12,inChannelWidth=5,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="adc_core:.:modular_adc_0:.:avalon_st_adapter_001:.:timing_adapter_0"
   kind="timing_adapter"
   version="22.1"
   name="adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="12" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="5" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="31" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="adc_core_modular_adc_0_avalon_st_adapter_001"
     as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 2 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:22.1:inBitsPerSymbol=12,inChannelWidth=5,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=31,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="adc_core:.:modular_adc_0:.:avalon_st_adapter_001:.:timing_adapter_1"
   kind="timing_adapter"
   version="22.1"
   name="adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="12" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="5" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="31" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="adc_core_modular_adc_0_avalon_st_adapter_001"
     as="timing_adapter_1" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 1 starting:timing_adapter "submodules/adc_core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1"</message>
   <message level="Info" culprit="timing_adapter_1"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_trace_adc_monitor_core:22.1:IN_DATA_WIDTH=12,OUT_DATA_WIDTH=8(altera_trace_adc_monitor_wa:22.1:IN_DATA_WIDTH=12,OUT_DATA_WIDTH=8)"
   instancePathKey="adc_core:.:modular_adc_0:.:adc_monitor_internal:.:core:.:altera_trace_adc_monitor_wa_inst"
   kind="altera_trace_adc_monitor_core"
   version="22.1"
   name="altera_trace_adc_monitor_wa_inst">
  <parameter name="IN_DATA_WIDTH" value="12" />
  <parameter name="OUT_DATA_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/trace/monitors/altera_trace_adc_monitor/altera_trace_adc_monitor_wa_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="altera_trace_adc_monitor_core"
     as="altera_trace_adc_monitor_wa_inst" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:altera_trace_adc_monitor_core "submodules/altera_trace_adc_monitor_wa_inst"</message>
   <message level="Debug" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>altera_trace_adc_monitor_wa_inst</b>" reuses <b>altera_trace_adc_monitor_wa</b> "<b>submodules/altera_trace_adc_monitor_wa</b>"]]></message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>core</b>" instantiated <b>altera_trace_adc_monitor_core</b> "<b>altera_trace_adc_monitor_wa_inst</b>"]]></message>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:altera_trace_adc_monitor_wa "submodules/altera_trace_adc_monitor_wa"</message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>altera_trace_adc_monitor_wa_inst</b>" instantiated <b>altera_trace_adc_monitor_wa</b> "<b>altera_trace_adc_monitor_wa_inst</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_trace_adc_monitor_wa:22.1:IN_DATA_WIDTH=12,OUT_DATA_WIDTH=8"
   instancePathKey="adc_core:.:modular_adc_0:.:adc_monitor_internal:.:core:.:altera_trace_adc_monitor_wa_inst:.:altera_trace_adc_monitor_wa_inst"
   kind="altera_trace_adc_monitor_wa"
   version="22.1"
   name="altera_trace_adc_monitor_wa">
  <parameter name="IN_DATA_WIDTH" value="12" />
  <parameter name="OUT_DATA_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/sergi/apps/shazam-vladimir/shazam/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/22.1std/ip/altera/sld/trace/monitors/altera_trace_adc_monitor/altera_trace_adc_monitor_wa_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="altera_trace_adc_monitor_wa_inst"
     as="altera_trace_adc_monitor_wa_inst" />
  <messages>
   <message level="Debug" culprit="adc_core">queue size: 0 starting:altera_trace_adc_monitor_wa "submodules/altera_trace_adc_monitor_wa"</message>
   <message level="Info" culprit="altera_trace_adc_monitor_wa_inst"><![CDATA["<b>altera_trace_adc_monitor_wa_inst</b>" instantiated <b>altera_trace_adc_monitor_wa</b> "<b>altera_trace_adc_monitor_wa_inst</b>"]]></message>
  </messages>
 </entity>
</deploy>
