// Seed: 708183709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire _id_2;
  inout reg id_1;
  logic [id_2 : !  ( "" )] id_5;
  ;
  generate
    always @(id_2 - 1'b0 or posedge -1) for (id_1 = 1; id_5; id_1 = 1'd0) id_1 = 1'b0;
  endgenerate
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_3,
      id_5
  );
endmodule
