$date
	Fri Feb 23 14:16:19 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module p2s_testbench $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " load $end
$var wire 8 # parallelIn [7:0] $end
$var wire 1 $ reset $end
$var reg 10 % loadBuffer [9:0] $end
$var reg 1 & serialOut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
bx %
1$
bx #
0"
0!
$end
#1
b1111111111 %
1!
#2
0!
0$
#3
1!
#4
b101101011 %
0!
1"
b10110101 #
#5
b1011010111 %
0&
1!
#6
0!
0"
b10001101 #
#7
b110101111 %
1&
1!
#8
0!
#9
b1101011111 %
0&
1!
#10
0!
#11
b1010111111 %
1&
1!
#12
0!
#13
b101111111 %
1!
#14
0!
#15
b1011111111 %
0&
1!
#16
0!
#17
b111111111 %
1&
1!
#18
0!
#19
b1111111111 %
0&
1!
#20
0!
#21
1&
1!
#22
0!
#23
1!
#24
0!
#25
1!
#26
0!
