# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/new/clock_div.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/new/clock_pixel.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/new/controls.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/new/debounce.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/new/myALU.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/new/pixel_pusher.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/new/regs.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/new/tx.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/new/rx.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/new/uart.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/new/vga_ctrl.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/new/framebuffer.vhd"
vhdl xil_defaultlib  "../../../Lab5.ip_user_files/bd/design_1/ip/design_1_clock_div_0_0/sim/design_1_clock_div_0_0.vhd"
vhdl xil_defaultlib  "../../../Lab5.ip_user_files/bd/design_1/ip/design_1_clock_pixel_0_1/sim/design_1_clock_pixel_0_1.vhd"
vhdl xil_defaultlib  "../../../Lab5.ip_user_files/bd/design_1/ip/design_1_controls_0_0/sim/design_1_controls_0_0.vhd"
vhdl xil_defaultlib  "../../../Lab5.ip_user_files/bd/design_1/ip/design_1_debounce_0_0/sim/design_1_debounce_0_0.vhd"
vhdl xil_defaultlib  "../../../Lab5.ip_user_files/bd/design_1/ip/design_1_myALU_0_0/sim/design_1_myALU_0_0.vhd"
vhdl xil_defaultlib  "../../../Lab5.ip_user_files/bd/design_1/ip/design_1_pixel_pusher_0_0/sim/design_1_pixel_pusher_0_0.vhd"
vhdl xil_defaultlib  "../../../Lab5.ip_user_files/bd/design_1/ip/design_1_regs_0_0/sim/design_1_regs_0_0.vhd"
vhdl xil_defaultlib  "../../../Lab5.ip_user_files/bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.vhd"
vhdl xil_defaultlib  "../../../Lab5.ip_user_files/bd/design_1/ip/design_1_vga_ctrl_0_0/sim/design_1_vga_ctrl_0_0.vhd"
vhdl xil_defaultlib  "../../../Lab5.ip_user_files/bd/design_1/hdl/design_1.vhd"
vhdl xil_defaultlib  "../../../Lab5.ip_user_files/bd/design_1/ip/design_1_framebuffer_0_1/sim/design_1_framebuffer_0_1.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd"

# Do not sort compile order
nosort
