#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jul 19 17:42:09 2024
# Process ID: 21092
# Current directory: C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.runs/synth_1
# Command line: vivado.exe -log MainTopModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainTopModule.tcl
# Log file: C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.runs/synth_1/MainTopModule.vds
# Journal file: C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MainTopModule.tcl -notrace
Command: synth_design -top MainTopModule -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 338.977 ; gain = 100.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MainTopModule' [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/MainTopModule.v:4]
INFO: [Synth 8-638] synthesizing module 'Binary_to_BCD' [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/top_base.v:3]
INFO: [Synth 8-256] done synthesizing module 'Binary_to_BCD' (1#1) [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/top_base.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'bin' does not match port width (14) of module 'Binary_to_BCD' [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/MainTopModule.v:19]
INFO: [Synth 8-638] synthesizing module 'fourXone_mux' [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/fourXone_mux.v:4]
INFO: [Synth 8-256] done synthesizing module 'fourXone_mux' (2#1) [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/fourXone_mux.v:4]
INFO: [Synth 8-638] synthesizing module 'SlowClock' [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/SlowClock.v:3]
INFO: [Synth 8-256] done synthesizing module 'SlowClock' (3#1) [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/SlowClock.v:3]
INFO: [Synth 8-638] synthesizing module 'twobitcounter' [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/twobitcounter.v:5]
INFO: [Synth 8-256] done synthesizing module 'twobitcounter' (4#1) [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/twobitcounter.v:5]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/decoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'decoder' (5#1) [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'binarytoSevenSeg' [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/binarytoSevenSeg.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/binarytoSevenSeg.v:12]
INFO: [Synth 8-256] done synthesizing module 'binarytoSevenSeg' (6#1) [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/binarytoSevenSeg.v:3]
INFO: [Synth 8-256] done synthesizing module 'MainTopModule' (7#1) [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/MainTopModule.v:4]
WARNING: [Synth 8-3331] design MainTopModule has unconnected port sw[15]
WARNING: [Synth 8-3331] design MainTopModule has unconnected port sw[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 391.531 ; gain = 152.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 391.531 ; gain = 152.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/constrs_1/imports/new/sevensegmentcounter.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'mclk' matched to 'port' objects. [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/constrs_1/imports/new/sevensegmentcounter.xdc:82]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/constrs_1/imports/new/sevensegmentcounter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/constrs_1/imports/new/sevensegmentcounter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MainTopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MainTopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 717.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 717.516 ; gain = 478.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 717.516 ; gain = 478.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 717.516 ; gain = 478.711
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Seg_reg' [C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.srcs/sources_1/imports/new/binarytoSevenSeg.v:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 717.516 ; gain = 478.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 33    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 24    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Binary_to_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 33    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 24    
Module fourXone_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module SlowClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module twobitcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module binarytoSevenSeg 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "L2/clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design MainTopModule has unconnected port sw[15]
WARNING: [Synth 8-3331] design MainTopModule has unconnected port sw[14]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 717.516 ; gain = 478.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 774.727 ; gain = 535.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 794.797 ; gain = 555.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 820.586 ; gain = 581.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 820.586 ; gain = 581.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 820.586 ; gain = 581.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 820.586 ; gain = 581.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 820.586 ; gain = 581.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 820.586 ; gain = 581.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 820.586 ; gain = 581.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT2   |     9|
|5     |LUT3   |     1|
|6     |LUT4   |     7|
|7     |LUT5   |    10|
|8     |LUT6   |    68|
|9     |FDRE   |    24|
|10    |LD     |     7|
|11    |IBUF   |    15|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   161|
|2     |  L2     |SlowClock        |    35|
|3     |  L3     |twobitcounter    |    25|
|4     |  L6     |binarytoSevenSeg |    74|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 820.586 ; gain = 581.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 820.586 ; gain = 255.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 820.586 ; gain = 581.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 820.586 ; gain = 594.828
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/PROJECT-14_Seven_seg_Display_Driver/PROJECT-14_Seven_seg_Display_Driver.runs/synth_1/MainTopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainTopModule_utilization_synth.rpt -pb MainTopModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 820.586 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 19 17:43:03 2024...
