;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 10, 30
	SUB 12, @8
	CMP 0, @101
	SUB 12, @80
	CMP 12, @10
	CMP @0, @2
	SUB 12, @0
	CMP @121, 106
	CMP @121, 106
	DJN -41, @-20
	SUB #12, @0
	DJN -1, @-20
	CMP @127, 100
	JMZ -1, @-20
	CMP #212, 0
	CMP 121, 100
	SUB -7, <-420
	SUB @0, @2
	SUB @0, @2
	JMZ 0, 2
	SUB <12, @0
	ADD 240, 60
	JMZ -1, @-0
	SUB -7, <-420
	CMP 100, -100
	CMP -1, <-0
	CMP 92, @10
	CMP @121, 106
	SPL 12, #0
	SLT 210, 60
	CMP -1, <-0
	SUB @0, @2
	SLT 210, 60
	SUB 812, @30
	SUB 92, @10
	JMZ 0, #2
	SUB 12, @10
	JMZ @12, #290
	SUB #72, @200
	MOV -4, <-20
	CMP -207, <-120
	SUB 921, <101
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	JMN 0, #-107
