{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 01 16:21:13 2016 " "Info: Processing started: Mon Feb 01 16:21:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off taj_lab1 -c taj_lab1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off taj_lab1 -c taj_lab1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_0 " "Info: Assuming node \"clk_0\" is an undefined clock" {  } { { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 4313 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~UPDATEUSER " "Info: Assuming node \"altera_internal_jtag~UPDATEUSER\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~UPDATEUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~CLKDRUSER " "Info: Assuming node \"altera_internal_jtag~CLKDRUSER\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~CLKDRUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[1\] register sld_hub:auto_hub\|tdo 167.22 MHz 5.98 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 167.22 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[1\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 5.98 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.776 ns + Longest register register " "Info: + Longest register to register delay is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[1\] 1 REG LCFF_X31_Y29_N15 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y29_N15; Fanout = 12; REG Node = 'sld_hub:auto_hub\|irsr_reg\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[1] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.376 ns) 0.703 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X31_Y29_N0 2 " "Info: 2: + IC(0.327 ns) + CELL(0.376 ns) = 0.703 ns; Loc. = LCCOMB_X31_Y29_N0; Fanout = 2; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { sld_hub:auto_hub|irsr_reg[1] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.106 ns sld_hub:auto_hub\|tdo~5 3 COMB LCCOMB_X31_Y29_N26 1 " "Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 1.106 ns; Loc. = LCCOMB_X31_Y29_N26; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.503 ns sld_hub:auto_hub\|tdo~8 4 COMB LCCOMB_X31_Y29_N12 1 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 1.503 ns; Loc. = LCCOMB_X31_Y29_N12; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.900 ns sld_hub:auto_hub\|tdo~9 5 COMB LCCOMB_X31_Y29_N30 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 1.900 ns; Loc. = LCCOMB_X31_Y29_N30; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.296 ns sld_hub:auto_hub\|tdo~6 6 COMB LCCOMB_X31_Y29_N28 1 " "Info: 6: + IC(0.246 ns) + CELL(0.150 ns) = 2.296 ns; Loc. = LCCOMB_X31_Y29_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.692 ns sld_hub:auto_hub\|tdo~7 7 COMB LCCOMB_X31_Y29_N24 1 " "Info: 7: + IC(0.246 ns) + CELL(0.150 ns) = 2.692 ns; Loc. = LCCOMB_X31_Y29_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.776 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X31_Y29_N25 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 2.776 ns; Loc. = LCFF_X31_Y29_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 43.59 % ) " "Info: Total cell delay = 1.210 ns ( 43.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 56.41 % ) " "Info: Total interconnect delay = 1.566 ns ( 56.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { sld_hub:auto_hub|irsr_reg[1] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { sld_hub:auto_hub|irsr_reg[1] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo~8 {} sld_hub:auto_hub|tdo~9 {} sld_hub:auto_hub|tdo~6 {} sld_hub:auto_hub|tdo~7 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.327ns 0.253ns 0.247ns 0.247ns 0.246ns 0.246ns 0.000ns } { 0.000ns 0.376ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.434 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 4.434 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X31_Y29_N25 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 4.434 ns; Loc. = LCFF_X31_Y29_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.897 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.897 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.434 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.434 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.434 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 4.434 ns sld_hub:auto_hub\|irsr_reg\[1\] 3 REG LCFF_X31_Y29_N15 12 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 4.434 ns; Loc. = LCFF_X31_Y29_N15; Fanout = 12; REG Node = 'sld_hub:auto_hub\|irsr_reg\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[1] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.897 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.897 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.434 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.434 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[1] {} } { 0.000ns 2.874ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.434 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.434 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.434 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.434 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[1] {} } { 0.000ns 2.874ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { sld_hub:auto_hub|irsr_reg[1] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { sld_hub:auto_hub|irsr_reg[1] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo~8 {} sld_hub:auto_hub|tdo~9 {} sld_hub:auto_hub|tdo~6 {} sld_hub:auto_hub|tdo~7 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.327ns 0.253ns 0.247ns 0.247ns 0.246ns 0.246ns 0.000ns } { 0.000ns 0.376ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.434 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.434 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.434 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.434 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[1] {} } { 0.000ns 2.874ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_0 register cpu_0:the_cpu_0\|M_ctrl_shift_rot register cpu_0:the_cpu_0\|M_ienable_reg_irq0 99.93 MHz 10.007 ns Internal " "Info: Clock \"clk_0\" has Internal fmax of 99.93 MHz between source register \"cpu_0:the_cpu_0\|M_ctrl_shift_rot\" and destination register \"cpu_0:the_cpu_0\|M_ienable_reg_irq0\" (period= 10.007 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.831 ns + Longest register register " "Info: + Longest register to register delay is 9.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_0:the_cpu_0\|M_ctrl_shift_rot 1 REG LCFF_X36_Y25_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y25_N15; Fanout = 2; REG Node = 'cpu_0:the_cpu_0\|M_ctrl_shift_rot'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0.v" 4180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.393 ns) 0.701 ns cpu_0:the_cpu_0\|M_wr_data_unfiltered\[7\]~0 2 COMB LCCOMB_X36_Y25_N2 48 " "Info: 2: + IC(0.308 ns) + CELL(0.393 ns) = 0.701 ns; Loc. = LCCOMB_X36_Y25_N2; Fanout = 48; COMB Node = 'cpu_0:the_cpu_0\|M_wr_data_unfiltered\[7\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { cpu_0:the_cpu_0|M_ctrl_shift_rot cpu_0:the_cpu_0|M_wr_data_unfiltered[7]~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0.v" 4431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 1.380 ns cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~4 3 COMB LCCOMB_X36_Y25_N4 1 " "Info: 3: + IC(0.259 ns) + CELL(0.420 ns) = 1.380 ns; Loc. = LCCOMB_X36_Y25_N4; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { cpu_0:the_cpu_0|M_wr_data_unfiltered[7]~0 cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~4 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0.v" 4431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.416 ns) 2.044 ns cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~5 4 COMB LCCOMB_X36_Y25_N10 10 " "Info: 4: + IC(0.248 ns) + CELL(0.416 ns) = 2.044 ns; Loc. = LCCOMB_X36_Y25_N10; Fanout = 10; COMB Node = 'cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~4 cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~5 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0.v" 4431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 2.458 ns cpu_0:the_cpu_0\|E_src1\[0\]~1 5 COMB LCCOMB_X36_Y25_N6 7 " "Info: 5: + IC(0.264 ns) + CELL(0.150 ns) = 2.458 ns; Loc. = LCCOMB_X36_Y25_N6; Fanout = 7; COMB Node = 'cpu_0:the_cpu_0\|E_src1\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~5 cpu_0:the_cpu_0|E_src1[0]~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0.v" 3863 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.437 ns) 3.179 ns cpu_0:the_cpu_0\|Add8~0 6 COMB LCCOMB_X36_Y25_N16 3 " "Info: 6: + IC(0.284 ns) + CELL(0.437 ns) = 3.179 ns; Loc. = LCCOMB_X36_Y25_N16; Fanout = 3; COMB Node = 'cpu_0:the_cpu_0\|Add8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { cpu_0:the_cpu_0|E_src1[0]~1 cpu_0:the_cpu_0|Add8~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.393 ns) 4.251 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~1 7 COMB LCCOMB_X38_Y25_N16 1 " "Info: 7: + IC(0.679 ns) + CELL(0.393 ns) = 4.251 ns; Loc. = LCCOMB_X38_Y25_N16; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { cpu_0:the_cpu_0|Add8~0 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~1 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.322 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~3 8 COMB LCCOMB_X38_Y25_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.322 ns; Loc. = LCCOMB_X38_Y25_N18; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~1 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~3 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.393 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~5 9 COMB LCCOMB_X38_Y25_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.393 ns; Loc. = LCCOMB_X38_Y25_N20; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~3 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~5 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.464 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~7 10 COMB LCCOMB_X38_Y25_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.464 ns; Loc. = LCCOMB_X38_Y25_N22; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~5 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~7 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.535 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~9 11 COMB LCCOMB_X38_Y25_N24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.535 ns; Loc. = LCCOMB_X38_Y25_N24; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~7 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~9 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.606 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~11 12 COMB LCCOMB_X38_Y25_N26 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.606 ns; Loc. = LCCOMB_X38_Y25_N26; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~9 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~11 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.677 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~13 13 COMB LCCOMB_X38_Y25_N28 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.677 ns; Loc. = LCCOMB_X38_Y25_N28; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~11 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~13 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.823 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~15 14 COMB LCCOMB_X38_Y25_N30 1 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 4.823 ns; Loc. = LCCOMB_X38_Y25_N30; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~13 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~15 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.894 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~17 15 COMB LCCOMB_X38_Y24_N0 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.894 ns; Loc. = LCCOMB_X38_Y24_N0; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~15 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~17 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.965 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~19 16 COMB LCCOMB_X38_Y24_N2 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.965 ns; Loc. = LCCOMB_X38_Y24_N2; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~17 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~19 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.036 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~21 17 COMB LCCOMB_X38_Y24_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.036 ns; Loc. = LCCOMB_X38_Y24_N4; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~19 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~21 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.107 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~23 18 COMB LCCOMB_X38_Y24_N6 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.107 ns; Loc. = LCCOMB_X38_Y24_N6; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~21 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~23 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.178 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~25 19 COMB LCCOMB_X38_Y24_N8 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.178 ns; Loc. = LCCOMB_X38_Y24_N8; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~23 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~25 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.249 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~27 20 COMB LCCOMB_X38_Y24_N10 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.249 ns; Loc. = LCCOMB_X38_Y24_N10; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~25 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~27 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.320 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~29 21 COMB LCCOMB_X38_Y24_N12 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.320 ns; Loc. = LCCOMB_X38_Y24_N12; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~27 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~29 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.479 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~31 22 COMB LCCOMB_X38_Y24_N14 1 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 5.479 ns; Loc. = LCCOMB_X38_Y24_N14; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~29 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~31 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.550 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~33 23 COMB LCCOMB_X38_Y24_N16 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.550 ns; Loc. = LCCOMB_X38_Y24_N16; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~31 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~33 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.621 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~35 24 COMB LCCOMB_X38_Y24_N18 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.621 ns; Loc. = LCCOMB_X38_Y24_N18; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~33 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~35 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.692 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~37 25 COMB LCCOMB_X38_Y24_N20 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.692 ns; Loc. = LCCOMB_X38_Y24_N20; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~35 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~37 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.763 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~39 26 COMB LCCOMB_X38_Y24_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.763 ns; Loc. = LCCOMB_X38_Y24_N22; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~37 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~39 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.834 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~41 27 COMB LCCOMB_X38_Y24_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.834 ns; Loc. = LCCOMB_X38_Y24_N24; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~39 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~41 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.905 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~43 28 COMB LCCOMB_X38_Y24_N26 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 5.905 ns; Loc. = LCCOMB_X38_Y24_N26; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~41 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~43 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.976 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~45 29 COMB LCCOMB_X38_Y24_N28 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.976 ns; Loc. = LCCOMB_X38_Y24_N28; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~43 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~45 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.122 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~47 30 COMB LCCOMB_X38_Y24_N30 1 " "Info: 30: + IC(0.000 ns) + CELL(0.146 ns) = 6.122 ns; Loc. = LCCOMB_X38_Y24_N30; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~45 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~47 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.193 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~49 31 COMB LCCOMB_X38_Y23_N0 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.193 ns; Loc. = LCCOMB_X38_Y23_N0; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~47 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~49 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.264 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~51 32 COMB LCCOMB_X38_Y23_N2 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.264 ns; Loc. = LCCOMB_X38_Y23_N2; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~49 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~51 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.335 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~53 33 COMB LCCOMB_X38_Y23_N4 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.335 ns; Loc. = LCCOMB_X38_Y23_N4; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~51 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~53 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.406 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~55 34 COMB LCCOMB_X38_Y23_N6 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 6.406 ns; Loc. = LCCOMB_X38_Y23_N6; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~53 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~55 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.477 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~57 35 COMB LCCOMB_X38_Y23_N8 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 6.477 ns; Loc. = LCCOMB_X38_Y23_N8; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~55 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~57 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.548 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~59 36 COMB LCCOMB_X38_Y23_N10 1 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 6.548 ns; Loc. = LCCOMB_X38_Y23_N10; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~57 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~59 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.619 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~61 37 COMB LCCOMB_X38_Y23_N12 1 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 6.619 ns; Loc. = LCCOMB_X38_Y23_N12; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~59 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~61 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.778 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~63 38 COMB LCCOMB_X38_Y23_N14 1 " "Info: 38: + IC(0.000 ns) + CELL(0.159 ns) = 6.778 ns; Loc. = LCCOMB_X38_Y23_N14; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~61 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~63 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.188 ns cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~64 39 COMB LCCOMB_X38_Y23_N16 1 " "Info: 39: + IC(0.000 ns) + CELL(0.410 ns) = 7.188 ns; Loc. = LCCOMB_X38_Y23_N16; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~63 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~64 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.275 ns) 8.131 ns cpu_0:the_cpu_0\|E_br_result~0 40 COMB LCCOMB_X36_Y23_N30 3 " "Info: 40: + IC(0.668 ns) + CELL(0.275 ns) = 8.131 ns; Loc. = LCCOMB_X36_Y23_N30; Fanout = 3; COMB Node = 'cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~64 cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0.v" 3598 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 8.539 ns cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~4 41 COMB LCCOMB_X36_Y23_N18 4 " "Info: 41: + IC(0.258 ns) + CELL(0.150 ns) = 8.539 ns; Loc. = LCCOMB_X36_Y23_N18; Fanout = 4; COMB Node = 'cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { cpu_0:the_cpu_0|E_br_result~0 cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.366 ns) 9.831 ns cpu_0:the_cpu_0\|M_ienable_reg_irq0 42 REG LCFF_X31_Y23_N7 2 " "Info: 42: + IC(0.926 ns) + CELL(0.366 ns) = 9.831 ns; Loc. = LCFF_X31_Y23_N7; Fanout = 2; REG Node = 'cpu_0:the_cpu_0\|M_ienable_reg_irq0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0.v" 6521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.937 ns ( 60.39 % ) " "Info: Total cell delay = 5.937 ns ( 60.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.894 ns ( 39.61 % ) " "Info: Total interconnect delay = 3.894 ns ( 39.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.831 ns" { cpu_0:the_cpu_0|M_ctrl_shift_rot cpu_0:the_cpu_0|M_wr_data_unfiltered[7]~0 cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~4 cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~5 cpu_0:the_cpu_0|E_src1[0]~1 cpu_0:the_cpu_0|Add8~0 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~1 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~3 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~5 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~7 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~9 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~11 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~13 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~15 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~17 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~19 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~21 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~23 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~25 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~27 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~29 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~31 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~33 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~35 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~37 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~39 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~41 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~43 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~45 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~47 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~49 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~51 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~53 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~55 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~57 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~59 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~61 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~63 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~64 cpu_0:the_cpu_0|E_br_result~0 cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.831 ns" { cpu_0:the_cpu_0|M_ctrl_shift_rot {} cpu_0:the_cpu_0|M_wr_data_unfiltered[7]~0 {} cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~4 {} cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~5 {} cpu_0:the_cpu_0|E_src1[0]~1 {} cpu_0:the_cpu_0|Add8~0 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~1 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~3 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~5 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~7 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~9 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~11 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~13 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~15 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~17 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~19 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~21 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~23 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~25 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~27 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~29 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~31 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~33 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~35 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~37 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~39 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~41 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~43 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~45 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~47 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~49 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~51 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~53 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~55 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~57 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~59 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~61 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~63 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~64 {} cpu_0:the_cpu_0|E_br_result~0 {} cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 {} cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.308ns 0.259ns 0.248ns 0.264ns 0.284ns 0.679ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.668ns 0.258ns 0.926ns } { 0.000ns 0.393ns 0.420ns 0.416ns 0.150ns 0.437ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.038 ns - Smallest " "Info: - Smallest clock skew is 0.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 2.687 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_0\" to destination register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_0 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 4313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_0~clkctrl 2 COMB CLKCTRL_G2 2444 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2444; COMB Node = 'clk_0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_0 clk_0~clkctrl } "NODE_NAME" } } { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 4313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns cpu_0:the_cpu_0\|M_ienable_reg_irq0 3 REG LCFF_X31_Y23_N7 2 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X31_Y23_N7; Fanout = 2; REG Node = 'cpu_0:the_cpu_0\|M_ienable_reg_irq0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_0~clkctrl cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0.v" 6521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clk_0 clk_0~clkctrl cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 2.649 ns - Longest register " "Info: - Longest clock path from clock \"clk_0\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_0 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 4313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_0~clkctrl 2 COMB CLKCTRL_G2 2444 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2444; COMB Node = 'clk_0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_0 clk_0~clkctrl } "NODE_NAME" } } { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 4313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.649 ns cpu_0:the_cpu_0\|M_ctrl_shift_rot 3 REG LCFF_X36_Y25_N15 2 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X36_Y25_N15; Fanout = 2; REG Node = 'cpu_0:the_cpu_0\|M_ctrl_shift_rot'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { clk_0~clkctrl cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0.v" 4180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.98 % ) " "Info: Total cell delay = 1.536 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.113 ns ( 42.02 % ) " "Info: Total interconnect delay = 1.113 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk_0 clk_0~clkctrl cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} cpu_0:the_cpu_0|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clk_0 clk_0~clkctrl cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk_0 clk_0~clkctrl cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} cpu_0:the_cpu_0|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0.v" 4180 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0.v" 6521 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.831 ns" { cpu_0:the_cpu_0|M_ctrl_shift_rot cpu_0:the_cpu_0|M_wr_data_unfiltered[7]~0 cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~4 cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~5 cpu_0:the_cpu_0|E_src1[0]~1 cpu_0:the_cpu_0|Add8~0 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~1 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~3 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~5 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~7 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~9 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~11 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~13 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~15 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~17 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~19 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~21 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~23 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~25 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~27 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~29 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~31 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~33 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~35 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~37 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~39 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~41 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~43 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~45 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~47 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~49 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~51 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~53 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~55 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~57 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~59 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~61 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~63 cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~64 cpu_0:the_cpu_0|E_br_result~0 cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.831 ns" { cpu_0:the_cpu_0|M_ctrl_shift_rot {} cpu_0:the_cpu_0|M_wr_data_unfiltered[7]~0 {} cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~4 {} cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~5 {} cpu_0:the_cpu_0|E_src1[0]~1 {} cpu_0:the_cpu_0|Add8~0 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~1 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~3 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~5 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~7 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~9 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~11 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~13 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~15 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~17 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~19 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~21 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~23 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~25 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~27 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~29 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~31 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~33 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~35 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~37 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~39 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~41 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~43 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~45 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~47 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~49 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~51 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~53 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~55 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~57 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~59 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~61 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~63 {} cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~64 {} cpu_0:the_cpu_0|E_br_result~0 {} cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 {} cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.308ns 0.259ns 0.248ns 0.264ns 0.284ns 0.679ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.668ns 0.258ns 0.926ns } { 0.000ns 0.393ns 0.420ns 0.416ns 0.150ns 0.437ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.150ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clk_0 clk_0~clkctrl cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk_0 clk_0~clkctrl cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} cpu_0:the_cpu_0|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "altera_internal_jtag~UPDATEUSER register register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 500.0 MHz Internal " "Info: Clock \"altera_internal_jtag~UPDATEUSER\" Internal fmax is restricted to 500.0 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.951 ns + Longest register register " "Info: + Longest register to register delay is 0.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 1 REG LCFF_X25_Y17_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y17_N17; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.660 ns) 0.951 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 2 REG LCFF_X25_Y17_N31 2 " "Info: 2: + IC(0.291 ns) + CELL(0.660 ns) = 0.951 ns; Loc. = LCFF_X25_Y17_N31; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 69.40 % ) " "Info: Total cell delay = 0.660 ns ( 69.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.291 ns ( 30.60 % ) " "Info: Total interconnect delay = 0.291 ns ( 30.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.291ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER destination 5.100 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to destination register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.000 ns) 3.527 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(3.527 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 5.100 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 3 REG LCFF_X25_Y17_N31 2 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 5.100 ns; Loc. = LCFF_X25_Y17_N31; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.53 % ) " "Info: Total cell delay = 0.537 ns ( 10.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.563 ns ( 89.47 % ) " "Info: Total interconnect delay = 4.563 ns ( 89.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER source 5.100 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to source register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.000 ns) 3.527 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(3.527 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 5.100 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 3 REG LCFF_X25_Y17_N17 5 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 5.100 ns; Loc. = LCFF_X25_Y17_N17; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.53 % ) " "Info: Total cell delay = 0.537 ns ( 10.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.563 ns ( 89.47 % ) " "Info: Total interconnect delay = 4.563 ns ( 89.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.291ns } { 0.000ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } {  } {  } "" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~CLKDRUSER register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[1\] register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 462.32 MHz 2.163 ns Internal " "Info: Clock \"altera_internal_jtag~CLKDRUSER\" has Internal fmax of 462.32 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[1\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]\" (period= 2.163 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.949 ns + Longest register register " "Info: + Longest register to register delay is 1.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[1\] 1 REG LCFF_X21_Y17_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y17_N25; Fanout = 9; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.414 ns) 0.816 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~3 2 COMB LCCOMB_X21_Y17_N12 2 " "Info: 2: + IC(0.402 ns) + CELL(0.414 ns) = 0.816 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 2; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.975 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~5 3 COMB LCCOMB_X21_Y17_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 0.975 ns; Loc. = LCCOMB_X21_Y17_N14; Fanout = 2; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.046 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~7 4 COMB LCCOMB_X21_Y17_N16 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.046 ns; Loc. = LCCOMB_X21_Y17_N16; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.456 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~8 5 COMB LCCOMB_X21_Y17_N18 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.456 ns; Loc. = LCCOMB_X21_Y17_N18; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.865 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180~3 6 COMB LCCOMB_X21_Y17_N4 1 " "Info: 6: + IC(0.259 ns) + CELL(0.150 ns) = 1.865 ns; Loc. = LCCOMB_X21_Y17_N4; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~3 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 983 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.949 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 7 REG LCFF_X21_Y17_N5 6 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 1.949 ns; Loc. = LCFF_X21_Y17_N5; Fanout = 6; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 66.09 % ) " "Info: Total cell delay = 1.288 ns ( 66.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.661 ns ( 33.91 % ) " "Info: Total interconnect delay = 0.661 ns ( 33.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.949 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~3 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 0.402ns 0.000ns 0.000ns 0.000ns 0.259ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 4.730 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 4.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G1 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G1; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 4.730 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 3 REG LCFF_X21_Y17_N5 6 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 4.730 ns; Loc. = LCFF_X21_Y17_N5; Fanout = 6; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.35 % ) " "Info: Total cell delay = 0.537 ns ( 11.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.193 ns ( 88.65 % ) " "Info: Total interconnect delay = 4.193 ns ( 88.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 3.158ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER source 4.730 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to source register is 4.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G1 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G1; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 4.730 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[1\] 3 REG LCFF_X21_Y17_N25 9 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 4.730 ns; Loc. = LCFF_X21_Y17_N25; Fanout = 9; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.35 % ) " "Info: Total cell delay = 0.537 ns ( 11.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.193 ns ( 88.65 % ) " "Info: Total interconnect delay = 4.193 ns ( 88.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] {} } { 0.000ns 3.158ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 3.158ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] {} } { 0.000ns 3.158ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.949 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~3 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 0.402ns 0.000ns 0.000ns 0.000ns 0.259ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 3.158ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] {} } { 0.000ns 3.158ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "button_pio:the_button_pio\|readdata\[1\] in_port_to_the_button_pio\[1\] clk_0 6.006 ns register " "Info: tsu for register \"button_pio:the_button_pio\|readdata\[1\]\" (data pin = \"in_port_to_the_button_pio\[1\]\", clock pin = \"clk_0\") is 6.006 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.740 ns + Longest pin register " "Info: + Longest pin to register delay is 8.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns in_port_to_the_button_pio\[1\] 1 PIN PIN_J13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J13; Fanout = 2; PIN Node = 'in_port_to_the_button_pio\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_port_to_the_button_pio[1] } "NODE_NAME" } } { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 4314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.152 ns) + CELL(0.420 ns) 7.402 ns button_pio:the_button_pio\|read_mux_out\[1\]~0 2 COMB LCCOMB_X32_Y19_N12 1 " "Info: 2: + IC(6.152 ns) + CELL(0.420 ns) = 7.402 ns; Loc. = LCCOMB_X32_Y19_N12; Fanout = 1; COMB Node = 'button_pio:the_button_pio\|read_mux_out\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.572 ns" { in_port_to_the_button_pio[1] button_pio:the_button_pio|read_mux_out[1]~0 } "NODE_NAME" } } { "button_pio.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/button_pio.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.366 ns) 8.740 ns button_pio:the_button_pio\|readdata\[1\] 3 REG LCFF_X29_Y18_N9 1 " "Info: 3: + IC(0.972 ns) + CELL(0.366 ns) = 8.740 ns; Loc. = LCFF_X29_Y18_N9; Fanout = 1; REG Node = 'button_pio:the_button_pio\|readdata\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { button_pio:the_button_pio|read_mux_out[1]~0 button_pio:the_button_pio|readdata[1] } "NODE_NAME" } } { "button_pio.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/button_pio.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.616 ns ( 18.49 % ) " "Info: Total cell delay = 1.616 ns ( 18.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.124 ns ( 81.51 % ) " "Info: Total interconnect delay = 7.124 ns ( 81.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.740 ns" { in_port_to_the_button_pio[1] button_pio:the_button_pio|read_mux_out[1]~0 button_pio:the_button_pio|readdata[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.740 ns" { in_port_to_the_button_pio[1] {} in_port_to_the_button_pio[1]~combout {} button_pio:the_button_pio|read_mux_out[1]~0 {} button_pio:the_button_pio|readdata[1] {} } { 0.000ns 0.000ns 6.152ns 0.972ns } { 0.000ns 0.830ns 0.420ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "button_pio.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/button_pio.v" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 2.698 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_0 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 4313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_0~clkctrl 2 COMB CLKCTRL_G2 2444 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2444; COMB Node = 'clk_0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_0 clk_0~clkctrl } "NODE_NAME" } } { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 4313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns button_pio:the_button_pio\|readdata\[1\] 3 REG LCFF_X29_Y18_N9 1 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X29_Y18_N9; Fanout = 1; REG Node = 'button_pio:the_button_pio\|readdata\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk_0~clkctrl button_pio:the_button_pio|readdata[1] } "NODE_NAME" } } { "button_pio.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/button_pio.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clk_0 clk_0~clkctrl button_pio:the_button_pio|readdata[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} button_pio:the_button_pio|readdata[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.740 ns" { in_port_to_the_button_pio[1] button_pio:the_button_pio|read_mux_out[1]~0 button_pio:the_button_pio|readdata[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.740 ns" { in_port_to_the_button_pio[1] {} in_port_to_the_button_pio[1]~combout {} button_pio:the_button_pio|read_mux_out[1]~0 {} button_pio:the_button_pio|readdata[1] {} } { 0.000ns 0.000ns 6.152ns 0.972ns } { 0.000ns 0.830ns 0.420ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clk_0 clk_0~clkctrl button_pio:the_button_pio|readdata[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} button_pio:the_button_pio|readdata[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_0 LCD_E_from_the_lcd_display lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|lcd_display_control_slave_wait_counter\[1\] 12.438 ns register " "Info: tco from clock \"clk_0\" to destination pin \"LCD_E_from_the_lcd_display\" through register \"lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|lcd_display_control_slave_wait_counter\[1\]\" is 12.438 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 2.698 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to source register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_0 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 4313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_0~clkctrl 2 COMB CLKCTRL_G2 2444 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2444; COMB Node = 'clk_0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_0 clk_0~clkctrl } "NODE_NAME" } } { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 4313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|lcd_display_control_slave_wait_counter\[1\] 3 REG LCFF_X32_Y18_N25 5 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X32_Y18_N25; Fanout = 5; REG Node = 'lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|lcd_display_control_slave_wait_counter\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk_0~clkctrl lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1] } "NODE_NAME" } } { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 1911 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clk_0 clk_0~clkctrl lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 1911 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.490 ns + Longest register pin " "Info: + Longest register to pin delay is 9.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|lcd_display_control_slave_wait_counter\[1\] 1 REG LCFF_X32_Y18_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y18_N25; Fanout = 5; REG Node = 'lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|lcd_display_control_slave_wait_counter\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1] } "NODE_NAME" } } { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 1911 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.275 ns) 1.038 ns lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|LessThan2~0 2 COMB LCCOMB_X31_Y18_N22 1 " "Info: 2: + IC(0.763 ns) + CELL(0.275 ns) = 1.038 ns; Loc. = LCCOMB_X31_Y18_N22; Fanout = 1; COMB Node = 'lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|LessThan2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1] lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|LessThan2~0 } "NODE_NAME" } } { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 1868 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.389 ns) 2.746 ns lcd_display:the_lcd_display\|LCD_E~0 3 COMB LCCOMB_X35_Y19_N0 1 " "Info: 3: + IC(1.319 ns) + CELL(0.389 ns) = 2.746 ns; Loc. = LCCOMB_X35_Y19_N0; Fanout = 1; COMB Node = 'lcd_display:the_lcd_display\|LCD_E~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|LessThan2~0 lcd_display:the_lcd_display|LCD_E~0 } "NODE_NAME" } } { "lcd_display.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/lcd_display.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.420 ns) 4.089 ns lcd_display:the_lcd_display\|LCD_E~1 4 COMB LCCOMB_X30_Y20_N24 1 " "Info: 4: + IC(0.923 ns) + CELL(0.420 ns) = 4.089 ns; Loc. = LCCOMB_X30_Y20_N24; Fanout = 1; COMB Node = 'lcd_display:the_lcd_display\|LCD_E~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { lcd_display:the_lcd_display|LCD_E~0 lcd_display:the_lcd_display|LCD_E~1 } "NODE_NAME" } } { "lcd_display.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/lcd_display.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.389 ns) 4.945 ns lcd_display:the_lcd_display\|LCD_E~2 5 COMB LCCOMB_X30_Y20_N18 1 " "Info: 5: + IC(0.467 ns) + CELL(0.389 ns) = 4.945 ns; Loc. = LCCOMB_X30_Y20_N18; Fanout = 1; COMB Node = 'lcd_display:the_lcd_display\|LCD_E~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { lcd_display:the_lcd_display|LCD_E~1 lcd_display:the_lcd_display|LCD_E~2 } "NODE_NAME" } } { "lcd_display.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/lcd_display.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(2.768 ns) 9.490 ns LCD_E_from_the_lcd_display 6 PIN PIN_AB12 0 " "Info: 6: + IC(1.777 ns) + CELL(2.768 ns) = 9.490 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'LCD_E_from_the_lcd_display'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.545 ns" { lcd_display:the_lcd_display|LCD_E~2 LCD_E_from_the_lcd_display } "NODE_NAME" } } { "taj_lab1.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/taj_lab1.v" 4298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.241 ns ( 44.69 % ) " "Info: Total cell delay = 4.241 ns ( 44.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.249 ns ( 55.31 % ) " "Info: Total interconnect delay = 5.249 ns ( 55.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.490 ns" { lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1] lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|LessThan2~0 lcd_display:the_lcd_display|LCD_E~0 lcd_display:the_lcd_display|LCD_E~1 lcd_display:the_lcd_display|LCD_E~2 LCD_E_from_the_lcd_display } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.490 ns" { lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1] {} lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|LessThan2~0 {} lcd_display:the_lcd_display|LCD_E~0 {} lcd_display:the_lcd_display|LCD_E~1 {} lcd_display:the_lcd_display|LCD_E~2 {} LCD_E_from_the_lcd_display {} } { 0.000ns 0.763ns 1.319ns 0.923ns 0.467ns 1.777ns } { 0.000ns 0.275ns 0.389ns 0.420ns 0.389ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clk_0 clk_0~clkctrl lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.490 ns" { lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1] lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|LessThan2~0 lcd_display:the_lcd_display|LCD_E~0 lcd_display:the_lcd_display|LCD_E~1 lcd_display:the_lcd_display|LCD_E~2 LCD_E_from_the_lcd_display } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.490 ns" { lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1] {} lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|LessThan2~0 {} lcd_display:the_lcd_display|LCD_E~0 {} lcd_display:the_lcd_display|LCD_E~1 {} lcd_display:the_lcd_display|LCD_E~2 {} LCD_E_from_the_lcd_display {} } { 0.000ns 0.763ns 1.319ns 0.923ns 0.467ns 1.777ns } { 0.000ns 0.275ns 0.389ns 0.420ns 0.389ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[0\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.637 ns register " "Info: th for register \"cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[0\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.637 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.418 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 4.418 ns cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[0\] 3 REG LCFF_X23_Y26_N17 3 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 4.418 ns; Loc. = LCFF_X23_Y26_N17; Fanout = 3; REG Node = 'cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { altera_internal_jtag~TCKUTAPclkctrl cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.15 % ) " "Info: Total cell delay = 0.537 ns ( 12.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.881 ns ( 87.85 % ) " "Info: Total interconnect delay = 3.881 ns ( 87.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.418 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.418 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] {} } { 0.000ns 2.874ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.047 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 20; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.813 ns) + CELL(0.150 ns) 2.963 ns cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[0\]~5 2 COMB LCCOMB_X23_Y26_N16 1 " "Info: 2: + IC(2.813 ns) + CELL(0.150 ns) = 2.963 ns; Loc. = LCCOMB_X23_Y26_N16; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[0\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { altera_internal_jtag~TDIUTAP cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]~5 } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.047 ns cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[0\] 3 REG LCFF_X23_Y26_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.047 ns; Loc. = LCFF_X23_Y26_N17; Fanout = 3; REG Node = 'cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]~5 cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/jmarple/code/ece354/lab1/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 7.68 % ) " "Info: Total cell delay = 0.234 ns ( 7.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.813 ns ( 92.32 % ) " "Info: Total interconnect delay = 2.813 ns ( 92.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.047 ns" { altera_internal_jtag~TDIUTAP cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]~5 cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.047 ns" { altera_internal_jtag~TDIUTAP {} cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]~5 {} cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] {} } { 0.000ns 2.813ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.418 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.418 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] {} } { 0.000ns 2.874ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.047 ns" { altera_internal_jtag~TDIUTAP cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]~5 cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.047 ns" { altera_internal_jtag~TDIUTAP {} cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]~5 {} cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] {} } { 0.000ns 2.813ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 01 16:21:15 2016 " "Info: Processing ended: Mon Feb 01 16:21:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
