static T_1 F_1 ( char * V_1 )\r\n{\r\nif ( ! ( V_2 & V_3 ) ) {\r\nreturn ( FALSE ) ;\r\n}\r\nif ( V_4 ) {\r\nreturn ( TRUE ) ;\r\n}\r\nif ( V_1 &&\r\n( V_5 &&\r\nstrcmp ( V_5 , V_1 ) ) ) {\r\nreturn ( FALSE ) ;\r\n}\r\nif ( ( V_2 & V_6 ) &&\r\n! V_5 ) {\r\nreturn ( FALSE ) ;\r\n}\r\nreturn ( TRUE ) ;\r\n}\r\nstatic const char * F_2 ( T_2 type )\r\n{\r\nswitch ( type ) {\r\ncase V_7 :\r\nreturn L_1 ;\r\ncase V_8 :\r\nreturn L_2 ;\r\ncase V_9 :\r\nreturn L_3 ;\r\ndefault:\r\nreturn L_4 ;\r\n}\r\n}\r\nvoid\r\nF_3 ( T_2 type ,\r\nT_1 V_10 , T_1 * V_11 , char * V_12 )\r\n{\r\nF_4 ( V_13 ) ;\r\nif ( V_12 ) {\r\nF_5 ( ( V_14 ,\r\nL_5 ,\r\nF_2 ( type ) ,\r\nV_10 ? L_6 : L_7 , V_11 , V_12 ) ) ;\r\n} else {\r\nF_5 ( ( V_14 ,\r\nL_8 ,\r\nF_2 ( type ) ,\r\nV_10 ? L_6 : L_7 , V_11 ) ) ;\r\n}\r\n}\r\nvoid\r\nF_6 ( struct V_15 * V_16 ,\r\nunion V_17 * V_18 ,\r\nstruct V_19 * V_20 )\r\n{\r\nT_3 V_21 ;\r\nchar * V_12 = NULL ;\r\nT_1 V_22 = FALSE ;\r\nF_4 ( V_23 ) ;\r\nif ( V_16 ) {\r\nV_12 = F_7 ( V_16 , TRUE ) ;\r\n}\r\nV_21 = F_8 ( V_24 ) ;\r\nif ( F_9 ( V_21 ) ) {\r\ngoto exit;\r\n}\r\nV_22 = F_1 ( V_12 ) ;\r\nif ( V_22 && ! V_4 ) {\r\nV_4 = V_18 ;\r\nV_25 = V_26 ;\r\nV_27 = V_28 ;\r\nV_26 = V_29 ;\r\nV_28 = V_30 ;\r\nif ( V_31 ) {\r\nV_26 = V_31 ;\r\n}\r\nif ( V_32 ) {\r\nV_28 = V_32 ;\r\n}\r\n}\r\n( void ) F_10 ( V_24 ) ;\r\nexit:\r\nif ( V_22 ) {\r\nF_11 ( V_7 , TRUE ,\r\nV_18 ? V_18 -> V_33 . V_34 : NULL ,\r\nV_12 ) ;\r\n}\r\nif ( V_12 ) {\r\nF_12 ( V_12 ) ;\r\n}\r\n}\r\nvoid\r\nF_13 ( struct V_15 * V_16 ,\r\nunion V_17 * V_18 ,\r\nstruct V_19 * V_20 )\r\n{\r\nT_3 V_21 ;\r\nchar * V_12 = NULL ;\r\nT_1 V_22 ;\r\nF_4 ( V_35 ) ;\r\nif ( V_16 ) {\r\nV_12 = F_7 ( V_16 , TRUE ) ;\r\n}\r\nV_21 = F_8 ( V_24 ) ;\r\nif ( F_9 ( V_21 ) ) {\r\ngoto V_36;\r\n}\r\nV_22 = F_1 ( NULL ) ;\r\n( void ) F_10 ( V_24 ) ;\r\nif ( V_22 ) {\r\nF_11 ( V_7 , FALSE ,\r\nV_18 ? V_18 -> V_33 . V_34 : NULL ,\r\nV_12 ) ;\r\n}\r\nV_21 = F_8 ( V_24 ) ;\r\nif ( F_9 ( V_21 ) ) {\r\ngoto V_36;\r\n}\r\nif ( V_4 == V_18 ) {\r\nif ( V_2 & V_6 ) {\r\nV_5 = NULL ;\r\n}\r\nV_26 = V_25 ;\r\nV_28 = V_27 ;\r\nV_4 = NULL ;\r\n}\r\n( void ) F_10 ( V_24 ) ;\r\nV_36:\r\nif ( V_12 ) {\r\nF_12 ( V_12 ) ;\r\n}\r\n}\r\nvoid\r\nF_14 ( union V_37 * V_38 ,\r\nstruct V_19 * V_20 )\r\n{\r\nF_4 ( V_39 ) ;\r\nif ( F_1 ( NULL ) &&\r\n( V_2 & V_40 ) ) {\r\nF_11 ( V_8 , TRUE ,\r\nV_38 -> V_41 . V_11 , V_38 -> V_41 . V_42 ) ;\r\n}\r\n}\r\nvoid\r\nF_15 ( union V_37 * V_38 ,\r\nstruct V_19 * V_20 )\r\n{\r\nF_4 ( V_43 ) ;\r\nif ( F_1 ( NULL ) &&\r\n( V_2 & V_40 ) ) {\r\nF_11 ( V_8 , FALSE ,\r\nV_38 -> V_41 . V_11 , V_38 -> V_41 . V_42 ) ;\r\n}\r\n}
