#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14f70d3b0 .scope module, "CLOCK_DIV_TB" "CLOCK_DIV_TB" 2 3;
 .timescale -9 -12;
v0x14f71fb20_0 .net "clk_div_2_w", 0 0, L_0x14f71fdc0;  1 drivers
v0x14f71fbb0_0 .net "clk_div_4_w", 0 0, L_0x14f71fe70;  1 drivers
v0x14f71fc60_0 .net "clk_div_8_w", 0 0, L_0x14f71ff20;  1 drivers
v0x14f71fd30_0 .var "clk_sys", 0 0;
S_0x14f70c5b0 .scope module, "clk_div_2" "CLOCK_DIV" 2 19, 3 3 0, S_0x14f70d3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_sys";
    .port_info 1 /OUTPUT 1 "clk_div";
P_0x14f706d10 .param/l "CNT_START" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x14f706d50 .param/l "DIV_FACTOR" 0 3 5, +C4<00000000000000000000000000000010>;
P_0x14f706d90 .param/l "clk_cnt_max" 0 3 14, +C4<00000000000000000000000000000001>;
L_0x14f71fdc0 .functor BUFZ 1, v0x14f71ec80_0, C4<0>, C4<0>, C4<0>;
v0x14f70e260_0 .var "clk_cnt", 7 0;
v0x14f71ebe0_0 .net "clk_div", 0 0, L_0x14f71fdc0;  alias, 1 drivers
v0x14f71ec80_0 .var "clk_div_r", 0 0;
v0x14f71ed10_0 .net "clk_sys", 0 0, v0x14f71fd30_0;  1 drivers
E_0x14f70ddf0 .event posedge, v0x14f71ed10_0;
S_0x14f71eda0 .scope module, "clk_div_4" "CLOCK_DIV" 2 29, 3 3 0, S_0x14f70d3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_sys";
    .port_info 1 /OUTPUT 1 "clk_div";
P_0x14f71ef60 .param/l "CNT_START" 0 3 6, +C4<00000000000000000000000000000001>;
P_0x14f71efa0 .param/l "DIV_FACTOR" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x14f71efe0 .param/l "clk_cnt_max" 0 3 14, +C4<00000000000000000000000000000010>;
L_0x14f71fe70 .functor BUFZ 1, v0x14f71f330_0, C4<0>, C4<0>, C4<0>;
v0x14f71f1d0_0 .var "clk_cnt", 7 0;
v0x14f71f290_0 .net "clk_div", 0 0, L_0x14f71fe70;  alias, 1 drivers
v0x14f71f330_0 .var "clk_div_r", 0 0;
v0x14f71f3c0_0 .net "clk_sys", 0 0, v0x14f71fd30_0;  alias, 1 drivers
S_0x14f71f450 .scope module, "clk_div_8" "CLOCK_DIV" 2 39, 3 3 0, S_0x14f70d3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_sys";
    .port_info 1 /OUTPUT 1 "clk_div";
P_0x14f71f610 .param/l "CNT_START" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x14f71f650 .param/l "DIV_FACTOR" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x14f71f690 .param/l "clk_cnt_max" 0 3 14, +C4<00000000000000000000000000000100>;
L_0x14f71ff20 .functor BUFZ 1, v0x14f71f9f0_0, C4<0>, C4<0>, C4<0>;
v0x14f71f8a0_0 .var "clk_cnt", 7 0;
v0x14f71f950_0 .net "clk_div", 0 0, L_0x14f71ff20;  alias, 1 drivers
v0x14f71f9f0_0 .var "clk_div_r", 0 0;
v0x14f71fa80_0 .net "clk_sys", 0 0, v0x14f71fd30_0;  alias, 1 drivers
    .scope S_0x14f70c5b0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14f70e260_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f71ec80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x14f70c5b0;
T_1 ;
    %wait E_0x14f70ddf0;
    %load/vec4 v0x14f70e260_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14f70e260_0, 0;
    %load/vec4 v0x14f70e260_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x14f71ec80_0;
    %inv;
    %assign/vec4 v0x14f71ec80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14f70e260_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14f71eda0;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14f71f1d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f71f330_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x14f71eda0;
T_3 ;
    %wait E_0x14f70ddf0;
    %load/vec4 v0x14f71f1d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14f71f1d0_0, 0;
    %load/vec4 v0x14f71f1d0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.0, 5;
    %load/vec4 v0x14f71f330_0;
    %inv;
    %assign/vec4 v0x14f71f330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14f71f1d0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14f71f450;
T_4 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x14f71f8a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f71f9f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x14f71f450;
T_5 ;
    %wait E_0x14f70ddf0;
    %load/vec4 v0x14f71f8a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14f71f8a0_0, 0;
    %load/vec4 v0x14f71f8a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.0, 5;
    %load/vec4 v0x14f71f9f0_0;
    %inv;
    %assign/vec4 v0x14f71f9f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14f71f8a0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14f70d3b0;
T_6 ;
    %vpi_call 2 47 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14f70d3b0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x14f70d3b0;
T_7 ;
    %delay 100000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x14f70d3b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f71fd30_0, 0, 1;
T_8.0 ;
    %delay 1000, 0;
    %load/vec4 v0x14f71fd30_0;
    %inv;
    %store/vec4 v0x14f71fd30_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clock_div_tb.v";
    "clock_div.v";
