Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Feb 21 19:43:41 2019
| Host         : YuanJiacai running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    976.612        0.000                      0                 2116        0.071        0.000                      0                 2116      499.020        0.000                       0                   966  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        976.612        0.000                      0                 2116        0.071        0.000                      0                 2116      499.020        0.000                       0                   966  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      976.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             976.612ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 2.560ns (30.495%)  route 5.835ns (69.505%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 1002.657 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.650     2.944    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X39Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/Q
                         net (fo=9, routed)           2.047     5.447    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr[3]
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.571 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46/O
                         net (fo=1, routed)           0.000     5.571    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.972 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.972    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.086    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.200    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.314    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.428 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.428    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.542    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.876 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_19/O[1]
                         net (fo=1, routed)           0.805     7.681    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/e_overflow00_out[25]
    SLICE_X37Y96         LUT4 (Prop_lut4_I0_O)        0.303     7.984 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9/O
                         net (fo=2, routed)           0.810     8.794    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.918 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3/O
                         net (fo=9, routed)           1.357    10.275    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.399 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[9]_i_3/O
                         net (fo=1, routed)           0.816    11.215    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[9]_i_3_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I2_O)        0.124    11.339 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[9]_i_2/O
                         net (fo=1, routed)           0.000    11.339    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[9]_i_2_n_0
    SLICE_X37Y91         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.478  1002.657    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X37Y91         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[9]/C
                         clock pessimism              0.263  1002.920    
                         clock uncertainty          -15.000   987.920    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.031   987.951    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[9]
  -------------------------------------------------------------------
                         required time                        987.951    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                976.612    

Slack (MET) :             976.674ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 2.560ns (30.724%)  route 5.772ns (69.276%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 1002.656 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.650     2.944    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X39Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/Q
                         net (fo=9, routed)           2.047     5.447    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr[3]
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.571 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46/O
                         net (fo=1, routed)           0.000     5.571    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.972 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.972    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.086    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.200    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.314    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.428 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.428    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.542    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.876 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_19/O[1]
                         net (fo=1, routed)           0.805     7.681    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/e_overflow00_out[25]
    SLICE_X37Y96         LUT4 (Prop_lut4_I0_O)        0.303     7.984 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9/O
                         net (fo=2, routed)           0.810     8.794    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.918 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3/O
                         net (fo=9, routed)           1.251    10.169    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.293 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[0]_i_2/O
                         net (fo=1, routed)           0.860    11.152    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[0]_i_2_n_0
    SLICE_X37Y90         LUT5 (Prop_lut5_I2_O)        0.124    11.276 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    11.276    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[0]_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.477  1002.656    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X37Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[0]/C
                         clock pessimism              0.263  1002.919    
                         clock uncertainty          -15.000   987.919    
    SLICE_X37Y90         FDRE (Setup_fdre_C_D)        0.031   987.950    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        987.950    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                976.674    

Slack (MET) :             976.780ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.227ns  (logic 2.560ns (31.117%)  route 5.667ns (68.883%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 1002.657 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.650     2.944    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X39Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/Q
                         net (fo=9, routed)           2.047     5.447    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr[3]
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.571 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46/O
                         net (fo=1, routed)           0.000     5.571    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.972 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.972    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.086    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.200    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.314    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.428 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.428    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.542    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.876 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_19/O[1]
                         net (fo=1, routed)           0.805     7.681    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/e_overflow00_out[25]
    SLICE_X37Y96         LUT4 (Prop_lut4_I0_O)        0.303     7.984 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9/O
                         net (fo=2, routed)           0.810     8.794    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.918 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3/O
                         net (fo=9, routed)           1.185    10.103    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.227 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[8]_i_2/O
                         net (fo=1, routed)           0.820    11.047    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[8]_i_2_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I2_O)        0.124    11.171 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    11.171    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[8]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.478  1002.657    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X37Y91         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[8]/C
                         clock pessimism              0.263  1002.920    
                         clock uncertainty          -15.000   987.920    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.031   987.951    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[8]
  -------------------------------------------------------------------
                         required time                        987.951    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                976.780    

Slack (MET) :             976.909ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 2.560ns (31.624%)  route 5.535ns (68.376%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 1002.656 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.650     2.944    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X39Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/Q
                         net (fo=9, routed)           2.047     5.447    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr[3]
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.571 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46/O
                         net (fo=1, routed)           0.000     5.571    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.972 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.972    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.086    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.200    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.314    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.428 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.428    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.542    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.876 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_19/O[1]
                         net (fo=1, routed)           0.805     7.681    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/e_overflow00_out[25]
    SLICE_X37Y96         LUT4 (Prop_lut4_I0_O)        0.303     7.984 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9/O
                         net (fo=2, routed)           0.810     8.794    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.918 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3/O
                         net (fo=9, routed)           1.209    10.126    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.250 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[4]_i_2/O
                         net (fo=1, routed)           0.665    10.915    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[4]_i_2_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.124    11.039 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    11.039    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[4]_i_1_n_0
    SLICE_X37Y89         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.477  1002.656    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X37Y89         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[4]/C
                         clock pessimism              0.263  1002.919    
                         clock uncertainty          -15.000   987.919    
    SLICE_X37Y89         FDRE (Setup_fdre_C_D)        0.029   987.948    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[4]
  -------------------------------------------------------------------
                         required time                        987.948    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                976.909    

Slack (MET) :             977.005ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 2.560ns (32.001%)  route 5.440ns (67.999%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 1002.655 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.650     2.944    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X39Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/Q
                         net (fo=9, routed)           2.047     5.447    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr[3]
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.571 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46/O
                         net (fo=1, routed)           0.000     5.571    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.972 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.972    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.086    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.200    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.314    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.428 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.428    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.542    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.876 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_19/O[1]
                         net (fo=1, routed)           0.805     7.681    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/e_overflow00_out[25]
    SLICE_X37Y96         LUT4 (Prop_lut4_I0_O)        0.303     7.984 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9/O
                         net (fo=2, routed)           0.810     8.794    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.918 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3/O
                         net (fo=9, routed)           1.207    10.124    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.248 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[3]_i_2/O
                         net (fo=1, routed)           0.571    10.820    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[3]_i_2_n_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I2_O)        0.124    10.944 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.944    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[3]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.476  1002.655    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X37Y88         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[3]/C
                         clock pessimism              0.263  1002.918    
                         clock uncertainty          -15.000   987.918    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.031   987.949    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[3]
  -------------------------------------------------------------------
                         required time                        987.949    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                977.005    

Slack (MET) :             977.014ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 2.793ns (35.311%)  route 5.117ns (64.689%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 1002.657 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.699     2.993    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y95         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=5, routed)           1.639     5.088    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg0_reg[31][14]
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.212 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__0_i_13/O
                         net (fo=1, routed)           0.000     5.212    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__0_i_13_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.762 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.762    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__0_i_9_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.876 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.876    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__1_i_10_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.990 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.990    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__1_i_9_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.324 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__2_i_10/O[1]
                         net (fo=3, routed)           0.828     7.152    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg2[26]
    SLICE_X40Y97         LUT4 (Prop_lut4_I1_O)        0.303     7.455 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.455    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__2_i_7_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.005 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__2/CO[3]
                         net (fo=32, routed)          2.000    10.005    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg11_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.129 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg[4]_i_2/O
                         net (fo=1, routed)           0.650    10.779    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg[4]_i_2_n_0
    SLICE_X40Y92         LUT4 (Prop_lut4_I3_O)        0.124    10.903 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.903    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg[4]_i_1_n_0
    SLICE_X40Y92         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.478  1002.657    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X40Y92         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg_reg[4]/C
                         clock pessimism              0.229  1002.886    
                         clock uncertainty          -15.000   987.886    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.031   987.917    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg_reg[4]
  -------------------------------------------------------------------
                         required time                        987.917    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                977.014    

Slack (MET) :             977.036ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 2.452ns (30.776%)  route 5.515ns (69.224%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 1002.655 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.650     2.944    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X39Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/Q
                         net (fo=9, routed)           2.047     5.447    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr[3]
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.571 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46/O
                         net (fo=1, routed)           0.000     5.571    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.972 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.972    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.086    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.200    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.314    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.536 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6/O[0]
                         net (fo=2, routed)           0.971     7.507    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/e_overflow00_out[16]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.327     7.834 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[6]_i_6/O
                         net (fo=1, routed)           0.800     8.634    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[6]_i_6_n_0
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.332     8.966 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[6]_i_3/O
                         net (fo=2, routed)           1.039    10.005    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[6]_i_3_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.129 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[1]_i_2/O
                         net (fo=1, routed)           0.658    10.787    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[1]_i_2_n_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I2_O)        0.124    10.911 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    10.911    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[1]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.476  1002.655    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X37Y88         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[1]/C
                         clock pessimism              0.263  1002.918    
                         clock uncertainty          -15.000   987.918    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.029   987.947    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[1]
  -------------------------------------------------------------------
                         required time                        987.947    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                977.036    

Slack (MET) :             977.055ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 2.560ns (32.205%)  route 5.389ns (67.795%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 1002.656 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.650     2.944    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X39Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/Q
                         net (fo=9, routed)           2.047     5.447    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr[3]
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.571 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46/O
                         net (fo=1, routed)           0.000     5.571    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.972 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.972    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.086    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.200    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.314    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.428 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.428    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.542    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.876 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_19/O[1]
                         net (fo=1, routed)           0.805     7.681    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/e_overflow00_out[25]
    SLICE_X37Y96         LUT4 (Prop_lut4_I0_O)        0.303     7.984 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9/O
                         net (fo=2, routed)           0.810     8.794    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.918 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3/O
                         net (fo=9, routed)           1.063     9.980    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.104 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[5]_i_2/O
                         net (fo=1, routed)           0.665    10.769    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[5]_i_2_n_0
    SLICE_X37Y90         LUT5 (Prop_lut5_I2_O)        0.124    10.893 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.893    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[5]_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.477  1002.656    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X37Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[5]/C
                         clock pessimism              0.263  1002.919    
                         clock uncertainty          -15.000   987.919    
    SLICE_X37Y90         FDRE (Setup_fdre_C_D)        0.029   987.948    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[5]
  -------------------------------------------------------------------
                         required time                        987.948    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                977.055    

Slack (MET) :             977.092ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.879ns  (logic 2.793ns (35.449%)  route 5.086ns (64.551%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 1002.658 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.699     2.993    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y95         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=5, routed)           1.639     5.088    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg0_reg[31][14]
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.212 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__0_i_13/O
                         net (fo=1, routed)           0.000     5.212    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__0_i_13_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.762 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.762    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__0_i_9_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.876 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.876    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__1_i_10_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.990 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.990    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__1_i_9_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.324 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__2_i_10/O[1]
                         net (fo=3, routed)           0.828     7.152    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg2[26]
    SLICE_X40Y97         LUT4 (Prop_lut4_I1_O)        0.303     7.455 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.455    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__2_i_7_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.005 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg1_inferred__1_carry__2/CO[3]
                         net (fo=32, routed)          1.824     9.829    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg11_in
    SLICE_X41Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.953 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg[9]_i_2/O
                         net (fo=1, routed)           0.795    10.748    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg[9]_i_2_n_0
    SLICE_X42Y94         LUT4 (Prop_lut4_I2_O)        0.124    10.872 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.872    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg[9]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.479  1002.658    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X42Y94         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg_reg[9]/C
                         clock pessimism              0.229  1002.887    
                         clock uncertainty          -15.000   987.887    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.077   987.964    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_tim_cfg_reg[9]
  -------------------------------------------------------------------
                         required time                        987.964    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                977.092    

Slack (MET) :             977.277ns  (required time - arrival time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 2.560ns (33.125%)  route 5.168ns (66.875%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 1002.655 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.650     2.944    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X39Y90         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr_reg[3]/Q
                         net (fo=9, routed)           2.047     5.447    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_sta_addr[3]
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.571 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46/O
                         net (fo=1, routed)           0.000     5.571    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_46_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.972 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.972    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_29_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.086    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_12_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.200    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_24_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.314    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_10_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.428 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.428    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_6_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.542    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_18_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.876 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7_reg[9]_i_19/O[1]
                         net (fo=1, routed)           0.805     7.681    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/e_overflow00_out[25]
    SLICE_X37Y96         LUT4 (Prop_lut4_I0_O)        0.303     7.984 f  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9/O
                         net (fo=2, routed)           0.810     8.794    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_9_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.918 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3/O
                         net (fo=9, routed)           1.206    10.123    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/slv_reg7[9]_i_3_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.247 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[2]_i_2/O
                         net (fo=1, routed)           0.301    10.548    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[2]_i_2_n_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I2_O)        0.124    10.672 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    10.672    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr[2]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.476  1002.655    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X37Y88         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[2]/C
                         clock pessimism              0.263  1002.918    
                         clock uncertainty          -15.000   987.918    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.031   987.949    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        987.949    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                977.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.052%)  route 0.172ns (54.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.557     0.893    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data_reg[3]/Q
                         net (fo=4, routed)           0.172     1.206    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data[3]
    RAMB18_X2Y36         RAMB18E1                                     r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.866     1.232    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    RAMB18_X2Y36         RAMB18E1                                     r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.951    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.134    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.574     0.910    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.106    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X29Y89         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.842     1.208    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.078     0.988    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.655     0.991    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y104        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.128     1.119 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.059     1.178    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y104        SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.929     1.295    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y104        SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.059    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.574     0.910    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.106    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X29Y89         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.842     1.208    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.076     0.986    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.574     0.910    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.056     1.106    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X29Y89         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.842     1.208    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.075     0.985    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.781%)  route 0.223ns (61.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.557     0.893    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data_reg[2]/Q
                         net (fo=4, routed)           0.223     1.256    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data[2]
    RAMB18_X2Y36         RAMB18E1                                     r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.866     1.232    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    RAMB18_X2Y36         RAMB18E1                                     r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.951    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.134    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.753%)  route 0.223ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.557     0.893    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data_reg[1]/Q
                         net (fo=4, routed)           0.223     1.256    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/data[1]
    RAMB18_X2Y36         RAMB18E1                                     r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.866     1.232    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/s00_axi_aclk
    RAMB18_X2Y36         RAMB18E1                                     r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.951    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.134    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.038%)  route 0.185ns (52.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.656     0.992    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.185     1.341    system_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.885     1.251    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.574     0.910    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.106    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X29Y89         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.842     1.208    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.071     0.981    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.042%)  route 0.177ns (51.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.577     0.913    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y97         FDRE                                         r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.177     1.254    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y95         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.843     1.209    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y36    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y36    system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_sram_ctrl/inner_reg_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         1000.000    999.000    SLICE_X31Y90    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/C
Min Period        n/a     FDSE/C              n/a            1.000         1000.000    999.000    SLICE_X28Y94    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         1000.000    999.000    SLICE_X28Y94    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep/C
Min Period        n/a     FDSE/C              n/a            1.000         1000.000    999.000    SLICE_X28Y93    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/C
Min Period        n/a     FDSE/C              n/a            1.000         1000.000    999.000    SLICE_X31Y91    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__1/C
Min Period        n/a     FDSE/C              n/a            1.000         1000.000    999.000    SLICE_X31Y90    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2/C
Min Period        n/a     FDSE/C              n/a            1.000         1000.000    999.000    SLICE_X31Y93    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         500.000     499.020    SLICE_X30Y106   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         500.000     499.020    SLICE_X30Y106   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X26Y91    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X26Y91    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X32Y90    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         500.000     499.020    SLICE_X34Y83    system_i/rst_processing_system7_0_1M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X32Y90    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X32Y90    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X26Y91    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X26Y91    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X26Y97    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X26Y97    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X26Y97    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X26Y97    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X26Y87    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X26Y87    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X26Y87    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         500.000     499.020    SLICE_X26Y87    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         500.000     499.020    SLICE_X26Y104   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         500.000     499.020    SLICE_X26Y104   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK



