Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5e0d3cc07ce6483eb52c3dea2c49781a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bcd11_test_behav xil_defaultlib.bcd11_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'num' [H:/DL2137_Yiting/Lab07/bcd11.sv:21]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [H:/DL2137_Yiting/Lab07/bcd11.sv:21]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [H:/DL2137_Yiting/Lab07/bcd11.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [H:/DL2137_Yiting/Lab07/bcd11.sv:86]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'num' [H:/DL2137_Yiting/Lab07/bcd11.sv:61]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'num' [H:/DL2137_Yiting/Lab07/bcd11.sv:86]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
