Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Dec 26 15:16:15 2023
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_high_fanout_nets -file /home/binhkieudo/Workspace/Rocket/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/report/fanout.txt -timing -load_types -max_nets 25
| Design       : Arty100THarness
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

High Fan-out Nets Information

1. Fanout Summary
-----------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+
|                                                                                                                                                                                            |        |             |                 |                 |         Clock Enable        |          Set/Reset          |         Data & Other        |            Clock            |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| Net Name                                                                                                                                                                                   | Fanout | Driver Type | Worst Slack(ns) | Worst Delay(ns) | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| harnessSysPLLNode/inst/clk_out1                                                                                                                                                            |  11100 | BUFG        |             inf |           2.066 |     0 |  0 |              0 |     0 |  0 |              0 |     1 |  0 |              0 | 11045 | 20 |             34 |
| chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3                                                  |   1487 | LUT1        |           7.296 |           8.912 |     0 |  0 |              0 |  1467 | 18 |              0 |     2 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                          |    438 | FDRE        |           3.279 |           4.975 |   144 |  0 |              0 |     0 |  0 |              0 |   294 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                              |    430 | FDRE        |           2.452 |           6.557 |   132 |  0 |              0 |     0 |  0 |              0 |   298 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/saved_address_reg[6]_0                                                                                                 |    364 | LUT3        |           5.686 |           3.353 |     0 |  0 |              0 |     0 |  0 |              0 |   364 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_2                                                                                                      |    353 | LUT5        |           3.754 |           3.247 |     0 |  0 |              0 |     0 |  0 |              0 |   353 |  0 |              0 |     0 |  0 |              0 |
| harnessBinderReset_catcher/io_sync_reset_chain/output_chain/AR[0]                                                                                                                          |    345 | LUT1        |           9.955 |           7.861 |     0 |  0 |              0 |   345 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| mig/deint/deq_id[0]                                                                                                                                                                        |    345 | FDRE        |           8.818 |           7.507 |     0 |  0 |              0 |     0 |  0 |              0 |   345 |  0 |              0 |     0 |  0 |              0 |
| mig/deint/deq_id[1]                                                                                                                                                                        |    345 | FDRE        |           7.608 |           8.360 |     0 |  0 |              0 |     0 |  0 |              0 |   345 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                           |    290 | FDRE        |           5.196 |           5.342 |   144 |  0 |              0 |     0 |  0 |              0 |   146 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/Q[33]                                                                                                              |    238 | FDRE        |           9.683 |           3.823 |     0 |  0 |              0 |     0 |  0 |              0 |   238 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/Q[32]                                                                                                              |    236 | FDRE        |           9.510 |           6.037 |     0 |  0 |              0 |     0 |  0 |              0 |   236 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                                                                                     |    216 | LUT5        |           9.836 |           4.460 |     7 |  0 |              0 |     6 |  0 |              0 |   203 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                    |    197 | LUT6        |           3.945 |           1.852 |   192 |  0 |              0 |     0 |  0 |              0 |     5 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0                                                                |    192 | LUT4        |           4.062 |           2.949 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0                                                                |    192 | LUT4        |           3.945 |           3.142 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0                                                                |    192 | LUT5        |           3.779 |           4.238 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0                                                                 |    192 | LUT4        |           4.299 |           2.634 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0                                                                 |    192 | LUT4        |           3.971 |           2.994 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/Q[0]                                                                        |    186 | FDRE        |           3.488 |           3.348 |     0 |  0 |              0 |     0 |  0 |              0 |   186 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst_0 |    186 | LUT2        |           1.775 |           3.450 |     0 |  0 |              0 |     0 |  0 |              0 |   186 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/W0_addr[0]                                                                                                                |    179 | LUT6        |           8.915 |           2.935 |     0 |  0 |              0 |     0 |  0 |              0 |   179 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/W0_addr[1]                                                                                                                |    179 | LUT6        |           8.671 |           3.326 |     0 |  0 |              0 |     0 |  0 |              0 |   179 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/W0_addr[2]                                                                                                                |    179 | LUT6        |           8.401 |           3.150 |     0 |  0 |              0 |     0 |  0 |              0 |   179 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/W0_addr[3]                                                                                                                |    179 | LUT6        |           9.091 |           2.763 |     0 |  0 |              0 |     0 |  0 |              0 |   179 |  0 |              0 |     0 |  0 |              0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+


