#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[16][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n586.in[1] (.names)                                              0.939     3.333
n586.out[0] (.names)                                             0.261     3.594
ram[16][6].D[0] (.latch)                                         0.000     3.594
data arrival time                                                          3.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[16][6].clk[0] (.latch)                                       0.482     0.482
clock uncertainty                                                0.000     0.482
cell setup time                                                 -0.066     0.416
data required time                                                         0.416
--------------------------------------------------------------------------------
data required time                                                         0.416
data arrival time                                                         -3.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.178


#Path 2
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[17][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n626.in[1] (.names)                                              0.939     3.333
n626.out[0] (.names)                                             0.261     3.594
ram[17][6].D[0] (.latch)                                         0.000     3.594
data arrival time                                                          3.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[17][6].clk[0] (.latch)                                       0.482     0.482
clock uncertainty                                                0.000     0.482
cell setup time                                                 -0.066     0.416
data required time                                                         0.416
--------------------------------------------------------------------------------
data required time                                                         0.416
data arrival time                                                         -3.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.178


#Path 3
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[20][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n786.in[1] (.names)                                              0.939     3.333
n786.out[0] (.names)                                             0.261     3.594
ram[20][6].D[0] (.latch)                                         0.000     3.594
data arrival time                                                          3.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[20][6].clk[0] (.latch)                                       0.482     0.482
clock uncertainty                                                0.000     0.482
cell setup time                                                 -0.066     0.416
data required time                                                         0.416
--------------------------------------------------------------------------------
data required time                                                         0.416
data arrival time                                                         -3.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.178


#Path 4
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[21][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n826.in[1] (.names)                                              0.939     3.333
n826.out[0] (.names)                                             0.261     3.594
ram[21][6].D[0] (.latch)                                         0.000     3.594
data arrival time                                                          3.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[21][6].clk[0] (.latch)                                       0.482     0.482
clock uncertainty                                                0.000     0.482
cell setup time                                                 -0.066     0.416
data required time                                                         0.416
--------------------------------------------------------------------------------
data required time                                                         0.416
data arrival time                                                         -3.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.178


#Path 5
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[18][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n666.in[1] (.names)                                              0.956     3.350
n666.out[0] (.names)                                             0.261     3.611
ram[18][6].D[0] (.latch)                                         0.000     3.611
data arrival time                                                          3.611

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[18][6].clk[0] (.latch)                                       0.530     0.530
clock uncertainty                                                0.000     0.530
cell setup time                                                 -0.066     0.464
data required time                                                         0.464
--------------------------------------------------------------------------------
data required time                                                         0.464
data arrival time                                                         -3.611
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.147


#Path 6
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[19][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n706.in[1] (.names)                                              0.956     3.350
n706.out[0] (.names)                                             0.261     3.611
ram[19][6].D[0] (.latch)                                         0.000     3.611
data arrival time                                                          3.611

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[19][6].clk[0] (.latch)                                       0.530     0.530
clock uncertainty                                                0.000     0.530
cell setup time                                                 -0.066     0.464
data required time                                                         0.464
--------------------------------------------------------------------------------
data required time                                                         0.464
data arrival time                                                         -3.611
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.147


#Path 7
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[22][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n866.in[1] (.names)                                              0.956     3.350
n866.out[0] (.names)                                             0.261     3.611
ram[22][6].D[0] (.latch)                                         0.000     3.611
data arrival time                                                          3.611

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[22][6].clk[0] (.latch)                                       0.530     0.530
clock uncertainty                                                0.000     0.530
cell setup time                                                 -0.066     0.464
data required time                                                         0.464
--------------------------------------------------------------------------------
data required time                                                         0.464
data arrival time                                                         -3.611
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.147


#Path 8
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[23][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n906.in[1] (.names)                                              0.956     3.350
n906.out[0] (.names)                                             0.261     3.611
ram[23][6].D[0] (.latch)                                         0.000     3.611
data arrival time                                                          3.611

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[23][6].clk[0] (.latch)                                       0.530     0.530
clock uncertainty                                                0.000     0.530
cell setup time                                                 -0.066     0.464
data required time                                                         0.464
--------------------------------------------------------------------------------
data required time                                                         0.464
data arrival time                                                         -3.611
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.147


#Path 9
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[27][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1066.in[1] (.names)                                             0.936     3.330
n1066.out[0] (.names)                                            0.261     3.591
ram[27][6].D[0] (.latch)                                         0.000     3.591
data arrival time                                                          3.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[27][6].clk[0] (.latch)                                       0.597     0.597
clock uncertainty                                                0.000     0.597
cell setup time                                                 -0.066     0.531
data required time                                                         0.531
--------------------------------------------------------------------------------
data required time                                                         0.531
data arrival time                                                         -3.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.059


#Path 10
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[29][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1146.in[1] (.names)                                             0.780     3.174
n1146.out[0] (.names)                                            0.261     3.435
ram[29][6].D[0] (.latch)                                         0.000     3.435
data arrival time                                                          3.435

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[29][6].clk[0] (.latch)                                       0.460     0.460
clock uncertainty                                                0.000     0.460
cell setup time                                                 -0.066     0.394
data required time                                                         0.394
--------------------------------------------------------------------------------
data required time                                                         0.394
data arrival time                                                         -3.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.042


#Path 11
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[60][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2546.in[1] (.names)                                             0.771     3.164
n2546.out[0] (.names)                                            0.261     3.425
ram[60][6].D[0] (.latch)                                         0.000     3.425
data arrival time                                                          3.425

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[60][6].clk[0] (.latch)                                       0.460     0.460
clock uncertainty                                                0.000     0.460
cell setup time                                                 -0.066     0.394
data required time                                                         0.394
--------------------------------------------------------------------------------
data required time                                                         0.394
data arrival time                                                         -3.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.032


#Path 12
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[46][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1906.in[1] (.names)                                             0.771     3.164
n1906.out[0] (.names)                                            0.261     3.425
ram[46][6].D[0] (.latch)                                         0.000     3.425
data arrival time                                                          3.425

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[46][6].clk[0] (.latch)                                       0.460     0.460
clock uncertainty                                                0.000     0.460
cell setup time                                                 -0.066     0.394
data required time                                                         0.394
--------------------------------------------------------------------------------
data required time                                                         0.394
data arrival time                                                         -3.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.032


#Path 13
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[56][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2346.in[1] (.names)                                             0.771     3.164
n2346.out[0] (.names)                                            0.261     3.425
ram[56][6].D[0] (.latch)                                         0.000     3.425
data arrival time                                                          3.425

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[56][6].clk[0] (.latch)                                       0.460     0.460
clock uncertainty                                                0.000     0.460
cell setup time                                                 -0.066     0.394
data required time                                                         0.394
--------------------------------------------------------------------------------
data required time                                                         0.394
data arrival time                                                         -3.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.032


#Path 14
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[57][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2386.in[1] (.names)                                             0.771     3.164
n2386.out[0] (.names)                                            0.261     3.425
ram[57][6].D[0] (.latch)                                         0.000     3.425
data arrival time                                                          3.425

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[57][6].clk[0] (.latch)                                       0.460     0.460
clock uncertainty                                                0.000     0.460
cell setup time                                                 -0.066     0.394
data required time                                                         0.394
--------------------------------------------------------------------------------
data required time                                                         0.394
data arrival time                                                         -3.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.032


#Path 15
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[61][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2586.in[1] (.names)                                             0.771     3.164
n2586.out[0] (.names)                                            0.261     3.425
ram[61][6].D[0] (.latch)                                         0.000     3.425
data arrival time                                                          3.425

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[61][6].clk[0] (.latch)                                       0.460     0.460
clock uncertainty                                                0.000     0.460
cell setup time                                                 -0.066     0.394
data required time                                                         0.394
--------------------------------------------------------------------------------
data required time                                                         0.394
data arrival time                                                         -3.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.032


#Path 16
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[49][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2026.in[1] (.names)                                             0.775     3.169
n2026.out[0] (.names)                                            0.261     3.430
ram[49][6].D[0] (.latch)                                         0.000     3.430
data arrival time                                                          3.430

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[49][6].clk[0] (.latch)                                       0.474     0.474
clock uncertainty                                                0.000     0.474
cell setup time                                                 -0.066     0.408
data required time                                                         0.408
--------------------------------------------------------------------------------
data required time                                                         0.408
data arrival time                                                         -3.430
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.022


#Path 17
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[52][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2186.in[1] (.names)                                             0.775     3.169
n2186.out[0] (.names)                                            0.261     3.430
ram[52][6].D[0] (.latch)                                         0.000     3.430
data arrival time                                                          3.430

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[52][6].clk[0] (.latch)                                       0.474     0.474
clock uncertainty                                                0.000     0.474
cell setup time                                                 -0.066     0.408
data required time                                                         0.408
--------------------------------------------------------------------------------
data required time                                                         0.408
data arrival time                                                         -3.430
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.022


#Path 18
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[42][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1746.in[1] (.names)                                             0.689     3.083
n1746.out[0] (.names)                                            0.261     3.344
ram[42][6].D[0] (.latch)                                         0.000     3.344
data arrival time                                                          3.344

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[42][6].clk[0] (.latch)                                       0.391     0.391
clock uncertainty                                                0.000     0.391
cell setup time                                                 -0.066     0.325
data required time                                                         0.325
--------------------------------------------------------------------------------
data required time                                                         0.325
data arrival time                                                         -3.344
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.018


#Path 19
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[47][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1946.in[1] (.names)                                             0.689     3.083
n1946.out[0] (.names)                                            0.261     3.344
ram[47][6].D[0] (.latch)                                         0.000     3.344
data arrival time                                                          3.344

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[47][6].clk[0] (.latch)                                       0.391     0.391
clock uncertainty                                                0.000     0.391
cell setup time                                                 -0.066     0.325
data required time                                                         0.325
--------------------------------------------------------------------------------
data required time                                                         0.325
data arrival time                                                         -3.344
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.018


#Path 20
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[13][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n461.in[1] (.names)                                              0.540     2.934
n461.out[0] (.names)                                             0.261     3.195
ram[13][5].D[0] (.latch)                                         0.000     3.195
data arrival time                                                          3.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[13][5].clk[0] (.latch)                                       0.257     0.257
clock uncertainty                                                0.000     0.257
cell setup time                                                 -0.066     0.191
data required time                                                         0.191
--------------------------------------------------------------------------------
data required time                                                         0.191
data arrival time                                                         -3.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.004


#Path 21
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[9][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n2821.in[1] (.names)                                             0.540     2.934
n2821.out[0] (.names)                                            0.261     3.195
ram[9][5].D[0] (.latch)                                          0.000     3.195
data arrival time                                                          3.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[9][5].clk[0] (.latch)                                        0.257     0.257
clock uncertainty                                                0.000     0.257
cell setup time                                                 -0.066     0.191
data required time                                                         0.191
--------------------------------------------------------------------------------
data required time                                                         0.191
data arrival time                                                         -3.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.004


#Path 22
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[8][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n2781.in[1] (.names)                                             0.540     2.934
n2781.out[0] (.names)                                            0.261     3.195
ram[8][5].D[0] (.latch)                                          0.000     3.195
data arrival time                                                          3.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[8][5].clk[0] (.latch)                                        0.257     0.257
clock uncertainty                                                0.000     0.257
cell setup time                                                 -0.066     0.191
data required time                                                         0.191
--------------------------------------------------------------------------------
data required time                                                         0.191
data arrival time                                                         -3.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.004


#Path 23
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[59][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2466.in[1] (.names)                                             0.808     3.202
n2466.out[0] (.names)                                            0.261     3.463
ram[59][6].D[0] (.latch)                                         0.000     3.463
data arrival time                                                          3.463

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[59][6].clk[0] (.latch)                                       0.537     0.537
clock uncertainty                                                0.000     0.537
cell setup time                                                 -0.066     0.471
data required time                                                         0.471
--------------------------------------------------------------------------------
data required time                                                         0.471
data arrival time                                                         -3.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.991


#Path 24
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[62][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2626.in[1] (.names)                                             0.808     3.202
n2626.out[0] (.names)                                            0.261     3.463
ram[62][6].D[0] (.latch)                                         0.000     3.463
data arrival time                                                          3.463

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[62][6].clk[0] (.latch)                                       0.537     0.537
clock uncertainty                                                0.000     0.537
cell setup time                                                 -0.066     0.471
data required time                                                         0.471
--------------------------------------------------------------------------------
data required time                                                         0.471
data arrival time                                                         -3.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.991


#Path 25
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[63][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2666.in[1] (.names)                                             0.808     3.202
n2666.out[0] (.names)                                            0.261     3.463
ram[63][6].D[0] (.latch)                                         0.000     3.463
data arrival time                                                          3.463

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[63][6].clk[0] (.latch)                                       0.537     0.537
clock uncertainty                                                0.000     0.537
cell setup time                                                 -0.066     0.471
data required time                                                         0.471
--------------------------------------------------------------------------------
data required time                                                         0.471
data arrival time                                                         -3.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.991


#Path 26
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[36][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1466.in[1] (.names)                                             0.647     3.041
n1466.out[0] (.names)                                            0.261     3.302
ram[36][6].D[0] (.latch)                                         0.000     3.302
data arrival time                                                          3.302

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[36][6].clk[0] (.latch)                                       0.392     0.392
clock uncertainty                                                0.000     0.392
cell setup time                                                 -0.066     0.326
data required time                                                         0.326
--------------------------------------------------------------------------------
data required time                                                         0.326
data arrival time                                                         -3.302
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.976


#Path 27
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[33][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1346.in[1] (.names)                                             0.647     3.041
n1346.out[0] (.names)                                            0.261     3.302
ram[33][6].D[0] (.latch)                                         0.000     3.302
data arrival time                                                          3.302

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[33][6].clk[0] (.latch)                                       0.392     0.392
clock uncertainty                                                0.000     0.392
cell setup time                                                 -0.066     0.326
data required time                                                         0.326
--------------------------------------------------------------------------------
data required time                                                         0.326
data arrival time                                                         -3.302
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.976


#Path 28
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[58][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2426.in[1] (.names)                                             0.741     3.135
n2426.out[0] (.names)                                            0.261     3.396
ram[58][6].D[0] (.latch)                                         0.000     3.396
data arrival time                                                          3.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[58][6].clk[0] (.latch)                                       0.492     0.492
clock uncertainty                                                0.000     0.492
cell setup time                                                 -0.066     0.426
data required time                                                         0.426
--------------------------------------------------------------------------------
data required time                                                         0.426
data arrival time                                                         -3.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.970


#Path 29
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[32][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1306.in[1] (.names)                                             0.571     2.965
n1306.out[0] (.names)                                            0.261     3.226
ram[32][6].D[0] (.latch)                                         0.000     3.226
data arrival time                                                          3.226

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[32][6].clk[0] (.latch)                                       0.324     0.324
clock uncertainty                                                0.000     0.324
cell setup time                                                 -0.066     0.258
data required time                                                         0.258
--------------------------------------------------------------------------------
data required time                                                         0.258
data arrival time                                                         -3.226
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.968


#Path 30
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[30][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1226.in[1] (.names)                                             0.741     3.135
n1226.out[0] (.names)                                            0.261     3.396
ram[30][6].D[0] (.latch)                                         0.000     3.396
data arrival time                                                          3.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[30][6].clk[0] (.latch)                                       0.497     0.497
clock uncertainty                                                0.000     0.497
cell setup time                                                 -0.066     0.431
data required time                                                         0.431
--------------------------------------------------------------------------------
data required time                                                         0.431
data arrival time                                                         -3.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.965


#Path 31
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[34][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1386.in[1] (.names)                                             0.741     3.135
n1386.out[0] (.names)                                            0.261     3.396
ram[34][6].D[0] (.latch)                                         0.000     3.396
data arrival time                                                          3.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[34][6].clk[0] (.latch)                                       0.497     0.497
clock uncertainty                                                0.000     0.497
cell setup time                                                 -0.066     0.431
data required time                                                         0.431
--------------------------------------------------------------------------------
data required time                                                         0.431
data arrival time                                                         -3.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.965


#Path 32
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[35][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1426.in[1] (.names)                                             0.741     3.135
n1426.out[0] (.names)                                            0.261     3.396
ram[35][6].D[0] (.latch)                                         0.000     3.396
data arrival time                                                          3.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[35][6].clk[0] (.latch)                                       0.497     0.497
clock uncertainty                                                0.000     0.497
cell setup time                                                 -0.066     0.431
data required time                                                         0.431
--------------------------------------------------------------------------------
data required time                                                         0.431
data arrival time                                                         -3.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.965


#Path 33
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[38][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1546.in[1] (.names)                                             0.741     3.135
n1546.out[0] (.names)                                            0.261     3.396
ram[38][6].D[0] (.latch)                                         0.000     3.396
data arrival time                                                          3.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[38][6].clk[0] (.latch)                                       0.497     0.497
clock uncertainty                                                0.000     0.497
cell setup time                                                 -0.066     0.431
data required time                                                         0.431
--------------------------------------------------------------------------------
data required time                                                         0.431
data arrival time                                                         -3.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.965


#Path 34
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[39][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1586.in[1] (.names)                                             0.741     3.135
n1586.out[0] (.names)                                            0.261     3.396
ram[39][6].D[0] (.latch)                                         0.000     3.396
data arrival time                                                          3.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[39][6].clk[0] (.latch)                                       0.497     0.497
clock uncertainty                                                0.000     0.497
cell setup time                                                 -0.066     0.431
data required time                                                         0.431
--------------------------------------------------------------------------------
data required time                                                         0.431
data arrival time                                                         -3.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.965


#Path 35
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[43][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1786.in[1] (.names)                                             0.700     3.094
n1786.out[0] (.names)                                            0.261     3.355
ram[43][6].D[0] (.latch)                                         0.000     3.355
data arrival time                                                          3.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[43][6].clk[0] (.latch)                                       0.458     0.458
clock uncertainty                                                0.000     0.458
cell setup time                                                 -0.066     0.392
data required time                                                         0.392
--------------------------------------------------------------------------------
data required time                                                         0.392
data arrival time                                                         -3.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.963


#Path 36
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[28][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1106.in[1] (.names)                                             0.700     3.094
n1106.out[0] (.names)                                            0.261     3.355
ram[28][6].D[0] (.latch)                                         0.000     3.355
data arrival time                                                          3.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[28][6].clk[0] (.latch)                                       0.459     0.459
clock uncertainty                                                0.000     0.459
cell setup time                                                 -0.066     0.393
data required time                                                         0.393
--------------------------------------------------------------------------------
data required time                                                         0.393
data arrival time                                                         -3.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.962


#Path 37
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[24][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n946.in[1] (.names)                                              0.700     3.094
n946.out[0] (.names)                                             0.261     3.355
ram[24][6].D[0] (.latch)                                         0.000     3.355
data arrival time                                                          3.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[24][6].clk[0] (.latch)                                       0.459     0.459
clock uncertainty                                                0.000     0.459
cell setup time                                                 -0.066     0.393
data required time                                                         0.393
--------------------------------------------------------------------------------
data required time                                                         0.393
data arrival time                                                         -3.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.962


#Path 38
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[53][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2226.in[1] (.names)                                             0.623     3.017
n2226.out[0] (.names)                                            0.261     3.278
ram[53][6].D[0] (.latch)                                         0.000     3.278
data arrival time                                                          3.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[53][6].clk[0] (.latch)                                       0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.946


#Path 39
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[43][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1781.in[1] (.names)                                             0.610     3.003
n1781.out[0] (.names)                                            0.261     3.264
ram[43][5].D[0] (.latch)                                         0.000     3.264
data arrival time                                                          3.264

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[43][5].clk[0] (.latch)                                       0.393     0.393
clock uncertainty                                                0.000     0.393
cell setup time                                                 -0.066     0.327
data required time                                                         0.327
--------------------------------------------------------------------------------
data required time                                                         0.327
data arrival time                                                         -3.264
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.938


#Path 40
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[46][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1901.in[1] (.names)                                             0.610     3.003
n1901.out[0] (.names)                                            0.261     3.264
ram[46][5].D[0] (.latch)                                         0.000     3.264
data arrival time                                                          3.264

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[46][5].clk[0] (.latch)                                       0.393     0.393
clock uncertainty                                                0.000     0.393
cell setup time                                                 -0.066     0.327
data required time                                                         0.327
--------------------------------------------------------------------------------
data required time                                                         0.327
data arrival time                                                         -3.264
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.938


#Path 41
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[47][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1941.in[1] (.names)                                             0.610     3.003
n1941.out[0] (.names)                                            0.261     3.264
ram[47][5].D[0] (.latch)                                         0.000     3.264
data arrival time                                                          3.264

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[47][5].clk[0] (.latch)                                       0.393     0.393
clock uncertainty                                                0.000     0.393
cell setup time                                                 -0.066     0.327
data required time                                                         0.327
--------------------------------------------------------------------------------
data required time                                                         0.327
data arrival time                                                         -3.264
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.938


#Path 42
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[25][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n986.in[1] (.names)                                              0.741     3.135
n986.out[0] (.names)                                             0.261     3.396
ram[25][6].D[0] (.latch)                                         0.000     3.396
data arrival time                                                          3.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[25][6].clk[0] (.latch)                                       0.526     0.526
clock uncertainty                                                0.000     0.526
cell setup time                                                 -0.066     0.460
data required time                                                         0.460
--------------------------------------------------------------------------------
data required time                                                         0.460
data arrival time                                                         -3.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.936


#Path 43
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[26][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1026.in[1] (.names)                                             0.733     3.127
n1026.out[0] (.names)                                            0.261     3.388
ram[26][6].D[0] (.latch)                                         0.000     3.388
data arrival time                                                          3.388

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[26][6].clk[0] (.latch)                                       0.537     0.537
clock uncertainty                                                0.000     0.537
cell setup time                                                 -0.066     0.471
data required time                                                         0.471
--------------------------------------------------------------------------------
data required time                                                         0.471
data arrival time                                                         -3.388
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.917


#Path 44
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[31][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1266.in[1] (.names)                                             0.733     3.127
n1266.out[0] (.names)                                            0.261     3.388
ram[31][6].D[0] (.latch)                                         0.000     3.388
data arrival time                                                          3.388

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[31][6].clk[0] (.latch)                                       0.537     0.537
clock uncertainty                                                0.000     0.537
cell setup time                                                 -0.066     0.471
data required time                                                         0.471
--------------------------------------------------------------------------------
data required time                                                         0.471
data arrival time                                                         -3.388
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.917


#Path 45
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[12][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1300_.in[4] (.names)                              0.100     2.133
$abc$2770$new_n1300_.out[0] (.names)                             0.261     2.394
n431.in[1] (.names)                                              0.569     2.963
n431.out[0] (.names)                                             0.261     3.224
ram[12][7].D[0] (.latch)                                         0.000     3.224
data arrival time                                                          3.224

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[12][7].clk[0] (.latch)                                       0.381     0.381
clock uncertainty                                                0.000     0.381
cell setup time                                                 -0.066     0.315
data required time                                                         0.315
--------------------------------------------------------------------------------
data required time                                                         0.315
data arrival time                                                         -3.224
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.909


#Path 46
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[8][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1300_.in[4] (.names)                              0.100     2.133
$abc$2770$new_n1300_.out[0] (.names)                             0.261     2.394
n2791.in[1] (.names)                                             0.569     2.963
n2791.out[0] (.names)                                            0.261     3.224
ram[8][7].D[0] (.latch)                                          0.000     3.224
data arrival time                                                          3.224

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[8][7].clk[0] (.latch)                                        0.381     0.381
clock uncertainty                                                0.000     0.381
cell setup time                                                 -0.066     0.315
data required time                                                         0.315
--------------------------------------------------------------------------------
data required time                                                         0.315
data arrival time                                                         -3.224
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.909


#Path 47
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[9][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1300_.in[4] (.names)                              0.100     2.133
$abc$2770$new_n1300_.out[0] (.names)                             0.261     2.394
n2831.in[1] (.names)                                             0.569     2.963
n2831.out[0] (.names)                                            0.261     3.224
ram[9][7].D[0] (.latch)                                          0.000     3.224
data arrival time                                                          3.224

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[9][7].clk[0] (.latch)                                        0.381     0.381
clock uncertainty                                                0.000     0.381
cell setup time                                                 -0.066     0.315
data required time                                                         0.315
--------------------------------------------------------------------------------
data required time                                                         0.315
data arrival time                                                         -3.224
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.909


#Path 48
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[51][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2146.in[1] (.names)                                             0.666     3.060
n2146.out[0] (.names)                                            0.261     3.321
ram[51][6].D[0] (.latch)                                         0.000     3.321
data arrival time                                                          3.321

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[51][6].clk[0] (.latch)                                       0.490     0.490
clock uncertainty                                                0.000     0.490
cell setup time                                                 -0.066     0.424
data required time                                                         0.424
--------------------------------------------------------------------------------
data required time                                                         0.424
data arrival time                                                         -3.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.897


#Path 49
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[54][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2266.in[1] (.names)                                             0.666     3.060
n2266.out[0] (.names)                                            0.261     3.321
ram[54][6].D[0] (.latch)                                         0.000     3.321
data arrival time                                                          3.321

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[54][6].clk[0] (.latch)                                       0.490     0.490
clock uncertainty                                                0.000     0.490
cell setup time                                                 -0.066     0.424
data required time                                                         0.424
--------------------------------------------------------------------------------
data required time                                                         0.424
data arrival time                                                         -3.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.897


#Path 50
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[55][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2306.in[1] (.names)                                             0.666     3.060
n2306.out[0] (.names)                                            0.261     3.321
ram[55][6].D[0] (.latch)                                         0.000     3.321
data arrival time                                                          3.321

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[55][6].clk[0] (.latch)                                       0.490     0.490
clock uncertainty                                                0.000     0.490
cell setup time                                                 -0.066     0.424
data required time                                                         0.424
--------------------------------------------------------------------------------
data required time                                                         0.424
data arrival time                                                         -3.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.897


#Path 51
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[48][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1986.in[1] (.names)                                             0.627     3.021
n1986.out[0] (.names)                                            0.261     3.282
ram[48][6].D[0] (.latch)                                         0.000     3.282
data arrival time                                                          3.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[48][6].clk[0] (.latch)                                       0.454     0.454
clock uncertainty                                                0.000     0.454
cell setup time                                                 -0.066     0.388
data required time                                                         0.388
--------------------------------------------------------------------------------
data required time                                                         0.388
data arrival time                                                         -3.282
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.894


#Path 52
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[43][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1300_.in[4] (.names)                              0.100     2.133
$abc$2770$new_n1300_.out[0] (.names)                             0.261     2.394
n1791.in[1] (.names)                                             0.494     2.887
n1791.out[0] (.names)                                            0.261     3.148
ram[43][7].D[0] (.latch)                                         0.000     3.148
data arrival time                                                          3.148

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[43][7].clk[0] (.latch)                                       0.323     0.323
clock uncertainty                                                0.000     0.323
cell setup time                                                 -0.066     0.257
data required time                                                         0.257
--------------------------------------------------------------------------------
data required time                                                         0.257
data arrival time                                                         -3.148
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.892


#Path 53
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[46][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1300_.in[4] (.names)                              0.100     2.133
$abc$2770$new_n1300_.out[0] (.names)                             0.261     2.394
n1911.in[1] (.names)                                             0.494     2.887
n1911.out[0] (.names)                                            0.261     3.148
ram[46][7].D[0] (.latch)                                         0.000     3.148
data arrival time                                                          3.148

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[46][7].clk[0] (.latch)                                       0.323     0.323
clock uncertainty                                                0.000     0.323
cell setup time                                                 -0.066     0.257
data required time                                                         0.257
--------------------------------------------------------------------------------
data required time                                                         0.257
data arrival time                                                         -3.148
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.892


#Path 54
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[42][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1300_.in[4] (.names)                              0.100     2.133
$abc$2770$new_n1300_.out[0] (.names)                             0.261     2.394
n1751.in[1] (.names)                                             0.494     2.887
n1751.out[0] (.names)                                            0.261     3.148
ram[42][7].D[0] (.latch)                                         0.000     3.148
data arrival time                                                          3.148

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[42][7].clk[0] (.latch)                                       0.323     0.323
clock uncertainty                                                0.000     0.323
cell setup time                                                 -0.066     0.257
data required time                                                         0.257
--------------------------------------------------------------------------------
data required time                                                         0.257
data arrival time                                                         -3.148
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.892


#Path 55
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[1][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n746.in[1] (.names)                                              0.555     2.949
n746.out[0] (.names)                                             0.261     3.210
ram[1][6].D[0] (.latch)                                          0.000     3.210
data arrival time                                                          3.210

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[1][6].clk[0] (.latch)                                        0.394     0.394
clock uncertainty                                                0.000     0.394
cell setup time                                                 -0.066     0.328
data required time                                                         0.328
--------------------------------------------------------------------------------
data required time                                                         0.328
data arrival time                                                         -3.210
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.883


#Path 56
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[13][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1300_.in[4] (.names)                              0.100     2.133
$abc$2770$new_n1300_.out[0] (.names)                             0.261     2.394
n471.in[1] (.names)                                              0.546     2.940
n471.out[0] (.names)                                             0.261     3.201
ram[13][7].D[0] (.latch)                                         0.000     3.201
data arrival time                                                          3.201

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[13][7].clk[0] (.latch)                                       0.385     0.385
clock uncertainty                                                0.000     0.385
cell setup time                                                 -0.066     0.319
data required time                                                         0.319
--------------------------------------------------------------------------------
data required time                                                         0.319
data arrival time                                                         -3.201
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.882


#Path 57
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[37][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1506.in[1] (.names)                                             0.555     2.949
n1506.out[0] (.names)                                            0.261     3.210
ram[37][6].D[0] (.latch)                                         0.000     3.210
data arrival time                                                          3.210

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[37][6].clk[0] (.latch)                                       0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.210
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.879


#Path 58
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[24][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n941.in[1] (.names)                                              0.609     3.003
n941.out[0] (.names)                                             0.261     3.264
ram[24][5].D[0] (.latch)                                         0.000     3.264
data arrival time                                                          3.264

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[24][5].clk[0] (.latch)                                       0.455     0.455
clock uncertainty                                                0.000     0.455
cell setup time                                                 -0.066     0.389
data required time                                                         0.389
--------------------------------------------------------------------------------
data required time                                                         0.389
data arrival time                                                         -3.264
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.874


#Path 59
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[8][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2786.in[1] (.names)                                             0.411     2.804
n2786.out[0] (.names)                                            0.261     3.065
ram[8][6].D[0] (.latch)                                          0.000     3.065
data arrival time                                                          3.065

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[8][6].clk[0] (.latch)                                        0.260     0.260
clock uncertainty                                                0.000     0.260
cell setup time                                                 -0.066     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                         0.194
data arrival time                                                         -3.065
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.872


#Path 60
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[5][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2506.in[1] (.names)                                             0.411     2.804
n2506.out[0] (.names)                                            0.261     3.065
ram[5][6].D[0] (.latch)                                          0.000     3.065
data arrival time                                                          3.065

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[5][6].clk[0] (.latch)                                        0.260     0.260
clock uncertainty                                                0.000     0.260
cell setup time                                                 -0.066     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                         0.194
data arrival time                                                         -3.065
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.872


#Path 61
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[57][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n2381.in[1] (.names)                                             0.609     3.003
n2381.out[0] (.names)                                            0.261     3.264
ram[57][5].D[0] (.latch)                                         0.000     3.264
data arrival time                                                          3.264

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[57][5].clk[0] (.latch)                                       0.459     0.459
clock uncertainty                                                0.000     0.459
cell setup time                                                 -0.066     0.393
data required time                                                         0.393
--------------------------------------------------------------------------------
data required time                                                         0.393
data arrival time                                                         -3.264
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.871


#Path 62
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[61][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n2581.in[1] (.names)                                             0.609     3.003
n2581.out[0] (.names)                                            0.261     3.264
ram[61][5].D[0] (.latch)                                         0.000     3.264
data arrival time                                                          3.264

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[61][5].clk[0] (.latch)                                       0.459     0.459
clock uncertainty                                                0.000     0.459
cell setup time                                                 -0.066     0.393
data required time                                                         0.393
--------------------------------------------------------------------------------
data required time                                                         0.393
data arrival time                                                         -3.264
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.871


#Path 63
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[60][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n2541.in[1] (.names)                                             0.609     3.003
n2541.out[0] (.names)                                            0.261     3.264
ram[60][5].D[0] (.latch)                                         0.000     3.264
data arrival time                                                          3.264

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[60][5].clk[0] (.latch)                                       0.459     0.459
clock uncertainty                                                0.000     0.459
cell setup time                                                 -0.066     0.393
data required time                                                         0.393
--------------------------------------------------------------------------------
data required time                                                         0.393
data arrival time                                                         -3.264
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.871


#Path 64
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[25][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n981.in[1] (.names)                                              0.534     2.928
n981.out[0] (.names)                                             0.261     3.189
ram[25][5].D[0] (.latch)                                         0.000     3.189
data arrival time                                                          3.189

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[25][5].clk[0] (.latch)                                       0.390     0.390
clock uncertainty                                                0.000     0.390
cell setup time                                                 -0.066     0.324
data required time                                                         0.324
--------------------------------------------------------------------------------
data required time                                                         0.324
data arrival time                                                         -3.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.866


#Path 65
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[29][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1141.in[1] (.names)                                             0.534     2.928
n1141.out[0] (.names)                                            0.261     3.189
ram[29][5].D[0] (.latch)                                         0.000     3.189
data arrival time                                                          3.189

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[29][5].clk[0] (.latch)                                       0.390     0.390
clock uncertainty                                                0.000     0.390
cell setup time                                                 -0.066     0.324
data required time                                                         0.324
--------------------------------------------------------------------------------
data required time                                                         0.324
data arrival time                                                         -3.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.866


#Path 66
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[28][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1101.in[1] (.names)                                             0.534     2.928
n1101.out[0] (.names)                                            0.261     3.189
ram[28][5].D[0] (.latch)                                         0.000     3.189
data arrival time                                                          3.189

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[28][5].clk[0] (.latch)                                       0.390     0.390
clock uncertainty                                                0.000     0.390
cell setup time                                                 -0.066     0.324
data required time                                                         0.324
--------------------------------------------------------------------------------
data required time                                                         0.324
data arrival time                                                         -3.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.866


#Path 67
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[42][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1741.in[1] (.names)                                             0.534     2.928
n1741.out[0] (.names)                                            0.261     3.189
ram[42][5].D[0] (.latch)                                         0.000     3.189
data arrival time                                                          3.189

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[42][5].clk[0] (.latch)                                       0.391     0.391
clock uncertainty                                                0.000     0.391
cell setup time                                                 -0.066     0.325
data required time                                                         0.325
--------------------------------------------------------------------------------
data required time                                                         0.325
data arrival time                                                         -3.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.864


#Path 68
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[32][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1301.in[1] (.names)                                             0.534     2.928
n1301.out[0] (.names)                                            0.261     3.189
ram[32][5].D[0] (.latch)                                         0.000     3.189
data arrival time                                                          3.189

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[32][5].clk[0] (.latch)                                       0.392     0.392
clock uncertainty                                                0.000     0.392
cell setup time                                                 -0.066     0.326
data required time                                                         0.326
--------------------------------------------------------------------------------
data required time                                                         0.326
data arrival time                                                         -3.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.863


#Path 69
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[33][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1341.in[1] (.names)                                             0.534     2.928
n1341.out[0] (.names)                                            0.261     3.189
ram[33][5].D[0] (.latch)                                         0.000     3.189
data arrival time                                                          3.189

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[33][5].clk[0] (.latch)                                       0.392     0.392
clock uncertainty                                                0.000     0.392
cell setup time                                                 -0.066     0.326
data required time                                                         0.326
--------------------------------------------------------------------------------
data required time                                                         0.326
data arrival time                                                         -3.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.863


#Path 70
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[37][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1501.in[1] (.names)                                             0.534     2.928
n1501.out[0] (.names)                                            0.261     3.189
ram[37][5].D[0] (.latch)                                         0.000     3.189
data arrival time                                                          3.189

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[37][5].clk[0] (.latch)                                       0.392     0.392
clock uncertainty                                                0.000     0.392
cell setup time                                                 -0.066     0.326
data required time                                                         0.326
--------------------------------------------------------------------------------
data required time                                                         0.326
data arrival time                                                         -3.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.863


#Path 71
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[36][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1461.in[1] (.names)                                             0.534     2.928
n1461.out[0] (.names)                                            0.261     3.189
ram[36][5].D[0] (.latch)                                         0.000     3.189
data arrival time                                                          3.189

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[36][5].clk[0] (.latch)                                       0.392     0.392
clock uncertainty                                                0.000     0.392
cell setup time                                                 -0.066     0.326
data required time                                                         0.326
--------------------------------------------------------------------------------
data required time                                                         0.326
data arrival time                                                         -3.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.863


#Path 72
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[40][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1666.in[1] (.names)                                             0.551     2.945
n1666.out[0] (.names)                                            0.261     3.206
ram[40][6].D[0] (.latch)                                         0.000     3.206
data arrival time                                                          3.206

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[40][6].clk[0] (.latch)                                       0.411     0.411
clock uncertainty                                                0.000     0.411
cell setup time                                                 -0.066     0.345
data required time                                                         0.345
--------------------------------------------------------------------------------
data required time                                                         0.345
data arrival time                                                         -3.206
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.861


#Path 73
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[44][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1821.in[1] (.names)                                             0.545     2.939
n1821.out[0] (.names)                                            0.261     3.200
ram[44][5].D[0] (.latch)                                         0.000     3.200
data arrival time                                                          3.200

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[44][5].clk[0] (.latch)                                       0.411     0.411
clock uncertainty                                                0.000     0.411
cell setup time                                                 -0.066     0.345
data required time                                                         0.345
--------------------------------------------------------------------------------
data required time                                                         0.345
data arrival time                                                         -3.200
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.854


#Path 74
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[45][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1861.in[1] (.names)                                             0.545     2.939
n1861.out[0] (.names)                                            0.261     3.200
ram[45][5].D[0] (.latch)                                         0.000     3.200
data arrival time                                                          3.200

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[45][5].clk[0] (.latch)                                       0.411     0.411
clock uncertainty                                                0.000     0.411
cell setup time                                                 -0.066     0.345
data required time                                                         0.345
--------------------------------------------------------------------------------
data required time                                                         0.345
data arrival time                                                         -3.200
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.854


#Path 75
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[41][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1701.in[1] (.names)                                             0.545     2.939
n1701.out[0] (.names)                                            0.261     3.200
ram[41][5].D[0] (.latch)                                         0.000     3.200
data arrival time                                                          3.200

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[41][5].clk[0] (.latch)                                       0.411     0.411
clock uncertainty                                                0.000     0.411
cell setup time                                                 -0.066     0.345
data required time                                                         0.345
--------------------------------------------------------------------------------
data required time                                                         0.345
data arrival time                                                         -3.200
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.854


#Path 76
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[40][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1661.in[1] (.names)                                             0.545     2.939
n1661.out[0] (.names)                                            0.261     3.200
ram[40][5].D[0] (.latch)                                         0.000     3.200
data arrival time                                                          3.200

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[40][5].clk[0] (.latch)                                       0.411     0.411
clock uncertainty                                                0.000     0.411
cell setup time                                                 -0.066     0.345
data required time                                                         0.345
--------------------------------------------------------------------------------
data required time                                                         0.345
data arrival time                                                         -3.200
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.854


#Path 77
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[53][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n2221.in[1] (.names)                                             0.527     2.921
n2221.out[0] (.names)                                            0.261     3.182
ram[53][5].D[0] (.latch)                                         0.000     3.182
data arrival time                                                          3.182

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[53][5].clk[0] (.latch)                                       0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.850


#Path 78
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[49][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n2021.in[1] (.names)                                             0.527     2.921
n2021.out[0] (.names)                                            0.261     3.182
ram[49][5].D[0] (.latch)                                         0.000     3.182
data arrival time                                                          3.182

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[49][5].clk[0] (.latch)                                       0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.850


#Path 79
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[48][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1981.in[1] (.names)                                             0.527     2.921
n1981.out[0] (.names)                                            0.261     3.182
ram[48][5].D[0] (.latch)                                         0.000     3.182
data arrival time                                                          3.182

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[48][5].clk[0] (.latch)                                       0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.850


#Path 80
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[52][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n2181.in[1] (.names)                                             0.527     2.921
n2181.out[0] (.names)                                            0.261     3.182
ram[52][5].D[0] (.latch)                                         0.000     3.182
data arrival time                                                          3.182

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[52][5].clk[0] (.latch)                                       0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -3.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.850


#Path 81
Startpoint: waddr_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[44][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
waddr_st1[0].clk[0] (.latch)                                     0.473     0.473
waddr_st1[0].Q[0] (.latch) [clock-to-output]                     0.124     0.597
$abc$2770$new_n1323_.in[1] (.names)                              0.570     1.168
$abc$2770$new_n1323_.out[0] (.names)                             0.261     1.429
$abc$2770$new_n1642_.in[1] (.names)                              0.602     2.031
$abc$2770$new_n1642_.out[0] (.names)                             0.261     2.292
n1831.in[2] (.names)                                             0.605     2.897
n1831.out[0] (.names)                                            0.261     3.158
ram[44][7].D[0] (.latch)                                         0.000     3.158
data arrival time                                                          3.158

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[44][7].clk[0] (.latch)                                       0.390     0.390
clock uncertainty                                                0.000     0.390
cell setup time                                                 -0.066     0.324
data required time                                                         0.324
--------------------------------------------------------------------------------
data required time                                                         0.324
data arrival time                                                         -3.158
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.834


#Path 82
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[50][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n2106.in[1] (.names)                                             0.666     3.060
n2106.out[0] (.names)                                            0.261     3.321
ram[50][6].D[0] (.latch)                                         0.000     3.321
data arrival time                                                          3.321

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[50][6].clk[0] (.latch)                                       0.564     0.564
clock uncertainty                                                0.000     0.564
cell setup time                                                 -0.066     0.498
data required time                                                         0.498
--------------------------------------------------------------------------------
data required time                                                         0.498
data arrival time                                                         -3.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.823


#Path 83
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[41][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1300_.in[4] (.names)                              0.100     2.133
$abc$2770$new_n1300_.out[0] (.names)                             0.261     2.394
n1711.in[1] (.names)                                             0.489     2.883
n1711.out[0] (.names)                                            0.261     3.144
ram[41][7].D[0] (.latch)                                         0.000     3.144
data arrival time                                                          3.144

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[41][7].clk[0] (.latch)                                       0.390     0.390
clock uncertainty                                                0.000     0.390
cell setup time                                                 -0.066     0.324
data required time                                                         0.324
--------------------------------------------------------------------------------
data required time                                                         0.324
data arrival time                                                         -3.144
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.819


#Path 84
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[40][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1300_.in[4] (.names)                              0.100     2.133
$abc$2770$new_n1300_.out[0] (.names)                             0.261     2.394
n1671.in[1] (.names)                                             0.489     2.883
n1671.out[0] (.names)                                            0.261     3.144
ram[40][7].D[0] (.latch)                                         0.000     3.144
data arrival time                                                          3.144

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[40][7].clk[0] (.latch)                                       0.390     0.390
clock uncertainty                                                0.000     0.390
cell setup time                                                 -0.066     0.324
data required time                                                         0.324
--------------------------------------------------------------------------------
data required time                                                         0.324
data arrival time                                                         -3.144
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.819


#Path 85
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[32][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1300_.in[4] (.names)                              0.100     2.133
$abc$2770$new_n1300_.out[0] (.names)                             0.261     2.394
n1311.in[1] (.names)                                             0.489     2.883
n1311.out[0] (.names)                                            0.261     3.144
ram[32][7].D[0] (.latch)                                         0.000     3.144
data arrival time                                                          3.144

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[32][7].clk[0] (.latch)                                       0.390     0.390
clock uncertainty                                                0.000     0.390
cell setup time                                                 -0.066     0.324
data required time                                                         0.324
--------------------------------------------------------------------------------
data required time                                                         0.324
data arrival time                                                         -3.144
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.819


#Path 86
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[45][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1300_.in[4] (.names)                              0.100     2.133
$abc$2770$new_n1300_.out[0] (.names)                             0.261     2.394
n1871.in[1] (.names)                                             0.489     2.883
n1871.out[0] (.names)                                            0.261     3.144
ram[45][7].D[0] (.latch)                                         0.000     3.144
data arrival time                                                          3.144

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[45][7].clk[0] (.latch)                                       0.390     0.390
clock uncertainty                                                0.000     0.390
cell setup time                                                 -0.066     0.324
data required time                                                         0.324
--------------------------------------------------------------------------------
data required time                                                         0.324
data arrival time                                                         -3.144
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.819


#Path 87
Startpoint: ram[39][7].Q[0] (.latch clocked by clk)
Endpoint  : q_7_.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[39][7].clk[0] (.latch)                                       0.492     0.492
ram[39][7].Q[0] (.latch) [clock-to-output]                       0.124     0.616
$abc$2770$new_n1281_.in[3] (.names)                              0.356     0.971
$abc$2770$new_n1281_.out[0] (.names)                             0.261     1.232
$abc$2770$new_n1278_.in[2] (.names)                              0.636     1.868
$abc$2770$new_n1278_.out[0] (.names)                             0.261     2.129
$abc$2770$new_n1262_.in[2] (.names)                              0.419     2.548
$abc$2770$new_n1262_.out[0] (.names)                             0.261     2.809
n272.in[1] (.names)                                              0.100     2.909
n272.out[0] (.names)                                             0.261     3.170
q_7_.D[0] (.latch)                                               0.000     3.170
data arrival time                                                          3.170

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
q_7_.clk[0] (.latch)                                             0.420     0.420
clock uncertainty                                                0.000     0.420
cell setup time                                                 -0.066     0.354
data required time                                                         0.354
--------------------------------------------------------------------------------
data required time                                                         0.354
data arrival time                                                         -3.170
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.816


#Path 88
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[14][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n501.in[1] (.names)                                              0.479     2.873
n501.out[0] (.names)                                             0.261     3.134
ram[14][5].D[0] (.latch)                                         0.000     3.134
data arrival time                                                          3.134

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[14][5].clk[0] (.latch)                                       0.388     0.388
clock uncertainty                                                0.000     0.388
cell setup time                                                 -0.066     0.322
data required time                                                         0.322
--------------------------------------------------------------------------------
data required time                                                         0.322
data arrival time                                                         -3.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.812


#Path 89
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[10][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n341.in[1] (.names)                                              0.479     2.873
n341.out[0] (.names)                                             0.261     3.134
ram[10][5].D[0] (.latch)                                         0.000     3.134
data arrival time                                                          3.134

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[10][5].clk[0] (.latch)                                       0.388     0.388
clock uncertainty                                                0.000     0.388
cell setup time                                                 -0.066     0.322
data required time                                                         0.322
--------------------------------------------------------------------------------
data required time                                                         0.322
data arrival time                                                         -3.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.812


#Path 90
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[2][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n1181.in[1] (.names)                                             0.479     2.873
n1181.out[0] (.names)                                            0.261     3.134
ram[2][5].D[0] (.latch)                                          0.000     3.134
data arrival time                                                          3.134

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[2][5].clk[0] (.latch)                                        0.388     0.388
clock uncertainty                                                0.000     0.388
cell setup time                                                 -0.066     0.322
data required time                                                         0.322
--------------------------------------------------------------------------------
data required time                                                         0.322
data arrival time                                                         -3.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.812


#Path 91
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[41][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1706.in[1] (.names)                                             0.484     2.878
n1706.out[0] (.names)                                            0.261     3.139
ram[41][6].D[0] (.latch)                                         0.000     3.139
data arrival time                                                          3.139

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[41][6].clk[0] (.latch)                                       0.394     0.394
clock uncertainty                                                0.000     0.394
cell setup time                                                 -0.066     0.328
data required time                                                         0.328
--------------------------------------------------------------------------------
data required time                                                         0.328
data arrival time                                                         -3.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.810


#Path 92
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[44][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1826.in[1] (.names)                                             0.484     2.878
n1826.out[0] (.names)                                            0.261     3.139
ram[44][6].D[0] (.latch)                                         0.000     3.139
data arrival time                                                          3.139

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[44][6].clk[0] (.latch)                                       0.394     0.394
clock uncertainty                                                0.000     0.394
cell setup time                                                 -0.066     0.328
data required time                                                         0.328
--------------------------------------------------------------------------------
data required time                                                         0.328
data arrival time                                                         -3.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.810


#Path 93
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[45][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1298_.in[1] (.names)                              0.100     2.133
$abc$2770$new_n1298_.out[0] (.names)                             0.261     2.394
n1866.in[1] (.names)                                             0.484     2.878
n1866.out[0] (.names)                                            0.261     3.139
ram[45][6].D[0] (.latch)                                         0.000     3.139
data arrival time                                                          3.139

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[45][6].clk[0] (.latch)                                       0.394     0.394
clock uncertainty                                                0.000     0.394
cell setup time                                                 -0.066     0.328
data required time                                                         0.328
--------------------------------------------------------------------------------
data required time                                                         0.328
data arrival time                                                         -3.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.810


#Path 94
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[12][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n421.in[1] (.names)                                              0.468     2.862
n421.out[0] (.names)                                             0.261     3.123
ram[12][5].D[0] (.latch)                                         0.000     3.123
data arrival time                                                          3.123

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[12][5].clk[0] (.latch)                                       0.385     0.385
clock uncertainty                                                0.000     0.385
cell setup time                                                 -0.066     0.319
data required time                                                         0.319
--------------------------------------------------------------------------------
data required time                                                         0.319
data arrival time                                                         -3.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.804


#Path 95
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[56][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n2341.in[1] (.names)                                             0.533     2.927
n2341.out[0] (.names)                                            0.261     3.188
ram[56][5].D[0] (.latch)                                         0.000     3.188
data arrival time                                                          3.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[56][5].clk[0] (.latch)                                       0.456     0.456
clock uncertainty                                                0.000     0.456
cell setup time                                                 -0.066     0.390
data required time                                                         0.390
--------------------------------------------------------------------------------
data required time                                                         0.390
data arrival time                                                         -3.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.799


#Path 96
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[0][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1300_.in[4] (.names)                              0.100     2.133
$abc$2770$new_n1300_.out[0] (.names)                             0.261     2.394
n311.in[1] (.names)                                              0.464     2.858
n311.out[0] (.names)                                             0.261     3.119
ram[0][7].D[0] (.latch)                                          0.000     3.119
data arrival time                                                          3.119

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[0][7].clk[0] (.latch)                                        0.395     0.395
clock uncertainty                                                0.000     0.395
cell setup time                                                 -0.066     0.329
data required time                                                         0.329
--------------------------------------------------------------------------------
data required time                                                         0.329
data arrival time                                                         -3.119
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.790


#Path 97
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[5][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n2501.in[1] (.names)                                             0.456     2.850
n2501.out[0] (.names)                                            0.261     3.111
ram[5][5].D[0] (.latch)                                          0.000     3.111
data arrival time                                                          3.111

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[5][5].clk[0] (.latch)                                        0.395     0.395
clock uncertainty                                                0.000     0.395
cell setup time                                                 -0.066     0.329
data required time                                                         0.329
--------------------------------------------------------------------------------
data required time                                                         0.329
data arrival time                                                         -3.111
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.782


#Path 98
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[0][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n301.in[1] (.names)                                              0.456     2.850
n301.out[0] (.names)                                             0.261     3.111
ram[0][5].D[0] (.latch)                                          0.000     3.111
data arrival time                                                          3.111

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[0][5].clk[0] (.latch)                                        0.395     0.395
clock uncertainty                                                0.000     0.395
cell setup time                                                 -0.066     0.329
data required time                                                         0.329
--------------------------------------------------------------------------------
data required time                                                         0.329
data arrival time                                                         -3.111
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.782


#Path 99
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[1][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n741.in[1] (.names)                                              0.456     2.850
n741.out[0] (.names)                                             0.261     3.111
ram[1][5].D[0] (.latch)                                          0.000     3.111
data arrival time                                                          3.111

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[1][5].clk[0] (.latch)                                        0.395     0.395
clock uncertainty                                                0.000     0.395
cell setup time                                                 -0.066     0.329
data required time                                                         0.329
--------------------------------------------------------------------------------
data required time                                                         0.329
data arrival time                                                         -3.111
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.782


#Path 100
Startpoint: a_st1[0].Q[0] (.latch clocked by clk)
Endpoint  : ram[4][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
a_st1[0].clk[0] (.latch)                                         0.559     0.559
a_st1[0].Q[0] (.latch) [clock-to-output]                         0.124     0.683
$abc$2770$new_n1291_.in[4] (.names)                              0.493     1.176
$abc$2770$new_n1291_.out[0] (.names)                             0.261     1.437
$abc$2770$new_n1296_.in[4] (.names)                              0.335     1.772
$abc$2770$new_n1296_.out[0] (.names)                             0.261     2.033
$abc$2770$new_n1295_.in[2] (.names)                              0.100     2.133
$abc$2770$new_n1295_.out[0] (.names)                             0.261     2.394
n2061.in[1] (.names)                                             0.456     2.850
n2061.out[0] (.names)                                            0.261     3.111
ram[4][5].D[0] (.latch)                                          0.000     3.111
data arrival time                                                          3.111

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
ram[4][5].clk[0] (.latch)                                        0.395     0.395
clock uncertainty                                                0.000     0.395
cell setup time                                                 -0.066     0.329
data required time                                                         0.329
--------------------------------------------------------------------------------
data required time                                                         0.329
data arrival time                                                         -3.111
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.782


#End of timing report
