// Seed: 4016348958
module module_0;
  wire id_1 = id_1;
  assign module_1.type_11 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    output wire id_2,
    input tri id_3,
    output tri id_4
);
  assign id_2 = 1;
  if (id_3) begin : LABEL_0
    assign id_4 = 1'd0;
    wire id_6;
  end else wire id_7;
  tri0 id_8;
  wire id_9;
  module_0 modCall_1 ();
  assign id_0 = id_8;
endmodule
module module_2 (
    output tri1 id_0,
    output tri1 id_1,
    input wand id_2,
    output supply0 id_3,
    output wire id_4,
    output tri0 id_5
    , id_18,
    output wand id_6,
    output wor id_7,
    output supply0 id_8,
    input wand id_9,
    input uwire id_10,
    input uwire id_11,
    output wor id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15,
    input wire id_16
);
  assign id_7 = "" - id_18;
  module_0 modCall_1 ();
  wor id_19 = 1;
  id_20(
      .id_0(1), .id_1(id_9 !== id_0), .id_2(id_8)
  );
  wire id_21 = 1;
endmodule
