C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR"   -part LCMXO2_7000HE  -package TG144C  -grade -4    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\synlog\report\BR_BR_premap.xml" -merge_inferred_clocks 0  -top_level_module  BancoRegistro  -implementation  BR  -oedif  "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR.edi"  -conchk_prepass  "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR_cck.rpt"   -freq 100.000   "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\synwork\BR_BR_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\synwork\BR_BR_prem.srd"  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\syntmp\BR_BR.plg"  -osyn  "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\synwork\BR_BR_prem.srd"  -prjdir  "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\"  -prjname  proj_1  -log  "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\synlog\BR_BR_premap.srr"  -sn  2020.03  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR" -part LCMXO2_7000HE -package TG144C -grade -4 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\synlog\report\BR_BR_premap.xml" -merge_inferred_clocks 0 -top_level_module BancoRegistro -implementation BR -oedif "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR.edi" -conchk_prepass "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR_cck.rpt" -freq 100.000 "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\synwork\BR_BR_mult.srs" -flow prepass -gcc_prepass -osrd "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\synwork\BR_BR_prem.srd" -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\syntmp\BR_BR.plg" -osyn "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\synwork\BR_BR_prem.srd" -prjdir "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\" -prjname proj_1 -log "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\synlog\BR_BR_premap.srr" -sn 2020.03 -jobname "premap"
rc:1 success:1 runtime:2
file:..\BR_BR.edi|io:o|time:1687462095|size:154691|exec:0|csum:
file:..\BR_BR_cck.rpt|io:o|time:1688090478|size:2475|exec:0|csum:
file:..\synwork\BR_BR_mult.srs|io:i|time:1688090476|size:1736|exec:0|csum:F3A23595174A938A4099D56E943DB2BD
file:..\synwork\BR_BR_prem.srd|io:o|time:1688090478|size:2805|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v|io:i|time:1603988454|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603988454|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:"C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\syntmp\BR_BR.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\synwork\BR_BR_prem.srd|io:o|time:1688090478|size:2805|exec:0|csum:
file:..\synlog\BR_BR_premap.srr|io:o|time:1688090478|size:5968|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604354008|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
