Warning: DC is only available in Tcl and XG mode. The -tcl_mode and -xg_mode options are no longer required.

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version C-2009.06-SP5 for linux -- Jan 15, 2010
              Copyright (c) 1988-2009 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
#set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25
#set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25}
#set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
#set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25}
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25
set symbol_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.workview.sdb}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.workview.sdb
set synthetic_library {dw_foundation.sldb standard.sldb}
dw_foundation.sldb standard.sldb
set_min_library /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25 -min_version /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25'
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25'
Warning: Function '=' leaked 1 allocations for 16 bytes. (EQN-21)
1
read_verilog {array.v}
Loading db file '/apps/synopsys/SYNTH/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/SYNTH/libraries/syn/standard.sldb'
  Loading link library 'tc240c'
  Loading link library 'gtech'
Loading verilog file '/home/th/thak8616/Desktop/AMUL8_1/array.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Loading db file '/apps/synopsys/SYNTH/libraries/syn/dw_foundation.sldb'
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Compiling source file /home/th/thak8616/Desktop/AMUL8_1/array.v

Inferred memory devices in process
	in routine array_bin line 27 in file
		'/home/th/thak8616/Desktop/AMUL8_1/array.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      prodt_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/th/thak8616/Desktop/AMUL8_1/array_bin.db:array_bin'
Loaded 7 designs.
Current design is 'array_bin'.
array_bin bit16 bit8 bit4 bit2 Add_full Add_half
current_design array_bin
Current design is 'array_bin'.
{array_bin}
link

  Linking design 'array_bin'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  tc240c (library)            /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25

1
check_design
Warning: In design 'array_bin', a pin on submodule 'A0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a16[15]' is connected to logic 0. 
   Pin 'a16[14]' is connected to logic 0. 
   Pin 'a16[13]' is connected to logic 0. 
   Pin 'a16[12]' is connected to logic 0. 
   Pin 'a16[11]' is connected to logic 0. 
   Pin 'a16[10]' is connected to logic 0. 
   Pin 'a16[9]' is connected to logic 0. 
   Pin 'a16[8]' is connected to logic 0. 
   Pin 'b16[15]' is connected to logic 0. 
   Pin 'b16[14]' is connected to logic 0. 
   Pin 'b16[13]' is connected to logic 0. 
   Pin 'b16[12]' is connected to logic 0. 
   Pin 'b16[11]' is connected to logic 0. 
   Pin 'b16[10]' is connected to logic 0. 
   Pin 'b16[9]' is connected to logic 0. 
   Pin 'b16[0]' is connected to logic 0. 
   Pin 'c_in16' is connected to logic 0. 
Warning: In design 'array_bin', the same net is connected to more than one pin on submodule 'A0'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a16[15]', 'a16[14]', 'a16[13]', 'a16[12]', 'a16[11]', 'a16[10]', 'a16[9]', 'a16[8]', 'b16[15]', 'b16[14]', 'b16[13]', 'b16[12]', 'b16[11]', 'b16[10]', 'b16[9]', 'b16[0]', 'c_in16'. 
Warning: In design 'array_bin', a pin on submodule 'A1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a16[15]' is connected to logic 0. 
   Pin 'a16[14]' is connected to logic 0. 
   Pin 'a16[13]' is connected to logic 0. 
   Pin 'a16[12]' is connected to logic 0. 
   Pin 'a16[11]' is connected to logic 0. 
   Pin 'a16[10]' is connected to logic 0. 
   Pin 'a16[1]' is connected to logic 0. 
   Pin 'a16[0]' is connected to logic 0. 
   Pin 'b16[15]' is connected to logic 0. 
   Pin 'b16[14]' is connected to logic 0. 
   Pin 'b16[13]' is connected to logic 0. 
   Pin 'b16[12]' is connected to logic 0. 
   Pin 'b16[11]' is connected to logic 0. 
   Pin 'b16[2]' is connected to logic 0. 
   Pin 'b16[1]' is connected to logic 0. 
   Pin 'b16[0]' is connected to logic 0. 
   Pin 'c_in16' is connected to logic 0. 
Warning: In design 'array_bin', the same net is connected to more than one pin on submodule 'A1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a16[15]', 'a16[14]', 'a16[13]', 'a16[12]', 'a16[11]', 'a16[10]', 'a16[1]', 'a16[0]', 'b16[15]', 'b16[14]', 'b16[13]', 'b16[12]', 'b16[11]', 'b16[2]', 'b16[1]', 'b16[0]', 'c_in16'. 
Warning: In design 'array_bin', a pin on submodule 'A2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a16[15]' is connected to logic 0. 
   Pin 'a16[14]' is connected to logic 0. 
   Pin 'a16[13]' is connected to logic 0. 
   Pin 'a16[12]' is connected to logic 0. 
   Pin 'a16[3]' is connected to logic 0. 
   Pin 'a16[2]' is connected to logic 0. 
   Pin 'a16[1]' is connected to logic 0. 
   Pin 'a16[0]' is connected to logic 0. 
   Pin 'b16[15]' is connected to logic 0. 
   Pin 'b16[14]' is connected to logic 0. 
   Pin 'b16[13]' is connected to logic 0. 
   Pin 'b16[4]' is connected to logic 0. 
   Pin 'b16[3]' is connected to logic 0. 
   Pin 'b16[2]' is connected to logic 0. 
   Pin 'b16[1]' is connected to logic 0. 
   Pin 'b16[0]' is connected to logic 0. 
   Pin 'c_in16' is connected to logic 0. 
Warning: In design 'array_bin', the same net is connected to more than one pin on submodule 'A2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a16[15]', 'a16[14]', 'a16[13]', 'a16[12]', 'a16[3]', 'a16[2]', 'a16[1]', 'a16[0]', 'b16[15]', 'b16[14]', 'b16[13]', 'b16[4]', 'b16[3]', 'b16[2]', 'b16[1]', 'b16[0]', 'c_in16'. 
Warning: In design 'array_bin', a pin on submodule 'A3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a16[15]' is connected to logic 0. 
   Pin 'a16[14]' is connected to logic 0. 
   Pin 'a16[5]' is connected to logic 0. 
   Pin 'a16[4]' is connected to logic 0. 
   Pin 'a16[3]' is connected to logic 0. 
   Pin 'a16[2]' is connected to logic 0. 
   Pin 'a16[1]' is connected to logic 0. 
   Pin 'a16[0]' is connected to logic 0. 
   Pin 'b16[15]' is connected to logic 0. 
   Pin 'b16[6]' is connected to logic 0. 
   Pin 'b16[5]' is connected to logic 0. 
   Pin 'b16[4]' is connected to logic 0. 
   Pin 'b16[3]' is connected to logic 0. 
   Pin 'b16[2]' is connected to logic 0. 
   Pin 'b16[1]' is connected to logic 0. 
   Pin 'b16[0]' is connected to logic 0. 
   Pin 'c_in16' is connected to logic 0. 
Warning: In design 'array_bin', the same net is connected to more than one pin on submodule 'A3'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a16[15]', 'a16[14]', 'a16[5]', 'a16[4]', 'a16[3]', 'a16[2]', 'a16[1]', 'a16[0]', 'b16[15]', 'b16[6]', 'b16[5]', 'b16[4]', 'b16[3]', 'b16[2]', 'b16[1]', 'b16[0]', 'c_in16'. 
Warning: In design 'array_bin', a pin on submodule 'A4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in16' is connected to logic 0. 
Warning: In design 'array_bin', a pin on submodule 'A5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in16' is connected to logic 0. 
Warning: In design 'array_bin', a pin on submodule 'A6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in16' is connected to logic 0. 
Warning: In design 'array_bin', port 'start' is not connected to any nets. (LINT-28)
Warning: In design 'array_bin', net 'c_out[0]' driven by pin 'A0/c_out16' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[1]' driven by pin 'A1/c_out16' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[2]' driven by pin 'A2/c_out16' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[3]' driven by pin 'A3/c_out16' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[4]' driven by pin 'A4/c_out16' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[5]' driven by pin 'A5/c_out16' has no loads. (LINT-2)
Warning: In design 'array_bin', net 'c_out[6]' driven by pin 'A6/c_out16' has no loads. (LINT-2)
Warning: In design 'bit8', a pin on submodule 'A81' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in4' is connected to logic 0. 
Warning: In design 'bit8', a pin on submodule 'A82' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in4' is connected to logic 1. 
Warning: In design 'bit8', a pin on submodule 'A83' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in4' is connected to logic 0. 
Warning: In design 'bit8', a pin on submodule 'A84' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in4' is connected to logic 1. 
Warning: In design 'bit4', a pin on submodule 'A41' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in2' is connected to logic 0. 
Warning: In design 'bit4', a pin on submodule 'A42' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in2' is connected to logic 1. 
Warning: In design 'bit4', a pin on submodule 'A43' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in2' is connected to logic 0. 
Warning: In design 'bit4', a pin on submodule 'A44' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in2' is connected to logic 1. 
Warning: In design 'bit2', a pin on submodule 'A1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in' is connected to logic 0. 
Warning: In design 'bit2', a pin on submodule 'A2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in' is connected to logic 1. 
Warning: In design 'bit2', a pin on submodule 'A3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in' is connected to logic 0. 
Warning: In design 'bit2', a pin on submodule 'A4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'c_in' is connected to logic 1. 
Information: Design 'array_bin' has multiply instantiated designs. Use the '-multiple_designs' switch for more information. (LINT-78)
1
create_clock clock -name clock -period 8
1
set_propagated_clock clk
Warning: Can't find object 'clk' in design 'array_bin'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_uncertainty .25 clk
Warning: Can't find object 'clk' in design 'array_bin'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
#set_max_delay 150 -from [all_inputs]
#set_max_delay 50 -to [all_outputs]
#set_max_delay 2 -to sum
#set_load 160 sum
set_max_area 0
1
#set_max_fanout
#set_fix_hold clk
compile -map_effort high
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | C-2009.06-DWBB_0912 |    *     |
| Licensed DW Building Blocks             | C-2009.06-DWBB_0912 |          |
============================================================================


Information: There are 31 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


  Loading target library 'tc240c'
Warning: Operating condition WCCOM25 set on design array_bin has different process,
voltage and temperatures parameters than the parameters at which target library 
tc240c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Add_half_0'
  Processing 'Add_full_0'
  Processing 'bit2_0'
  Processing 'bit4_0'
  Processing 'bit8_0'
  Processing 'bit16_0'
  Processing 'array_bin'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   18325.5      0.69       4.9       0.0                          
    0:00:13   13217.0      2.41      24.4       0.0                          
    0:00:14   13228.0      1.80      13.0       0.0                          
    0:00:14   13195.0      1.63      10.8       0.0                          
    0:00:15   13195.0      1.32       9.6       0.0                          
    0:00:15   13202.0      1.28       9.3       0.0                          
    0:00:15   13197.0      1.28       9.2       0.0                          
    0:00:15   13200.5      1.28       9.2       0.0                          
    0:00:15   13200.0      1.28       9.2       0.0                          
    0:00:16   13211.5      1.28       9.0       0.0                          
    0:00:16   13209.0      1.28       9.1       0.0                          
    0:00:16   13212.0      1.28       9.0       0.0                          
    0:00:16   13216.0      1.28       9.0       0.0                          
    0:00:16   13214.5      1.28       9.0       0.0                          
    0:00:16   13217.5      1.28       9.0       0.0                          
    0:00:16   13224.5      1.28       8.7       0.0                          
    0:00:16   13224.5      1.28       8.6       0.0                          
    0:00:16   13225.5      1.28       8.5       0.0                          
    0:00:17   13226.0      1.28       8.3       0.0                          
    0:00:17   13226.0      1.28       8.3       0.0                          
    0:00:17   13226.0      1.28       8.3       0.0                          
    0:00:17   13226.0      1.28       8.3       0.0                          
    0:00:17   13226.0      1.28       8.3       0.0                          
    0:00:17   13226.0      1.28       8.3       0.0                          
    0:00:17   13226.0      1.28       8.3       0.0                          
    0:00:19   13219.0      0.76       5.3       0.0 prodt_reg[13]/D          
    0:00:20   13343.5      0.66       3.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20   13343.5      0.66       3.9       0.0                          
    0:00:21   13331.5      0.53       3.0       0.0 prodt_reg[15]/D          
    0:00:22   13395.0      0.43       2.3       0.0 prodt_reg[14]/D          
    0:00:23   13412.0      0.39       2.2       0.0 prodt_reg[14]/D          
    0:00:24   13457.0      0.37       2.0       0.0 prodt_reg[15]/D          
    0:00:25   13538.0      0.32       1.7       0.0 prodt_reg[13]/D          
    0:00:26   13582.0      0.27       1.5       0.0 prodt_reg[15]/D          
    0:00:27   13612.0      0.25       1.4       0.0 prodt_reg[15]/D          
    0:00:28   13648.5      0.24       1.3       0.0 prodt_reg[15]/D          
    0:00:28   13702.5      0.20       1.1      29.3 prodt_reg[15]/D          
    0:00:29   13757.0      0.17       0.8      38.2 prodt_reg[13]/D          
    0:00:29   13826.5      0.13       0.6      38.2 prodt_reg[15]/D          
    0:00:30   13864.0      0.12       0.5      38.2 prodt_reg[13]/D          
    0:00:31   13883.5      0.11       0.5      38.2 prodt_reg[14]/D          
    0:00:31   13912.0      0.09       0.3     241.3 prodt_reg[13]/D          
    0:00:32   13938.5      0.08       0.3     241.3 prodt_reg[15]/D          
    0:00:33   13948.0      0.07       0.3     241.3                          
    0:00:34   14002.0      0.04       0.1     241.3 prodt_reg[15]/D          
    0:00:35   14032.5      0.02       0.1     241.3 prodt_reg[15]/D          
    0:00:35   14037.0      0.00       0.0     241.3                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35   14037.0      0.00       0.0     241.3                          
    0:00:35   14009.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35   14009.0      0.00       0.0       0.0                          
    0:00:35   14009.0      0.00       0.0       0.0                          
    0:00:36   13684.0      0.24       1.2       0.0                          
    0:00:36   13673.0      0.24       1.2       0.0                          
    0:00:36   13673.0      0.24       1.2       0.0                          
    0:00:36   13673.0      0.24       1.2       0.0                          
    0:00:36   13673.0      0.24       1.2       0.0                          
    0:00:37   13809.5      0.00       0.0       0.0                          
    0:00:37   13391.0      0.20       0.5       0.0                          
    0:00:37   13266.0      0.20       0.4       0.0                          
    0:00:37   13250.5      0.20       0.4       0.0                          
    0:00:37   13250.5      0.20       0.4       0.0                          
    0:00:37   13250.5      0.20       0.4       0.0                          
    0:00:37   13250.5      0.20       0.4       0.0                          
    0:00:37   13250.5      0.20       0.4       0.0                          
    0:00:37   13250.5      0.20       0.4       0.0                          
    0:00:39   13180.0      0.00       0.0       0.0                          
    0:00:39   13122.5      0.05       0.2       0.0                          
    0:00:39   13118.5      0.05       0.2       0.0                          
    0:00:39   13118.5      0.05       0.2       0.0                          
    0:00:39   13118.5      0.05       0.2       0.0                          
    0:00:39   13118.5      0.05       0.2       0.0                          
    0:00:39   13118.5      0.05       0.2       0.0                          
    0:00:39   13118.5      0.05       0.2       0.0                          
    0:00:39   13137.5      0.00       0.0       0.0                          
    0:00:42   13090.0      0.00       0.0       0.0                          
    0:00:42   13037.0      0.00       0.0       0.0                          
    0:00:42   12997.5      0.00       0.0       0.0                          
    0:00:42   12975.5      0.01       0.0       0.0                          
    0:00:43   12958.0      0.00       0.0       0.0                          
    0:00:43   12940.5      0.00       0.0       0.0                          
    0:00:43   12930.5      0.00       0.0       0.0                          
    0:00:43   12927.0      0.00       0.0       0.0                          
    0:00:43   12927.0      0.00       0.0       0.0                          
    0:00:43   12927.0      0.00       0.0       0.0                          
    0:00:43   12904.0      0.03       0.1       0.0                          
    0:00:43   12903.0      0.03       0.1       0.0                          
    0:00:43   12902.5      0.03       0.1       0.0                          
    0:00:43   12902.5      0.03       0.1       0.0                          
    0:00:43   12902.5      0.03       0.1       0.0                          
    0:00:43   12902.5      0.03       0.1       0.0                          
    0:00:43   12902.5      0.03       0.1       0.0                          
    0:00:43   12902.5      0.03       0.1       0.0                          
    0:00:44   12927.0      0.00       0.0       0.0                          
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_BCCOM25'
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_WCCOM25'

  Optimization Complete
  ---------------------
Warning: Design 'array_bin' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'A0/A161/A81/A41/A2/M1/b': 1070 load(s), 1 driver(s)
1
report_cell
Information: Updating design information... (UID-85)
Warning: Design 'array_bin' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : cell
Design : array_bin
Version: C-2009.06-SP5
Date   : Mon May 16 10:20:12 2016
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
A0                        bit16_0                         1812.500000
                                                                    h
A1                        bit16_6                         1746.500000
                                                                    h
A2                        bit16_5                         1735.500000
                                                                    h
A3                        bit16_4                         1686.000000
                                                                    h
A4                        bit16_3                         2022.500000
                                                                    h
A5                        bit16_2                         1738.500000
                                                                    h
A6                        bit16_1                         1931.500000
                                                                    h
U100                      CAN2X2          tc240c          2.000000  
U101                      CAN2X2          tc240c          2.000000  
U102                      CAN2X2          tc240c          2.000000  
U103                      CIVX2           tc240c          1.000000  
U104                      CIVX3           tc240c          1.500000  
U105                      CIVX3           tc240c          1.500000  
U106                      CAN2X1          tc240c          1.500000  
U107                      CND2X2          tc240c          2.000000  
U108                      CAN2X1          tc240c          1.500000  
U109                      CAN2X1          tc240c          1.500000  
U110                      CAN2X1          tc240c          1.500000  
U111                      CND2X2          tc240c          2.000000  
U112                      CAN2X1          tc240c          1.500000  
U113                      CAN2X1          tc240c          1.500000  
U114                      CND2X2          tc240c          2.000000  
U115                      CAN2X1          tc240c          1.500000  
U116                      CND2X4          tc240c          3.500000  
U117                      CAN2X1          tc240c          1.500000  
U118                      CIVX4           tc240c          2.000000  
U119                      CAN2X1          tc240c          1.500000  
U120                      CAN2X1          tc240c          1.500000  
U121                      CNR2X1          tc240c          1.000000  
U122                      CND2X2          tc240c          2.000000  
U123                      CND2X2          tc240c          2.000000  
U124                      CIVX4           tc240c          2.000000  
U125                      CIVX4           tc240c          2.000000  
U126                      CIVX3           tc240c          1.500000  
U127                      CIVX3           tc240c          1.500000  
U128                      CIVX4           tc240c          2.000000  
U129                      CAN2X1          tc240c          1.500000  
U130                      CAN2X1          tc240c          1.500000  
U131                      CAN2X1          tc240c          1.500000  
U132                      CAN2X1          tc240c          1.500000  
U133                      CNR2X1          tc240c          1.000000  
U134                      CIVX2           tc240c          1.000000  
U135                      CIVX3           tc240c          1.500000  
U136                      CIVX3           tc240c          1.500000  
U137                      CIVX3           tc240c          1.500000  
U138                      CIVX8           tc240c          3.500000  
U139                      CND2X2          tc240c          2.000000  
U140                      CIVX4           tc240c          2.000000  
U141                      CAN2X4          tc240c          2.500000  
U142                      CIVX4           tc240c          2.000000  
U143                      CND2X2          tc240c          2.000000  
U144                      CAN2X2          tc240c          2.000000  
U145                      CAN2X2          tc240c          2.000000  
U146                      CIVX8           tc240c          3.500000  
U147                      CNR2X4          tc240c          3.500000  
U148                      CND2X4          tc240c          3.500000  
U149                      CND2X4          tc240c          3.500000  
U150                      CND2X4          tc240c          3.500000  
U151                      CAN2X2          tc240c          2.000000  
U152                      CIVX1           tc240c          1.000000  
U153                      CAN2X2          tc240c          2.000000  
U154                      CND2X4          tc240c          3.500000  
U155                      CAN2X2          tc240c          2.000000  
U156                      CIVX8           tc240c          3.500000  
U157                      CAN2X2          tc240c          2.000000  
U158                      CIVX8           tc240c          3.500000  
U159                      CAN2X2          tc240c          2.000000  
U160                      CAN2X2          tc240c          2.000000  
U161                      CND2X4          tc240c          3.500000  
U162                      CAN2X4          tc240c          2.500000  
U163                      CAN2X2          tc240c          2.000000  
U164                      CNR2IX1         tc240c          1.500000  
U165                      CNR2XL          tc240c          1.000000  
U166                      CAN2X1          tc240c          1.500000  
U167                      CAN2X1          tc240c          1.500000  
U168                      CAN2X1          tc240c          1.500000  
U169                      CNR2IX1         tc240c          1.500000  
U170                      CNR2IX1         tc240c          1.500000  
U171                      CNR2IX1         tc240c          1.500000  
U172                      CNR2IX1         tc240c          1.500000  
U173                      CNR2IX1         tc240c          1.500000  
U174                      CNR2IX1         tc240c          1.500000  
U175                      CNR2IX1         tc240c          1.500000  
U176                      CNR2IX1         tc240c          1.500000  
U177                      CNR2X4          tc240c          3.500000  
U178                      CIVX2           tc240c          1.000000  
U179                      CAN2X1          tc240c          1.500000  
U180                      CAN2X1          tc240c          1.500000  
U181                      CAN2X1          tc240c          1.500000  
U182                      CAN2X1          tc240c          1.500000  
U183                      CAN2X1          tc240c          1.500000  
U184                      CAN2X1          tc240c          1.500000  
U185                      CAN2X1          tc240c          1.500000  
U186                      CAN2X1          tc240c          1.500000  
U187                      CAN2X1          tc240c          1.500000  
U188                      CAN2X1          tc240c          1.500000  
U189                      CAN2X1          tc240c          1.500000  
U190                      CIVX2           tc240c          1.000000  
U191                      CAN2X1          tc240c          1.500000  
U192                      CAN2X1          tc240c          1.500000  
U193                      CAN2X1          tc240c          1.500000  
U194                      CIVX2           tc240c          1.000000  
U195                      CAN2X1          tc240c          1.500000  
U196                      CAN2X1          tc240c          1.500000  
U197                      CAN2X1          tc240c          1.500000  
U198                      CAN2X1          tc240c          1.500000  
U199                      CAN2X1          tc240c          1.500000  
U200                      CAN2X1          tc240c          1.500000  
U201                      CAN2X1          tc240c          1.500000  
U202                      CAN2X1          tc240c          1.500000  
prodt_reg[0]              CFD1QXL         tc240c          3.500000  n
prodt_reg[1]              CFD1QXL         tc240c          3.500000  n
prodt_reg[2]              CFD1QXL         tc240c          3.500000  n
prodt_reg[3]              CFD1QXL         tc240c          3.500000  n
prodt_reg[4]              CFD1QXL         tc240c          3.500000  n
prodt_reg[5]              CFD1QXL         tc240c          3.500000  n
prodt_reg[6]              CFD1QXL         tc240c          3.500000  n
prodt_reg[7]              CFD1QXL         tc240c          3.500000  n
prodt_reg[8]              CFD1QXL         tc240c          3.500000  n
prodt_reg[9]              CFD1QX1         tc240c          5.000000  n
prodt_reg[10]             CFD1QX1         tc240c          5.000000  n
prodt_reg[11]             CFD1QXL         tc240c          3.500000  n
prodt_reg[12]             CFD1QXL         tc240c          3.500000  n
prodt_reg[13]             CFD1QXL         tc240c          3.500000  n
prodt_reg[14]             CFD1QX1         tc240c          5.000000  n
prodt_reg[15]             CFD1QX1         tc240c          5.000000  n
valid_reg                 CFD1QXL         tc240c          3.500000  n
--------------------------------------------------------------------------------
Total 127 cells                                           12927.000000
1
report_net
 
****************************************
Report : net
Design : array_bin
Version: C-2009.06-SP5
Date   : Mon May 16 10:20:12 2016
****************************************


Operating Conditions: WCCOM25   Library: tc240c
Wire Load Model Mode: top


Attributes:
   dr - drc disabled
    h - high fanout

Net                 Fanout     Fanin      Load   Resistance    Pins   Attributes
--------------------------------------------------------------------------------
*Logic0*              1070         1   1001.00         0.00    1071   dr, h
N3                       1         1      2.74         0.00       2   
N4                       1         1      2.74         0.00       2   
N5                       1         1      2.74         0.00       2   
N6                       1         1      2.74         0.00       2   
N7                       1         1      2.74         0.00       2   
N8                       1         1      2.74         0.00       2   
N9                       1         1      2.74         0.00       2   
N10                      1         1      2.74         0.00       2   
N11                      1         1      2.74         0.00       2   
N12                      1         1      7.88         0.00       2   
N13                      1         1      7.88         0.00       2   
N14                      1         1      2.74         0.00       2   
N15                      1         1      2.74         0.00       2   
N16                      1         1      2.74         0.00       2   
N17                      1         1      7.88         0.00       2   
N18                      1         1      7.88         0.00       2   
clock                   17         1     67.90         0.00      18   dr
mcand[0]                 8         1    198.30         0.00       9   
mcand[1]                 8         1    135.94         0.00       9   
mcand[2]                 8         1     85.69         0.00       9   
mcand[3]                 8         1    112.61         0.00       9   
mcand[4]                 8         1    113.61         0.00       9   
mcand[5]                 8         1     62.59         0.00       9   
mcand[6]                 8         1     62.59         0.00       9   
mcand[7]                 6         1     61.76         0.00       7   
mlier[0]                 8         1    115.20         0.00       9   
mlier[1]                 8         1    103.09         0.00       9   
mlier[2]                 8         1    103.16         0.00       9   
mlier[3]                 8         1     91.13         0.00       9   
mlier[4]                 8         1    124.13         0.00       9   
mlier[5]                 8         1     99.99         0.00       9   
mlier[6]                 8         1    114.10         0.00       9   
mlier[7]                 6         1     66.41         0.00       7   
n2                       3         1     63.85         0.00       4   
n10                      3         1     22.72         0.00       4   
n19                     18         1    156.61         0.00      19   
n20                      1         1     44.12         0.00       2   
n21                      1         1     44.12         0.00       2   
n22                      1         1     41.48         0.00       2   
n23                      1         1     45.62         0.00       2   
n24                      1         1     44.12         0.00       2   
n25                      1         1     44.12         0.00       2   
n26                      1         1     26.06         0.00       2   
n27                      1         1     26.06         0.00       2   
n28                      1         1     44.12         0.00       2   
n29                      1         1     83.65         0.00       2   
n30                      1         1     26.06         0.00       2   
n31                     23         1     97.98         0.00      24   
n32                      1         1     26.06         0.00       2   
n33                      1         1     26.06         0.00       2   
n34                      1         1     83.65         0.00       2   
n35                      1         1     83.65         0.00       2   
n36                      1         1     83.65         0.00       2   
n37                      9         1     67.31         0.00      10   
n38                      1         1     41.48         0.00       2   
n39                      1         1      4.01         0.00       2   
n40                      1         1      9.41         0.00       2   
p0[0]                   16         1    219.98         0.00      17   
p0[1]                   17         1    166.68         0.00      18   
p0[3]                   16         1    177.66         0.00      17   
p0[4]                   17         1    149.03         0.00      18   
p0[5]                   16         1    139.74         0.00      17   
p0[6]                   16         1    139.49         0.00      17   
p0[7]                   16         1    101.18         0.00      17   
p1[0]                   17         1    162.53         0.00      18   
p1[1]                   18         1    190.73         0.00      19   
p1[2]                   16         1    171.05         0.00      17   
p1[3]                   17         1    144.29         0.00      18   
p1[4]                   16         1    137.20         0.00      17   
p1[5]                   16         1    137.45         0.00      17   
p1[6]                   16         1    104.00         0.00      17   
p1[7]                    1         1     15.18         0.00       2   
p2[0]                   19         1    170.52         0.00      20   
p2[1]                   17         1    193.21         0.00      18   
p2[2]                   16         1    177.83         0.00      17   
p2[3]                   16         1    177.66         0.00      17   
p2[4]                   16         1    130.89         0.00      17   
p2[5]                   16         1    171.95         0.00      17   
p2[6]                   16         1    163.10         0.00      17   
p2[7]                   16         1    154.26         0.00      17   
p3[0]                   17         1    181.28         0.00      18   
p3[1]                   16         1    170.87         0.00      17   
p3[2]                   16         1    171.05         0.00      17   
p3[3]                   16         1    128.11         0.00      17   
p3[4]                   16         1    176.75         0.00      17   
p3[5]                   16         1    167.66         0.00      17   
p3[6]                   16         1    158.56         0.00      17   
p3[7]                   16         1    104.00         0.00      17   
p4[0]                   16         1    262.60         0.00      17   
p4[1]                   16         1    260.13         0.00      17   
p4[2]                   16         1    148.59         0.00      17   
p4[3]                   16         1    163.10         0.00      17   
p4[4]                   16         1    171.53         0.00      17   
p4[5]                   16         1    101.18         0.00      17   
p4[6]                   16         1    171.95         0.00      17   
p4[7]                   16         1    110.02         0.00      17   
p5[0]                   16         1    249.52         0.00      17   
p5[1]                   16         1    146.29         0.00      17   
p5[2]                   16         1    167.66         0.00      17   
p5[3]                   16         1    177.15         0.00      17   
p5[4]                   16         1    104.00         0.00      17   
p5[5]                   16         1    176.75         0.00      17   
p5[6]                   16         1    113.09         0.00      17   
p5[7]                    1         1      7.18         0.00       2   
p6[0]                   16         1    194.29         0.00      17   
p6[1]                   16         1    118.87         0.00      17   
p6[2]                   16         1    136.56         0.00      17   
p6[3]                   16         1    110.02         0.00      17   
p6[4]                   16         1    118.87         0.00      17   
p6[5]                   16         1    110.02         0.00      17   
p6[6]                   16         1    101.18         0.00      17   
p6[7]                   16         1    184.57         0.00      17   
p7[0]                   16         1    122.19         0.00      17   
p7[1]                   16         1    140.38         0.00      17   
p7[2]                   16         1    113.09         0.00      17   
p7[3]                   16         1    122.19         0.00      17   
p7[4]                   16         1    113.09         0.00      17   
p7[5]                   16         1    104.00         0.00      17   
p7[6]                   16         1    185.76         0.00      17   
p7[7]                   16         1    158.56         0.00      17   
prodt[0]                 1         1      0.00         0.00       2   
prodt[1]                 1         1      0.00         0.00       2   
prodt[2]                 1         1      0.00         0.00       2   
prodt[3]                 1         1      0.00         0.00       2   
prodt[4]                 1         1      0.00         0.00       2   
prodt[5]                 1         1      0.00         0.00       2   
prodt[6]                 1         1      0.00         0.00       2   
prodt[7]                 1         1      0.00         0.00       2   
prodt[8]                 1         1      0.00         0.00       2   
prodt[9]                 1         1      0.00         0.00       2   
prodt[10]                1         1      0.00         0.00       2   
prodt[11]                1         1      0.00         0.00       2   
prodt[12]                1         1      0.00         0.00       2   
prodt[13]                1         1      0.00         0.00       2   
prodt[14]                1         1      0.00         0.00       2   
prodt[15]                1         1      0.00         0.00       2   
reset                    9         1     87.50         0.00      10   
s1[0]                    1         1     15.18         0.00       2   
s1[1]                    1         1     10.47         0.00       2   
s1[2]                   17         1    109.49         0.00      18   
s1[3]                    1         1     10.47         0.00       2   
s1[4]                   19         1    162.76         0.00      20   
s1[5]                   18         1    168.12         0.00      19   
s1[6]                   19         1    188.02         0.00      20   
s1[7]                    1         1     10.47         0.00       2   
s1[8]                    2         1     14.71         0.00       3   
s1[9]                   16         1    177.29         0.00      17   
s1[10]                  16         1    179.23         0.00      17   
s1[11]                  16         1    131.41         0.00      17   
s1[12]                  21         1    167.22         0.00      22   
s1[13]                  17         1    124.49         0.00      18   
s1[14]                  16         1    145.41         0.00      17   
s1[15]                  16         1    101.18         0.00      17   
s2[0]                   20         1    217.70         0.00      21   
s2[1]                   18         1    186.42         0.00      19   
s2[2]                   17         1    160.69         0.00      18   
s2[3]                   23         1    148.47         0.00      24   
s2[4]                   18         1    111.94         0.00      19   
s2[5]                   19         1    129.03         0.00      20   
s2[6]                   19         1    162.20         0.00      20   
s2[7]                   16         1    168.76         0.00      17   
s2[8]                   19         1    140.08         0.00      20   
s2[9]                   16         1    171.41         0.00      17   
s2[10]                   1         1     17.00         0.00       2   
s2[11]                  16         1    124.02         0.00      17   
s2[12]                   1         1     17.00         0.00       2   
s2[13]                  17         1    114.40         0.00      18   
s2[14]                  16         1    149.47         0.00      17   
s2[15]                  16         1    104.00         0.00      17   
s3[0]                   16         1    202.26         0.00      17   
s3[1]                   16         1    202.26         0.00      17   
s3[2]                   16         1    202.26         0.00      17   
s3[3]                   16         1    202.26         0.00      17   
s3[4]                   16         1    136.35         0.00      17   
s3[5]                   16         1    110.02         0.00      17   
s3[6]                   16         1    140.67         0.00      17   
s3[7]                   16         1    101.18         0.00      17   
s3[8]                   18         1    157.69         0.00      19   
s3[9]                   16         1    129.75         0.00      17   
s3[10]                  16         1    136.56         0.00      17   
s3[11]                   1         1      7.35         0.00       2   
s3[12]                  16         1    147.79         0.00      17   
s3[13]                  16         1    118.87         0.00      17   
s3[14]                  16         1    145.41         0.00      17   
s3[15]                  16         1    202.26         0.00      17   
s4[0]                   16         1    203.95         0.00      17   
s4[1]                   16         1    203.95         0.00      17   
s4[2]                   16         1    203.95         0.00      17   
s4[3]                   16         1    203.95         0.00      17   
s4[4]                   16         1    139.02         0.00      17   
s4[5]                   16         1    113.09         0.00      17   
s4[6]                   16         1    140.62         0.00      17   
s4[7]                   16         1    104.00         0.00      17   
s4[8]                   18         1    163.65         0.00      19   
s4[9]                   16         1    129.25         0.00      17   
s4[10]                  16         1    140.38         0.00      17   
s4[11]                   1         1      7.35         0.00       2   
s4[12]                  16         1    151.45         0.00      17   
s4[13]                  16         1    122.19         0.00      17   
s4[14]                  16         1    149.47         0.00      17   
s4[15]                  16         1    203.95         0.00      17   
s5[0]                   16         1    127.72         0.00      17   
s5[1]                   16         1    136.35         0.00      17   
s5[2]                    1         1     17.00         0.00       2   
s5[3]                   16         1    171.95         0.00      17   
s5[4]                   19         1    146.80         0.00      20   
s5[5]                    1         1     17.00         0.00       2   
s5[6]                   16         1    177.29         0.00      17   
s5[7]                    1         1      7.35         0.00       2   
s5[8]                   21         1    137.23         0.00      22   
s5[9]                   16         1    178.09         0.00      17   
s5[10]                  16         1    177.83         0.00      17   
s5[11]                   1         1     17.00         0.00       2   
s5[12]                   2         1     14.59         0.00       3   
s5[13]                  17         1    166.14         0.00      18   
s5[14]                  16         1    244.63         0.00      17   
s5[15]                   1         1     15.18         0.00       2   
s6[0]                   16         1    131.28         0.00      17   
s6[1]                   16         1    139.02         0.00      17   
s6[2]                   16         1    197.87         0.00      17   
s6[3]                   16         1    176.75         0.00      17   
s6[4]                   19         1    199.81         0.00      20   
s6[5]                   16         1    168.85         0.00      17   
s6[6]                   16         1    171.41         0.00      17   
s6[7]                   16         1    106.84         0.00      17   
s6[8]                   21         1    149.43         0.00      22   
s6[9]                   16         1    170.56         0.00      17   
s6[10]                  16         1    170.87         0.00      17   
s6[11]                  17         1    138.25         0.00      18   
s6[12]                   1         1     15.18         0.00       2   
s6[13]                  17         1    181.88         0.00      18   
s6[14]                   1         1     17.00         0.00       2   
s6[15]                  20         1    167.43         0.00      21   
s7[0]                    1         1      7.91         0.00       2   
s7[1]                    1         1      7.91         0.00       2   
s7[2]                    1         1      7.91         0.00       2   
s7[3]                    1         1      7.91         0.00       2   
s7[4]                    1         1      7.91         0.00       2   
s7[5]                    1         1      7.91         0.00       2   
s7[6]                    1         1      7.91         0.00       2   
s7[7]                    1         1      7.91         0.00       2   
s7[8]                    1         1      7.14         0.00       2   
s7[9]                    1         1      7.14         0.00       2   
s7[10]                   1         1      7.14         0.00       2   
s7[11]                   1         1      7.14         0.00       2   
s7[12]                   1         1      7.14         0.00       2   
s7[13]                   1         1      7.14         0.00       2   
s7[14]                   1         1      7.14         0.00       2   
s7[15]                   1         1      7.14         0.00       2   
valid                    1         1      0.00         0.00       2   
--------------------------------------------------------------------------------
Total 251 nets        3684       251  26262.06         0.00    3935
Maximum               1070         1   1001.00         0.00    1071
Average              14.68      1.00    104.63         0.00   15.68
1
update_timing
Information: Updating design information... (UID-85)
Warning: Design 'array_bin' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 10
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : array_bin
Version: C-2009.06-SP5
Date   : Mon May 16 10:20:12 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: mcand[7] (input port)
  Endpoint: prodt_reg[15]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 f
  mcand[7] (in)                                           0.00       0.00 f
  U105/Z (CIVX3)                                          0.05       0.05 r
  U133/Z (CNR2X1)                                         0.09       0.14 f
  A0/b16[8] (bit16_0)                                     0.00       0.14 f
  A0/A162/b8[0] (bit8_13)                                 0.00       0.14 f
  A0/A162/U8/Z (CNIVX4)                                   0.22       0.36 f
  A0/A162/A82/b4[0] (bit4_51)                             0.00       0.36 f
  A0/A162/A82/A41/b2[0] (bit2_204)                        0.00       0.36 f
  A0/A162/A82/A41/A1/b (Add_full_816)                     0.00       0.36 f
  A0/A162/A82/A41/A1/M1/b (Add_half_1632)                 0.00       0.36 f
  A0/A162/A82/A41/A1/M1/U1/Z (CEOX1)                      0.31       0.67 f
  A0/A162/A82/A41/A1/M1/sum (Add_half_1632)               0.00       0.67 f
  A0/A162/A82/A41/A1/M2/a (Add_half_1631)                 0.00       0.67 f
  A0/A162/A82/A41/A1/M2/U2/Z (CAN2X1)                     0.17       0.84 f
  A0/A162/A82/A41/A1/M2/c_out (Add_half_1631)             0.00       0.84 f
  A0/A162/A82/A41/A1/U1/Z (COR2X1)                        0.25       1.09 f
  A0/A162/A82/A41/A1/c_out (Add_full_816)                 0.00       1.09 f
  A0/A162/A82/A41/U3/Z (CANR2X2)                          0.27       1.37 r
  A0/A162/A82/A41/U4/Z (CIVX2)                            0.10       1.47 f
  A0/A162/A82/A41/U6/Z (CAOR2X1)                          0.36       1.83 f
  A0/A162/A82/A41/c_out2 (bit2_204)                       0.00       1.83 f
  A0/A162/A82/U3/Z (CANR2X2)                              0.28       2.11 r
  A0/A162/A82/U10/Z (CIVX1)                               0.14       2.25 f
  A0/A162/A82/U7/Z (CAOR2X1)                              0.34       2.59 f
  A0/A162/A82/c_out4 (bit4_51)                            0.00       2.59 f
  A0/A162/U11/Z (CMXI2X1)                                 0.23       2.82 r
  A0/A162/U18/Z (CIVX2)                                   0.17       2.99 f
  A0/A162/U10/Z (CMXI2X1)                                 0.23       3.21 f
  A0/A162/U9/Z (CNIVX4)                                   0.24       3.45 f
  A0/A162/sum8[4] (bit8_13)                               0.00       3.45 f
  A0/sum16[12] (bit16_0)                                  0.00       3.45 f
  A4/a16[12] (bit16_3)                                    0.00       3.45 f
  A4/A162/a8[4] (bit8_5)                                  0.00       3.45 f
  A4/A162/A84/a4[0] (bit4_17)                             0.00       3.45 f
  A4/A162/A84/A41/a2[0] (bit2_68)                         0.00       3.45 f
  A4/A162/A84/A41/A2/a (Add_full_271)                     0.00       3.45 f
  A4/A162/A84/A41/A2/M1/a (Add_half_542)                  0.00       3.45 f
  A4/A162/A84/A41/A2/M1/U1/Z (CEOX1)                      0.30       3.76 f
  A4/A162/A84/A41/A2/M1/sum (Add_half_542)                0.00       3.76 f
  A4/A162/A84/A41/A2/M2/a (Add_half_541)                  0.00       3.76 f
  A4/A162/A84/A41/A2/M2/U1/Z (CAN2X1)                     0.16       3.92 f
  A4/A162/A84/A41/A2/M2/c_out (Add_half_541)              0.00       3.92 f
  A4/A162/A84/A41/A2/U1/Z (COR2X1)                        0.25       4.17 f
  A4/A162/A84/A41/A2/c_out (Add_full_271)                 0.00       4.17 f
  A4/A162/A84/A41/U3/Z (CMX2X1)                           0.36       4.53 f
  A4/A162/A84/A41/U6/Z (CMXI2X1)                          0.21       4.74 f
  A4/A162/A84/A41/c_out2 (bit2_68)                        0.00       4.74 f
  A4/A162/A84/U4/Z (CND2X1)                               0.08       4.82 r
  A4/A162/A84/U3/Z (CND2X1)                               0.16       4.98 f
  A4/A162/A84/U11/Z (CMX2X1)                              0.31       5.29 r
  A4/A162/A84/sum4[2] (bit4_17)                           0.00       5.29 r
  A4/A162/U51/Z (CIVX2)                                   0.07       5.37 f
  A4/A162/U18/Z (CND2X2)                                  0.07       5.44 r
  A4/A162/U41/Z (CND2X2)                                  0.12       5.56 f
  A4/A162/U37/Z (CIVX4)                                   0.18       5.74 r
  A4/A162/sum8[6] (bit8_5)                                0.00       5.74 r
  A4/sum16[14] (bit16_3)                                  0.00       5.74 r
  A6/a16[14] (bit16_1)                                    0.00       5.74 r
  A6/A162/a8[6] (bit8_1)                                  0.00       5.74 r
  A6/A162/A83/a4[2] (bit4_2)                              0.00       5.74 r
  A6/A162/A83/A43/a2[0] (bit2_6)                          0.00       5.74 r
  A6/A162/A83/A43/A1/a (Add_full_24)                      0.00       5.74 r
  A6/A162/A83/A43/A1/M1/a (Add_half_48)                   0.00       5.74 r
  A6/A162/A83/A43/A1/M1/U1/Z (CEOX1)                      0.35       6.09 r
  A6/A162/A83/A43/A1/M1/sum (Add_half_48)                 0.00       6.09 r
  A6/A162/A83/A43/A1/M2/a (Add_half_47)                   0.00       6.09 r
  A6/A162/A83/A43/A1/M2/U1/Z (CAN2X1)                     0.23       6.32 r
  A6/A162/A83/A43/A1/M2/c_out (Add_half_47)               0.00       6.32 r
  A6/A162/A83/A43/A1/U1/Z (CND2IX1)                       0.15       6.48 r
  A6/A162/A83/A43/A1/c_out (Add_full_24)                  0.00       6.48 r
  A6/A162/A83/A43/U5/Z (CMXI2X1)                          0.17       6.65 f
  A6/A162/A83/A43/U6/Z (CIVX2)                            0.08       6.73 r
  A6/A162/A83/A43/U9/Z (CMXI2X1)                          0.22       6.95 r
  A6/A162/A83/A43/sum2[1] (bit2_6)                        0.00       6.95 r
  A6/A162/A83/U11/Z (CMX2X1)                              0.26       7.21 r
  A6/A162/A83/sum4[3] (bit4_2)                            0.00       7.21 r
  A6/A162/U7/Z (CIVX1)                                    0.07       7.28 f
  A6/A162/U40/Z (CMXI2X1)                                 0.19       7.46 r
  A6/A162/sum8[7] (bit8_1)                                0.00       7.46 r
  A6/sum16[15] (bit16_1)                                  0.00       7.46 r
  U186/Z (CAN2X1)                                         0.22       7.68 r
  prodt_reg[15]/D (CFD1QX1)                               0.00       7.68 r
  data arrival time                                                  7.68

  clock clock (rise edge)                                 8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  prodt_reg[15]/CP (CFD1QX1)                              0.00       8.00 r
  library setup time                                     -0.32       7.68
  data required time                                                 7.68
  --------------------------------------------------------------------------
  data required time                                                 7.68
  data arrival time                                                 -7.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mcand[0] (input port)
  Endpoint: prodt_reg[14]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 f
  mcand[0] (in)                                           0.00       0.00 f
  U116/Z (CND2X4)                                         0.10       0.10 r
  U156/Z (CIVX8)                                          0.12       0.22 f
  A2/a16[4] (bit16_5)                                     0.00       0.22 f
  A2/A161/a8[4] (bit8_10)                                 0.00       0.22 f
  A2/A161/A83/a4[0] (bit4_38)                             0.00       0.22 f
  A2/A161/A83/A41/a2[0] (bit2_152)                        0.00       0.22 f
  A2/A161/A83/A41/A1/a (Add_full_608)                     0.00       0.22 f
  A2/A161/A83/A41/A1/M1/a (Add_half_1216)                 0.00       0.22 f
  A2/A161/A83/A41/A1/M1/U1/Z (CEOX1)                      0.33       0.55 f
  A2/A161/A83/A41/A1/M1/sum (Add_half_1216)               0.00       0.55 f
  A2/A161/A83/A41/A1/M2/a (Add_half_1215)                 0.00       0.55 f
  A2/A161/A83/A41/A1/M2/U2/Z (CND2X2)                     0.08       0.62 r
  A2/A161/A83/A41/A1/M2/U3/Z (CIVX2)                      0.06       0.69 f
  A2/A161/A83/A41/A1/M2/c_out (Add_half_1215)             0.00       0.69 f
  A2/A161/A83/A41/A1/U2/Z (CIVX2)                         0.05       0.74 r
  A2/A161/A83/A41/A1/U1/Z (CND2X1)                        0.09       0.82 f
  A2/A161/A83/A41/A1/c_out (Add_full_608)                 0.00       0.82 f
  A2/A161/A83/A41/U3/Z (CMX2X1)                           0.35       1.17 f
  A2/A161/A83/A41/U9/Z (CMXI2X1)                          0.21       1.38 f
  A2/A161/A83/A41/c_out2 (bit2_152)                       0.00       1.38 f
  A2/A161/A83/U5/Z (CMXI2X1)                              0.23       1.61 r
  A2/A161/A83/U6/Z (CIVX2)                                0.15       1.76 f
  A2/A161/A83/U12/Z (CMXI2X1)                             0.20       1.96 f
  A2/A161/A83/sum4[2] (bit4_38)                           0.00       1.96 f
  A2/A161/U7/Z (CMX2X2)                                   0.51       2.47 f
  A2/A161/sum8[6] (bit8_10)                               0.00       2.47 f
  A2/sum16[6] (bit16_5)                                   0.00       2.47 f
  A5/a16[6] (bit16_2)                                     0.00       2.47 f
  A5/A161/a8[6] (bit8_4)                                  0.00       2.47 f
  A5/A161/A84/a4[2] (bit4_13)                             0.00       2.47 f
  A5/A161/A84/A43/a2[0] (bit2_50)                         0.00       2.47 f
  A5/A161/A84/A43/A2/a (Add_full_199)                     0.00       2.47 f
  A5/A161/A84/A43/A2/M1/a (Add_half_398)                  0.00       2.47 f
  A5/A161/A84/A43/A2/M1/U1/Z (CEOXL)                      0.40       2.88 f
  A5/A161/A84/A43/A2/M1/sum (Add_half_398)                0.00       2.88 f
  A5/A161/A84/A43/A2/M2/a (Add_half_397)                  0.00       2.88 f
  A5/A161/A84/A43/A2/M2/U1/Z (CAN2X1)                     0.19       3.06 f
  A5/A161/A84/A43/A2/M2/c_out (Add_half_397)              0.00       3.06 f
  A5/A161/A84/A43/A2/U1/Z (COR2X1)                        0.23       3.29 f
  A5/A161/A84/A43/A2/c_out (Add_full_199)                 0.00       3.29 f
  A5/A161/A84/A43/U3/Z (CMX2X1)                           0.35       3.63 f
  A5/A161/A84/A43/U8/Z (CMXI2X1)                          0.21       3.85 f
  A5/A161/A84/A43/c_out2 (bit2_50)                        0.00       3.85 f
  A5/A161/A84/U3/Z (CIVX1)                                0.07       3.92 r
  A5/A161/A84/U12/Z (CMXI2X1)                             0.14       4.06 f
  A5/A161/A84/c_out4 (bit4_13)                            0.00       4.06 f
  A5/A161/U4/Z (CMX2X2)                                   0.46       4.52 f
  A5/A161/c_out8 (bit8_4)                                 0.00       4.52 f
  A5/A162/c_in8 (bit8_3)                                  0.00       4.52 f
  A5/A162/U22/Z (CMXI2X1)                                 0.24       4.76 f
  A5/A162/U6/Z (CIVX2)                                    0.13       4.89 r
  A5/A162/U15/Z (CMXI2X1)                                 0.28       5.18 r
  A5/A162/sum8[4] (bit8_3)                                0.00       5.18 r
  A5/sum16[12] (bit16_2)                                  0.00       5.18 r
  A6/b16[12] (bit16_1)                                    0.00       5.18 r
  A6/A162/b8[4] (bit8_1)                                  0.00       5.18 r
  A6/A162/U9/Z (CNIVX4)                                   0.31       5.49 r
  A6/A162/A83/b4[0] (bit4_2)                              0.00       5.49 r
  A6/A162/A83/A41/b2[0] (bit2_8)                          0.00       5.49 r
  A6/A162/A83/A41/A1/b (Add_full_32)                      0.00       5.49 r
  A6/A162/A83/A41/A1/M1/b (Add_half_64)                   0.00       5.49 r
  A6/A162/A83/A41/A1/M1/U4/Z (CIVXL)                      0.15       5.63 f
  A6/A162/A83/A41/A1/M1/U3/Z (CND2X1)                     0.08       5.71 r
  A6/A162/A83/A41/A1/M1/U1/Z (CND2X1)                     0.12       5.84 f
  A6/A162/A83/A41/A1/M1/sum (Add_half_64)                 0.00       5.84 f
  A6/A162/A83/A41/A1/M2/a (Add_half_63)                   0.00       5.84 f
  A6/A162/A83/A41/A1/M2/U1/Z (CAN2X1)                     0.18       6.01 f
  A6/A162/A83/A41/A1/M2/c_out (Add_half_63)               0.00       6.01 f
  A6/A162/A83/A41/A1/U3/Z (CIVX2)                         0.05       6.06 r
  A6/A162/A83/A41/A1/U2/Z (CND2X1)                        0.09       6.15 f
  A6/A162/A83/A41/A1/c_out (Add_full_32)                  0.00       6.15 f
  A6/A162/A83/A41/U8/Z (CMXI2X1)                          0.20       6.35 r
  A6/A162/A83/A41/U4/Z (CIVX1)                            0.13       6.49 f
  A6/A162/A83/A41/U9/Z (CMXI2X1)                          0.20       6.69 f
  A6/A162/A83/A41/c_out2 (bit2_8)                         0.00       6.69 f
  A6/A162/A83/U4/Z (CND2X1)                               0.10       6.79 r
  A6/A162/A83/U7/Z (CND2X2)                               0.13       6.92 f
  A6/A162/A83/U5/Z (CMX2X1)                               0.29       7.21 r
  A6/A162/A83/sum4[2] (bit4_2)                            0.00       7.21 r
  A6/A162/U8/Z (CIVX1)                                    0.07       7.28 f
  A6/A162/U39/Z (CMXI2X1)                                 0.19       7.46 r
  A6/A162/sum8[6] (bit8_1)                                0.00       7.46 r
  A6/sum16[14] (bit16_1)                                  0.00       7.46 r
  U185/Z (CAN2X1)                                         0.22       7.68 r
  prodt_reg[14]/D (CFD1QX1)                               0.00       7.68 r
  data arrival time                                                  7.68

  clock clock (rise edge)                                 8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  prodt_reg[14]/CP (CFD1QX1)                              0.00       8.00 r
  library setup time                                     -0.32       7.68
  data required time                                                 7.68
  --------------------------------------------------------------------------
  data required time                                                 7.68
  data arrival time                                                 -7.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mcand[1] (input port)
  Endpoint: prodt_reg[12]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mcand[1] (in)                                           0.00       0.00 r
  U148/Z (CND2X4)                                         0.08       0.08 f
  U140/Z (CIVX4)                                          0.13       0.21 r
  A1/b16[4] (bit16_6)                                     0.00       0.21 r
  A1/A161/b8[4] (bit8_12)                                 0.00       0.21 r
  A1/A161/A83/b4[0] (bit4_46)                             0.00       0.21 r
  A1/A161/A83/A41/b2[0] (bit2_184)                        0.00       0.21 r
  A1/A161/A83/A41/A1/b (Add_full_736)                     0.00       0.21 r
  A1/A161/A83/A41/A1/M1/b (Add_half_1472)                 0.00       0.21 r
  A1/A161/A83/A41/A1/M1/U1/Z (CEOX1)                      0.34       0.56 r
  A1/A161/A83/A41/A1/M1/sum (Add_half_1472)               0.00       0.56 r
  A1/A161/A83/A41/A1/M2/a (Add_half_1471)                 0.00       0.56 r
  A1/A161/A83/A41/A1/M2/U1/Z (CAN2X1)                     0.25       0.81 r
  A1/A161/A83/A41/A1/M2/c_out (Add_half_1471)             0.00       0.81 r
  A1/A161/A83/A41/A1/U2/Z (CIVX2)                         0.06       0.87 f
  A1/A161/A83/A41/A1/U1/Z (CND2X1)                        0.07       0.94 r
  A1/A161/A83/A41/A1/c_out (Add_full_736)                 0.00       0.94 r
  A1/A161/A83/A41/U3/Z (CMX2X1)                           0.28       1.22 r
  A1/A161/A83/A41/U8/Z (CMXI2X1)                          0.25       1.47 r
  A1/A161/A83/A41/c_out2 (bit2_184)                       0.00       1.47 r
  A1/A161/A83/U3/Z (CMX2X1)                               0.32       1.79 r
  A1/A161/A83/U6/Z (CMX2XL)                               0.42       2.21 f
  A1/A161/A83/sum4[2] (bit4_46)                           0.00       2.21 f
  A1/A161/U8/Z (CND2XL)                                   0.12       2.33 r
  A1/A161/U7/Z (CND2X1)                                   0.14       2.47 f
  A1/A161/U18/Z (CIVX2)                                   0.10       2.57 r
  A1/A161/U17/Z (CIVX4)                                   0.14       2.70 f
  A1/A161/sum8[6] (bit8_12)                               0.00       2.70 f
  A1/sum16[6] (bit16_6)                                   0.00       2.70 f
  A4/b16[6] (bit16_3)                                     0.00       2.70 f
  A4/A161/b8[6] (bit8_6)                                  0.00       2.70 f
  A4/A161/A83/b4[2] (bit4_22)                             0.00       2.70 f
  A4/A161/A83/A44/b2[0] (bit2_85)                         0.00       2.70 f
  A4/A161/A83/A44/A2/b (Add_full_339)                     0.00       2.70 f
  A4/A161/A83/A44/A2/M1/b (Add_half_678)                  0.00       2.70 f
  A4/A161/A83/A44/A2/M1/U5/Z (CIVXL)                      0.12       2.83 r
  A4/A161/A83/A44/A2/M1/U4/Z (CND2X1)                     0.11       2.94 f
  A4/A161/A83/A44/A2/M1/U1/Z (CND2X1)                     0.09       3.03 r
  A4/A161/A83/A44/A2/M1/sum (Add_half_678)                0.00       3.03 r
  A4/A161/A83/A44/A2/M2/a (Add_half_677)                  0.00       3.03 r
  A4/A161/A83/A44/A2/M2/U2/Z (CAN2X1)                     0.20       3.23 r
  A4/A161/A83/A44/A2/M2/c_out (Add_half_677)              0.00       3.23 r
  A4/A161/A83/A44/A2/U2/Z (CIVX1)                         0.07       3.30 f
  A4/A161/A83/A44/A2/U1/Z (CND2X1)                        0.07       3.38 r
  A4/A161/A83/A44/A2/c_out (Add_full_339)                 0.00       3.38 r
  A4/A161/A83/A44/U3/Z (CMXI2X1)                          0.17       3.55 f
  A4/A161/A83/A44/U4/Z (CIVX2)                            0.08       3.63 r
  A4/A161/A83/A44/U9/Z (CMXI2X1)                          0.23       3.86 r
  A4/A161/A83/A44/c_out2 (bit2_85)                        0.00       3.86 r
  A4/A161/A83/U8/Z (CIVX1)                                0.10       3.96 f
  A4/A161/A83/U13/Z (CMXI2X1)                             0.20       4.16 r
  A4/A161/A83/c_out4 (bit4_22)                            0.00       4.16 r
  A4/A161/U21/Z (CIVX1)                                   0.10       4.27 f
  A4/A161/U17/Z (CMXI2X1)                                 0.20       4.47 r
  A4/A161/c_out8 (bit8_6)                                 0.00       4.47 r
  A4/A162/c_in8 (bit8_5)                                  0.00       4.47 r
  A4/A162/U5/Z (CIVX1)                                    0.14       4.61 f
  A4/A162/U25/Z (CIVXL)                                   0.20       4.81 r
  A4/A162/U29/Z (CND2X1)                                  0.17       4.99 f
  A4/A162/U38/Z (CND2X2)                                  0.10       5.09 r
  A4/A162/U39/Z (CIVX4)                                   0.12       5.21 f
  A4/A162/sum8[0] (bit8_5)                                0.00       5.21 f
  A4/sum16[8] (bit16_3)                                   0.00       5.21 f
  A6/a16[8] (bit16_1)                                     0.00       5.21 f
  A6/A162/a8[0] (bit8_1)                                  0.00       5.21 f
  A6/A162/A82/a4[0] (bit4_3)                              0.00       5.21 f
  A6/A162/A82/A41/a2[0] (bit2_12)                         0.00       5.21 f
  A6/A162/A82/A41/A2/a (Add_full_47)                      0.00       5.21 f
  A6/A162/A82/A41/A2/M1/a (Add_half_94)                   0.00       5.21 f
  A6/A162/A82/A41/A2/M1/U4/Z (CIVXL)                      0.11       5.33 r
  A6/A162/A82/A41/A2/M1/U2/Z (CND2X1)                     0.11       5.44 f
  A6/A162/A82/A41/A2/M1/U3/Z (CND2X1)                     0.11       5.54 r
  A6/A162/A82/A41/A2/M1/sum (Add_half_94)                 0.00       5.54 r
  A6/A162/A82/A41/A2/M2/a (Add_half_93)                   0.00       5.54 r
  A6/A162/A82/A41/A2/M2/U1/Z (CAN2X1)                     0.20       5.74 r
  A6/A162/A82/A41/A2/M2/c_out (Add_half_93)               0.00       5.74 r
  A6/A162/A82/A41/A2/U1/Z (CND2IX1)                       0.17       5.91 r
  A6/A162/A82/A41/A2/c_out (Add_full_47)                  0.00       5.91 r
  A6/A162/A82/A41/U5/Z (CND2X2)                           0.11       6.02 f
  A6/A162/A82/A41/U6/Z (CND2X2)                           0.09       6.12 r
  A6/A162/A82/A41/U8/Z (CIVX2)                            0.07       6.18 f
  A6/A162/A82/A41/U9/Z (CMXI2X1)                          0.15       6.34 r
  A6/A162/A82/A41/c_out2 (bit2_12)                        0.00       6.34 r
  A6/A162/A82/U4/Z (CND2X1)                               0.15       6.48 f
  A6/A162/A82/U5/Z (CND2X1)                               0.11       6.59 r
  A6/A162/A82/U6/Z (CMXI2X1)                              0.27       6.87 r
  A6/A162/A82/c_out4 (bit4_3)                             0.00       6.87 r
  A6/A162/U13/Z (CND2X1)                                  0.15       7.02 f
  A6/A162/U10/Z (CND2X1)                                  0.14       7.16 r
  A6/A162/U35/Z (CMXI2X1)                                 0.25       7.41 r
  A6/A162/sum8[4] (bit8_1)                                0.00       7.41 r
  A6/sum16[12] (bit16_1)                                  0.00       7.41 r
  U183/Z (CAN2X1)                                         0.21       7.62 r
  prodt_reg[12]/D (CFD1QXL)                               0.00       7.62 r
  data arrival time                                                  7.62

  clock clock (rise edge)                                 8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  prodt_reg[12]/CP (CFD1QXL)                              0.00       8.00 r
  library setup time                                     -0.38       7.62
  data required time                                                 7.62
  --------------------------------------------------------------------------
  data required time                                                 7.62
  data arrival time                                                 -7.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: mcand[1] (input port)
  Endpoint: prodt_reg[13]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mcand[1] (in)                                           0.00       0.00 r
  U148/Z (CND2X4)                                         0.08       0.08 f
  U140/Z (CIVX4)                                          0.13       0.21 r
  A1/b16[4] (bit16_6)                                     0.00       0.21 r
  A1/A161/b8[4] (bit8_12)                                 0.00       0.21 r
  A1/A161/A83/b4[0] (bit4_46)                             0.00       0.21 r
  A1/A161/A83/A41/b2[0] (bit2_184)                        0.00       0.21 r
  A1/A161/A83/A41/A1/b (Add_full_736)                     0.00       0.21 r
  A1/A161/A83/A41/A1/M1/b (Add_half_1472)                 0.00       0.21 r
  A1/A161/A83/A41/A1/M1/U1/Z (CEOX1)                      0.34       0.56 r
  A1/A161/A83/A41/A1/M1/sum (Add_half_1472)               0.00       0.56 r
  A1/A161/A83/A41/A1/M2/a (Add_half_1471)                 0.00       0.56 r
  A1/A161/A83/A41/A1/M2/U1/Z (CAN2X1)                     0.25       0.81 r
  A1/A161/A83/A41/A1/M2/c_out (Add_half_1471)             0.00       0.81 r
  A1/A161/A83/A41/A1/U2/Z (CIVX2)                         0.06       0.87 f
  A1/A161/A83/A41/A1/U1/Z (CND2X1)                        0.07       0.94 r
  A1/A161/A83/A41/A1/c_out (Add_full_736)                 0.00       0.94 r
  A1/A161/A83/A41/U3/Z (CMX2X1)                           0.28       1.22 r
  A1/A161/A83/A41/U8/Z (CMXI2X1)                          0.25       1.47 r
  A1/A161/A83/A41/c_out2 (bit2_184)                       0.00       1.47 r
  A1/A161/A83/U3/Z (CMX2X1)                               0.32       1.79 r
  A1/A161/A83/U6/Z (CMX2XL)                               0.42       2.21 f
  A1/A161/A83/sum4[2] (bit4_46)                           0.00       2.21 f
  A1/A161/U8/Z (CND2XL)                                   0.12       2.33 r
  A1/A161/U7/Z (CND2X1)                                   0.14       2.47 f
  A1/A161/U18/Z (CIVX2)                                   0.10       2.57 r
  A1/A161/U17/Z (CIVX4)                                   0.14       2.70 f
  A1/A161/sum8[6] (bit8_12)                               0.00       2.70 f
  A1/sum16[6] (bit16_6)                                   0.00       2.70 f
  A4/b16[6] (bit16_3)                                     0.00       2.70 f
  A4/A161/b8[6] (bit8_6)                                  0.00       2.70 f
  A4/A161/A83/b4[2] (bit4_22)                             0.00       2.70 f
  A4/A161/A83/A44/b2[0] (bit2_85)                         0.00       2.70 f
  A4/A161/A83/A44/A2/b (Add_full_339)                     0.00       2.70 f
  A4/A161/A83/A44/A2/M1/b (Add_half_678)                  0.00       2.70 f
  A4/A161/A83/A44/A2/M1/U5/Z (CIVXL)                      0.12       2.83 r
  A4/A161/A83/A44/A2/M1/U4/Z (CND2X1)                     0.11       2.94 f
  A4/A161/A83/A44/A2/M1/U1/Z (CND2X1)                     0.09       3.03 r
  A4/A161/A83/A44/A2/M1/sum (Add_half_678)                0.00       3.03 r
  A4/A161/A83/A44/A2/M2/a (Add_half_677)                  0.00       3.03 r
  A4/A161/A83/A44/A2/M2/U2/Z (CAN2X1)                     0.20       3.23 r
  A4/A161/A83/A44/A2/M2/c_out (Add_half_677)              0.00       3.23 r
  A4/A161/A83/A44/A2/U2/Z (CIVX1)                         0.07       3.30 f
  A4/A161/A83/A44/A2/U1/Z (CND2X1)                        0.07       3.38 r
  A4/A161/A83/A44/A2/c_out (Add_full_339)                 0.00       3.38 r
  A4/A161/A83/A44/U3/Z (CMXI2X1)                          0.17       3.55 f
  A4/A161/A83/A44/U4/Z (CIVX2)                            0.08       3.63 r
  A4/A161/A83/A44/U9/Z (CMXI2X1)                          0.23       3.86 r
  A4/A161/A83/A44/c_out2 (bit2_85)                        0.00       3.86 r
  A4/A161/A83/U8/Z (CIVX1)                                0.10       3.96 f
  A4/A161/A83/U13/Z (CMXI2X1)                             0.20       4.16 r
  A4/A161/A83/c_out4 (bit4_22)                            0.00       4.16 r
  A4/A161/U21/Z (CIVX1)                                   0.10       4.27 f
  A4/A161/U17/Z (CMXI2X1)                                 0.20       4.47 r
  A4/A161/c_out8 (bit8_6)                                 0.00       4.47 r
  A4/A162/c_in8 (bit8_5)                                  0.00       4.47 r
  A4/A162/U5/Z (CIVX1)                                    0.14       4.61 f
  A4/A162/U25/Z (CIVXL)                                   0.20       4.81 r
  A4/A162/U29/Z (CND2X1)                                  0.17       4.99 f
  A4/A162/U38/Z (CND2X2)                                  0.10       5.09 r
  A4/A162/U39/Z (CIVX4)                                   0.12       5.21 f
  A4/A162/sum8[0] (bit8_5)                                0.00       5.21 f
  A4/sum16[8] (bit16_3)                                   0.00       5.21 f
  A6/a16[8] (bit16_1)                                     0.00       5.21 f
  A6/A162/a8[0] (bit8_1)                                  0.00       5.21 f
  A6/A162/A82/a4[0] (bit4_3)                              0.00       5.21 f
  A6/A162/A82/A41/a2[0] (bit2_12)                         0.00       5.21 f
  A6/A162/A82/A41/A2/a (Add_full_47)                      0.00       5.21 f
  A6/A162/A82/A41/A2/M1/a (Add_half_94)                   0.00       5.21 f
  A6/A162/A82/A41/A2/M1/U4/Z (CIVXL)                      0.11       5.33 r
  A6/A162/A82/A41/A2/M1/U2/Z (CND2X1)                     0.11       5.44 f
  A6/A162/A82/A41/A2/M1/U3/Z (CND2X1)                     0.11       5.54 r
  A6/A162/A82/A41/A2/M1/sum (Add_half_94)                 0.00       5.54 r
  A6/A162/A82/A41/A2/M2/a (Add_half_93)                   0.00       5.54 r
  A6/A162/A82/A41/A2/M2/U1/Z (CAN2X1)                     0.20       5.74 r
  A6/A162/A82/A41/A2/M2/c_out (Add_half_93)               0.00       5.74 r
  A6/A162/A82/A41/A2/U1/Z (CND2IX1)                       0.17       5.91 r
  A6/A162/A82/A41/A2/c_out (Add_full_47)                  0.00       5.91 r
  A6/A162/A82/A41/U5/Z (CND2X2)                           0.11       6.02 f
  A6/A162/A82/A41/U6/Z (CND2X2)                           0.09       6.12 r
  A6/A162/A82/A41/U8/Z (CIVX2)                            0.07       6.18 f
  A6/A162/A82/A41/U9/Z (CMXI2X1)                          0.15       6.34 r
  A6/A162/A82/A41/c_out2 (bit2_12)                        0.00       6.34 r
  A6/A162/A82/U4/Z (CND2X1)                               0.15       6.48 f
  A6/A162/A82/U5/Z (CND2X1)                               0.11       6.59 r
  A6/A162/A82/U6/Z (CMXI2X1)                              0.27       6.87 r
  A6/A162/A82/c_out4 (bit4_3)                             0.00       6.87 r
  A6/A162/U13/Z (CND2X1)                                  0.15       7.02 f
  A6/A162/U10/Z (CND2X1)                                  0.14       7.16 r
  A6/A162/U38/Z (CMXI2X1)                                 0.25       7.41 r
  A6/A162/sum8[5] (bit8_1)                                0.00       7.41 r
  A6/sum16[13] (bit16_1)                                  0.00       7.41 r
  U184/Z (CAN2X1)                                         0.21       7.62 r
  prodt_reg[13]/D (CFD1QXL)                               0.00       7.62 r
  data arrival time                                                  7.62

  clock clock (rise edge)                                 8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  prodt_reg[13]/CP (CFD1QXL)                              0.00       8.00 r
  library setup time                                     -0.38       7.62
  data required time                                                 7.62
  --------------------------------------------------------------------------
  data required time                                                 7.62
  data arrival time                                                 -7.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: mcand[0] (input port)
  Endpoint: prodt_reg[8]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mcand[0] (in)                                           0.00       0.00 r
  U161/Z (CND2X4)                                         0.10       0.10 f
  U158/Z (CIVX8)                                          0.11       0.21 r
  A0/a16[0] (bit16_0)                                     0.00       0.21 r
  A0/A161/a8[0] (bit8_0)                                  0.00       0.21 r
  A0/A161/A81/a4[0] (bit4_0)                              0.00       0.21 r
  A0/A161/A81/A41/a2[0] (bit2_0)                          0.00       0.21 r
  A0/A161/A81/A41/A2/a (Add_full_895)                     0.00       0.21 r
  A0/A161/A81/A41/A2/M1/a (Add_half_1790)                 0.00       0.21 r
  A0/A161/A81/A41/A2/M1/U1/Z (CENX1)                      0.26       0.47 r
  A0/A161/A81/A41/A2/M1/sum (Add_half_1790)               0.00       0.47 r
  A0/A161/A81/A41/A2/M2/a (Add_half_1789)                 0.00       0.47 r
  A0/A161/A81/A41/A2/M2/U1/Z (CND2X1)                     0.14       0.62 f
  A0/A161/A81/A41/A2/M2/U2/Z (CIVX1)                      0.08       0.70 r
  A0/A161/A81/A41/A2/M2/c_out (Add_half_1789)             0.00       0.70 r
  A0/A161/A81/A41/A2/U2/Z (CIVX2)                         0.07       0.77 f
  A0/A161/A81/A41/A2/U1/Z (CND2X2)                        0.06       0.83 r
  A0/A161/A81/A41/A2/c_out (Add_full_895)                 0.00       0.83 r
  A0/A161/A81/A41/U3/Z (CMXI2X1)                          0.16       1.00 f
  A0/A161/A81/A41/U4/Z (CIVX2)                            0.08       1.08 r
  A0/A161/A81/A41/U9/Z (CMXI2X1)                          0.26       1.34 r
  A0/A161/A81/A41/c_out2 (bit2_0)                         0.00       1.34 r
  A0/A161/A81/U8/Z (CMX2X1)                               0.30       1.64 r
  A0/A161/A81/U3/Z (CMX2X1)                               0.36       2.00 f
  A0/A161/A81/sum4[2] (bit4_0)                            0.00       2.00 f
  A0/A161/U30/Z (CND2X1)                                  0.10       2.10 r
  A0/A161/U32/Z (CND2X2)                                  0.22       2.31 f
  A0/A161/sum8[2] (bit8_0)                                0.00       2.31 f
  A0/sum16[2] (bit16_0)                                   0.00       2.31 f
  A4/a16[2] (bit16_3)                                     0.00       2.31 f
  A4/A161/a8[2] (bit8_6)                                  0.00       2.31 f
  A4/A161/A81/a4[2] (bit4_24)                             0.00       2.31 f
  A4/A161/A81/A43/a2[0] (bit2_94)                         0.00       2.31 f
  A4/A161/A81/A43/A2/a (Add_full_375)                     0.00       2.31 f
  A4/A161/A81/A43/A2/M1/a (Add_half_750)                  0.00       2.31 f
  A4/A161/A81/A43/A2/M1/U3/Z (CIVXL)                      0.19       2.50 r
  A4/A161/A81/A43/A2/M1/U1/Z (CENX1)                      0.28       2.78 r
  A4/A161/A81/A43/A2/M1/sum (Add_half_750)                0.00       2.78 r
  A4/A161/A81/A43/A2/M2/a (Add_half_749)                  0.00       2.78 r
  A4/A161/A81/A43/A2/M2/U1/Z (CAN2X1)                     0.24       3.02 r
  A4/A161/A81/A43/A2/M2/c_out (Add_half_749)              0.00       3.02 r
  A4/A161/A81/A43/A2/U2/Z (CIVX2)                         0.06       3.08 f
  A4/A161/A81/A43/A2/U1/Z (CND2X1)                        0.07       3.15 r
  A4/A161/A81/A43/A2/c_out (Add_full_375)                 0.00       3.15 r
  A4/A161/A81/A43/U5/Z (CMXI2X1)                          0.18       3.33 f
  A4/A161/A81/A43/U4/Z (CMX2X1)                           0.30       3.63 r
  A4/A161/A81/A43/c_out2 (bit2_94)                        0.00       3.63 r
  A4/A161/A81/U3/Z (CIVX1)                                0.07       3.70 f
  A4/A161/A81/U10/Z (CMXI2X1)                             0.19       3.89 r
  A4/A161/A81/c_out4 (bit4_24)                            0.00       3.89 r
  A4/A161/U3/Z (CMXI2X1)                                  0.19       4.08 f
  A4/A161/U18/Z (CIVX2)                                   0.12       4.20 r
  A4/A161/U19/Z (CNIVX4)                                  0.20       4.40 r
  A4/A161/U28/Z (CMXI2X1)                                 0.26       4.65 r
  A4/A161/sum8[5] (bit8_6)                                0.00       4.65 r
  A4/sum16[5] (bit16_3)                                   0.00       4.65 r
  A6/a16[5] (bit16_1)                                     0.00       4.65 r
  A6/A161/a8[5] (bit8_2)                                  0.00       4.65 r
  A6/A161/U15/Z (CIVX2)                                   0.14       4.80 f
  A6/A161/U16/Z (CIVX4)                                   0.14       4.94 r
  A6/A161/A84/a4[1] (bit4_5)                              0.00       4.94 r
  A6/A161/A84/A42/a2[1] (bit2_19)                         0.00       4.94 r
  A6/A161/A84/A42/A3/a (Add_full_74)                      0.00       4.94 r
  A6/A161/A84/A42/A3/M1/a (Add_half_148)                  0.00       4.94 r
  A6/A161/A84/A42/A3/M1/U1/Z (CEOX1)                      0.33       5.27 r
  A6/A161/A84/A42/A3/M1/sum (Add_half_148)                0.00       5.27 r
  A6/A161/A84/A42/A3/M2/a (Add_half_147)                  0.00       5.27 r
  A6/A161/A84/A42/A3/M2/U1/Z (CAN2XL)                     0.24       5.51 r
  A6/A161/A84/A42/A3/M2/c_out (Add_half_147)              0.00       5.51 r
  A6/A161/A84/A42/A3/U1/Z (COR2X1)                        0.17       5.68 r
  A6/A161/A84/A42/A3/c_out (Add_full_74)                  0.00       5.68 r
  A6/A161/A84/A42/U6/Z (CIVX2)                            0.06       5.74 f
  A6/A161/A84/A42/U4/Z (CMXI2X1)                          0.19       5.94 r
  A6/A161/A84/A42/c_out2 (bit2_19)                        0.00       5.94 r
  A6/A161/A84/U4/Z (CMXI2X1)                              0.20       6.14 f
  A6/A161/A84/U5/Z (CIVX2)                                0.09       6.23 r
  A6/A161/A84/U11/Z (CMXI2X1)                             0.23       6.46 r
  A6/A161/A84/c_out4 (bit4_5)                             0.00       6.46 r
  A6/A161/U3/Z (CMX2X2)                                   0.33       6.78 r
  A6/A161/c_out8 (bit8_2)                                 0.00       6.78 r
  A6/A162/c_in8 (bit8_1)                                  0.00       6.78 r
  A6/A162/U3/Z (CIVXL)                                    0.13       6.91 f
  A6/A162/U4/Z (CIVX1)                                    0.07       6.97 r
  A6/A162/U26/Z (CMX2XL)                                  0.40       7.37 f
  A6/A162/sum8[0] (bit8_1)                                0.00       7.37 f
  A6/sum16[8] (bit16_1)                                   0.00       7.37 f
  U179/Z (CAN2X1)                                         0.15       7.52 f
  prodt_reg[8]/D (CFD1QXL)                                0.00       7.52 f
  data arrival time                                                  7.52

  clock clock (rise edge)                                 8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  prodt_reg[8]/CP (CFD1QXL)                               0.00       8.00 r
  library setup time                                     -0.46       7.54
  data required time                                                 7.54
  --------------------------------------------------------------------------
  data required time                                                 7.54
  data arrival time                                                 -7.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: mcand[1] (input port)
  Endpoint: prodt_reg[11]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mcand[1] (in)                                           0.00       0.00 r
  U148/Z (CND2X4)                                         0.08       0.08 f
  U140/Z (CIVX4)                                          0.13       0.21 r
  A1/b16[4] (bit16_6)                                     0.00       0.21 r
  A1/A161/b8[4] (bit8_12)                                 0.00       0.21 r
  A1/A161/A83/b4[0] (bit4_46)                             0.00       0.21 r
  A1/A161/A83/A41/b2[0] (bit2_184)                        0.00       0.21 r
  A1/A161/A83/A41/A1/b (Add_full_736)                     0.00       0.21 r
  A1/A161/A83/A41/A1/M1/b (Add_half_1472)                 0.00       0.21 r
  A1/A161/A83/A41/A1/M1/U1/Z (CEOX1)                      0.34       0.56 r
  A1/A161/A83/A41/A1/M1/sum (Add_half_1472)               0.00       0.56 r
  A1/A161/A83/A41/A1/M2/a (Add_half_1471)                 0.00       0.56 r
  A1/A161/A83/A41/A1/M2/U1/Z (CAN2X1)                     0.25       0.81 r
  A1/A161/A83/A41/A1/M2/c_out (Add_half_1471)             0.00       0.81 r
  A1/A161/A83/A41/A1/U2/Z (CIVX2)                         0.06       0.87 f
  A1/A161/A83/A41/A1/U1/Z (CND2X1)                        0.07       0.94 r
  A1/A161/A83/A41/A1/c_out (Add_full_736)                 0.00       0.94 r
  A1/A161/A83/A41/U3/Z (CMX2X1)                           0.28       1.22 r
  A1/A161/A83/A41/U8/Z (CMXI2X1)                          0.25       1.47 r
  A1/A161/A83/A41/c_out2 (bit2_184)                       0.00       1.47 r
  A1/A161/A83/U3/Z (CMX2X1)                               0.32       1.79 r
  A1/A161/A83/U6/Z (CMX2XL)                               0.42       2.21 f
  A1/A161/A83/sum4[2] (bit4_46)                           0.00       2.21 f
  A1/A161/U8/Z (CND2XL)                                   0.12       2.33 r
  A1/A161/U7/Z (CND2X1)                                   0.14       2.47 f
  A1/A161/U18/Z (CIVX2)                                   0.10       2.57 r
  A1/A161/U17/Z (CIVX4)                                   0.14       2.70 f
  A1/A161/sum8[6] (bit8_12)                               0.00       2.70 f
  A1/sum16[6] (bit16_6)                                   0.00       2.70 f
  A4/b16[6] (bit16_3)                                     0.00       2.70 f
  A4/A161/b8[6] (bit8_6)                                  0.00       2.70 f
  A4/A161/A83/b4[2] (bit4_22)                             0.00       2.70 f
  A4/A161/A83/A44/b2[0] (bit2_85)                         0.00       2.70 f
  A4/A161/A83/A44/A2/b (Add_full_339)                     0.00       2.70 f
  A4/A161/A83/A44/A2/M1/b (Add_half_678)                  0.00       2.70 f
  A4/A161/A83/A44/A2/M1/U5/Z (CIVXL)                      0.12       2.83 r
  A4/A161/A83/A44/A2/M1/U4/Z (CND2X1)                     0.11       2.94 f
  A4/A161/A83/A44/A2/M1/U1/Z (CND2X1)                     0.09       3.03 r
  A4/A161/A83/A44/A2/M1/sum (Add_half_678)                0.00       3.03 r
  A4/A161/A83/A44/A2/M2/a (Add_half_677)                  0.00       3.03 r
  A4/A161/A83/A44/A2/M2/U2/Z (CAN2X1)                     0.20       3.23 r
  A4/A161/A83/A44/A2/M2/c_out (Add_half_677)              0.00       3.23 r
  A4/A161/A83/A44/A2/U2/Z (CIVX1)                         0.07       3.30 f
  A4/A161/A83/A44/A2/U1/Z (CND2X1)                        0.07       3.38 r
  A4/A161/A83/A44/A2/c_out (Add_full_339)                 0.00       3.38 r
  A4/A161/A83/A44/U3/Z (CMXI2X1)                          0.17       3.55 f
  A4/A161/A83/A44/U4/Z (CIVX2)                            0.08       3.63 r
  A4/A161/A83/A44/U9/Z (CMXI2X1)                          0.23       3.86 r
  A4/A161/A83/A44/c_out2 (bit2_85)                        0.00       3.86 r
  A4/A161/A83/U8/Z (CIVX1)                                0.10       3.96 f
  A4/A161/A83/U13/Z (CMXI2X1)                             0.20       4.16 r
  A4/A161/A83/c_out4 (bit4_22)                            0.00       4.16 r
  A4/A161/U21/Z (CIVX1)                                   0.10       4.27 f
  A4/A161/U17/Z (CMXI2X1)                                 0.20       4.47 r
  A4/A161/c_out8 (bit8_6)                                 0.00       4.47 r
  A4/A162/c_in8 (bit8_5)                                  0.00       4.47 r
  A4/A162/U5/Z (CIVX1)                                    0.14       4.61 f
  A4/A162/U25/Z (CIVXL)                                   0.20       4.81 r
  A4/A162/U29/Z (CND2X1)                                  0.17       4.99 f
  A4/A162/U38/Z (CND2X2)                                  0.10       5.09 r
  A4/A162/U39/Z (CIVX4)                                   0.12       5.21 f
  A4/A162/sum8[0] (bit8_5)                                0.00       5.21 f
  A4/sum16[8] (bit16_3)                                   0.00       5.21 f
  A6/a16[8] (bit16_1)                                     0.00       5.21 f
  A6/A162/a8[0] (bit8_1)                                  0.00       5.21 f
  A6/A162/A81/a4[0] (bit4_4)                              0.00       5.21 f
  A6/A162/A81/A42/a2[0] (bit2_15)                         0.00       5.21 f
  A6/A162/A81/A42/A2/a (Add_full_59)                      0.00       5.21 f
  A6/A162/A81/A42/A2/M1/a (Add_half_118)                  0.00       5.21 f
  A6/A162/A81/A42/A2/M1/U2/Z (CND2XL)                     0.12       5.34 r
  A6/A162/A81/A42/A2/M1/U4/Z (CND2X1)                     0.14       5.47 f
  A6/A162/A81/A42/A2/M1/sum (Add_half_118)                0.00       5.47 f
  A6/A162/A81/A42/A2/M2/a (Add_half_117)                  0.00       5.47 f
  A6/A162/A81/A42/A2/M2/U1/Z (CAN2X1)                     0.16       5.64 f
  A6/A162/A81/A42/A2/M2/c_out (Add_half_117)              0.00       5.64 f
  A6/A162/A81/A42/A2/U1/Z (CND2IX1)                       0.17       5.80 f
  A6/A162/A81/A42/A2/c_out (Add_full_59)                  0.00       5.80 f
  A6/A162/A81/A42/U8/Z (CMXI2X1)                          0.26       6.07 r
  A6/A162/A81/A42/U4/Z (CMXI2X1)                          0.30       6.37 r
  A6/A162/A81/A42/c_out2 (bit2_15)                        0.00       6.37 r
  A6/A162/A81/U5/Z (CMX2XL)                               0.34       6.71 r
  A6/A162/A81/U8/Z (CMX2XL)                               0.45       7.15 f
  A6/A162/A81/sum4[3] (bit4_4)                            0.00       7.15 f
  A6/A162/U19/Z (CIVX1)                                   0.07       7.23 r
  A6/A162/U20/Z (CMXI2X1)                                 0.14       7.36 f
  A6/A162/sum8[3] (bit8_1)                                0.00       7.36 f
  A6/sum16[11] (bit16_1)                                  0.00       7.36 f
  U182/Z (CAN2X1)                                         0.15       7.52 f
  prodt_reg[11]/D (CFD1QXL)                               0.00       7.52 f
  data arrival time                                                  7.52

  clock clock (rise edge)                                 8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  prodt_reg[11]/CP (CFD1QXL)                              0.00       8.00 r
  library setup time                                     -0.46       7.54
  data required time                                                 7.54
  --------------------------------------------------------------------------
  data required time                                                 7.54
  data arrival time                                                 -7.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: mcand[0] (input port)
  Endpoint: prodt_reg[9]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mcand[0] (in)                                           0.00       0.00 r
  U161/Z (CND2X4)                                         0.10       0.10 f
  U158/Z (CIVX8)                                          0.11       0.21 r
  A0/a16[0] (bit16_0)                                     0.00       0.21 r
  A0/A161/a8[0] (bit8_0)                                  0.00       0.21 r
  A0/A161/A81/a4[0] (bit4_0)                              0.00       0.21 r
  A0/A161/A81/A41/a2[0] (bit2_0)                          0.00       0.21 r
  A0/A161/A81/A41/A2/a (Add_full_895)                     0.00       0.21 r
  A0/A161/A81/A41/A2/M1/a (Add_half_1790)                 0.00       0.21 r
  A0/A161/A81/A41/A2/M1/U1/Z (CENX1)                      0.26       0.47 r
  A0/A161/A81/A41/A2/M1/sum (Add_half_1790)               0.00       0.47 r
  A0/A161/A81/A41/A2/M2/a (Add_half_1789)                 0.00       0.47 r
  A0/A161/A81/A41/A2/M2/U1/Z (CND2X1)                     0.14       0.62 f
  A0/A161/A81/A41/A2/M2/U2/Z (CIVX1)                      0.08       0.70 r
  A0/A161/A81/A41/A2/M2/c_out (Add_half_1789)             0.00       0.70 r
  A0/A161/A81/A41/A2/U2/Z (CIVX2)                         0.07       0.77 f
  A0/A161/A81/A41/A2/U1/Z (CND2X2)                        0.06       0.83 r
  A0/A161/A81/A41/A2/c_out (Add_full_895)                 0.00       0.83 r
  A0/A161/A81/A41/U3/Z (CMXI2X1)                          0.16       1.00 f
  A0/A161/A81/A41/U4/Z (CIVX2)                            0.08       1.08 r
  A0/A161/A81/A41/U9/Z (CMXI2X1)                          0.26       1.34 r
  A0/A161/A81/A41/c_out2 (bit2_0)                         0.00       1.34 r
  A0/A161/A81/U8/Z (CMX2X1)                               0.30       1.64 r
  A0/A161/A81/U3/Z (CMX2X1)                               0.36       2.00 f
  A0/A161/A81/sum4[2] (bit4_0)                            0.00       2.00 f
  A0/A161/U30/Z (CND2X1)                                  0.10       2.10 r
  A0/A161/U32/Z (CND2X2)                                  0.22       2.31 f
  A0/A161/sum8[2] (bit8_0)                                0.00       2.31 f
  A0/sum16[2] (bit16_0)                                   0.00       2.31 f
  A4/a16[2] (bit16_3)                                     0.00       2.31 f
  A4/A161/a8[2] (bit8_6)                                  0.00       2.31 f
  A4/A161/A81/a4[2] (bit4_24)                             0.00       2.31 f
  A4/A161/A81/A43/a2[0] (bit2_94)                         0.00       2.31 f
  A4/A161/A81/A43/A2/a (Add_full_375)                     0.00       2.31 f
  A4/A161/A81/A43/A2/M1/a (Add_half_750)                  0.00       2.31 f
  A4/A161/A81/A43/A2/M1/U3/Z (CIVXL)                      0.19       2.50 r
  A4/A161/A81/A43/A2/M1/U1/Z (CENX1)                      0.28       2.78 r
  A4/A161/A81/A43/A2/M1/sum (Add_half_750)                0.00       2.78 r
  A4/A161/A81/A43/A2/M2/a (Add_half_749)                  0.00       2.78 r
  A4/A161/A81/A43/A2/M2/U1/Z (CAN2X1)                     0.24       3.02 r
  A4/A161/A81/A43/A2/M2/c_out (Add_half_749)              0.00       3.02 r
  A4/A161/A81/A43/A2/U2/Z (CIVX2)                         0.06       3.08 f
  A4/A161/A81/A43/A2/U1/Z (CND2X1)                        0.07       3.15 r
  A4/A161/A81/A43/A2/c_out (Add_full_375)                 0.00       3.15 r
  A4/A161/A81/A43/U5/Z (CMXI2X1)                          0.18       3.33 f
  A4/A161/A81/A43/U4/Z (CMX2X1)                           0.30       3.63 r
  A4/A161/A81/A43/c_out2 (bit2_94)                        0.00       3.63 r
  A4/A161/A81/U3/Z (CIVX1)                                0.07       3.70 f
  A4/A161/A81/U10/Z (CMXI2X1)                             0.19       3.89 r
  A4/A161/A81/c_out4 (bit4_24)                            0.00       3.89 r
  A4/A161/U3/Z (CMXI2X1)                                  0.19       4.08 f
  A4/A161/U18/Z (CIVX2)                                   0.12       4.20 r
  A4/A161/U19/Z (CNIVX4)                                  0.20       4.40 r
  A4/A161/U28/Z (CMXI2X1)                                 0.26       4.65 r
  A4/A161/sum8[5] (bit8_6)                                0.00       4.65 r
  A4/sum16[5] (bit16_3)                                   0.00       4.65 r
  A6/a16[5] (bit16_1)                                     0.00       4.65 r
  A6/A161/a8[5] (bit8_2)                                  0.00       4.65 r
  A6/A161/U15/Z (CIVX2)                                   0.14       4.80 f
  A6/A161/U16/Z (CIVX4)                                   0.14       4.94 r
  A6/A161/A84/a4[1] (bit4_5)                              0.00       4.94 r
  A6/A161/A84/A42/a2[1] (bit2_19)                         0.00       4.94 r
  A6/A161/A84/A42/A3/a (Add_full_74)                      0.00       4.94 r
  A6/A161/A84/A42/A3/M1/a (Add_half_148)                  0.00       4.94 r
  A6/A161/A84/A42/A3/M1/U1/Z (CEOX1)                      0.33       5.27 r
  A6/A161/A84/A42/A3/M1/sum (Add_half_148)                0.00       5.27 r
  A6/A161/A84/A42/A3/M2/a (Add_half_147)                  0.00       5.27 r
  A6/A161/A84/A42/A3/M2/U1/Z (CAN2XL)                     0.24       5.51 r
  A6/A161/A84/A42/A3/M2/c_out (Add_half_147)              0.00       5.51 r
  A6/A161/A84/A42/A3/U1/Z (COR2X1)                        0.17       5.68 r
  A6/A161/A84/A42/A3/c_out (Add_full_74)                  0.00       5.68 r
  A6/A161/A84/A42/U6/Z (CIVX2)                            0.06       5.74 f
  A6/A161/A84/A42/U4/Z (CMXI2X1)                          0.19       5.94 r
  A6/A161/A84/A42/c_out2 (bit2_19)                        0.00       5.94 r
  A6/A161/A84/U4/Z (CMXI2X1)                              0.20       6.14 f
  A6/A161/A84/U5/Z (CIVX2)                                0.09       6.23 r
  A6/A161/A84/U11/Z (CMXI2X1)                             0.23       6.46 r
  A6/A161/A84/c_out4 (bit4_5)                             0.00       6.46 r
  A6/A161/U3/Z (CMX2X2)                                   0.33       6.78 r
  A6/A161/c_out8 (bit8_2)                                 0.00       6.78 r
  A6/A162/c_in8 (bit8_1)                                  0.00       6.78 r
  A6/A162/U15/Z (CNIVX1)                                  0.22       7.01 r
  A6/A162/U25/Z (CMX2XL)                                  0.43       7.44 f
  A6/A162/sum8[1] (bit8_1)                                0.00       7.44 f
  A6/sum16[9] (bit16_1)                                   0.00       7.44 f
  U180/Z (CAN2X1)                                         0.16       7.60 f
  prodt_reg[9]/D (CFD1QX1)                                0.00       7.60 f
  data arrival time                                                  7.60

  clock clock (rise edge)                                 8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  prodt_reg[9]/CP (CFD1QX1)                               0.00       8.00 r
  library setup time                                     -0.35       7.65
  data required time                                                 7.65
  --------------------------------------------------------------------------
  data required time                                                 7.65
  data arrival time                                                 -7.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: mcand[1] (input port)
  Endpoint: prodt_reg[10]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mcand[1] (in)                                           0.00       0.00 r
  U148/Z (CND2X4)                                         0.08       0.08 f
  U140/Z (CIVX4)                                          0.13       0.21 r
  A1/b16[4] (bit16_6)                                     0.00       0.21 r
  A1/A161/b8[4] (bit8_12)                                 0.00       0.21 r
  A1/A161/A83/b4[0] (bit4_46)                             0.00       0.21 r
  A1/A161/A83/A41/b2[0] (bit2_184)                        0.00       0.21 r
  A1/A161/A83/A41/A1/b (Add_full_736)                     0.00       0.21 r
  A1/A161/A83/A41/A1/M1/b (Add_half_1472)                 0.00       0.21 r
  A1/A161/A83/A41/A1/M1/U1/Z (CEOX1)                      0.34       0.56 r
  A1/A161/A83/A41/A1/M1/sum (Add_half_1472)               0.00       0.56 r
  A1/A161/A83/A41/A1/M2/a (Add_half_1471)                 0.00       0.56 r
  A1/A161/A83/A41/A1/M2/U1/Z (CAN2X1)                     0.25       0.81 r
  A1/A161/A83/A41/A1/M2/c_out (Add_half_1471)             0.00       0.81 r
  A1/A161/A83/A41/A1/U2/Z (CIVX2)                         0.06       0.87 f
  A1/A161/A83/A41/A1/U1/Z (CND2X1)                        0.07       0.94 r
  A1/A161/A83/A41/A1/c_out (Add_full_736)                 0.00       0.94 r
  A1/A161/A83/A41/U3/Z (CMX2X1)                           0.28       1.22 r
  A1/A161/A83/A41/U8/Z (CMXI2X1)                          0.25       1.47 r
  A1/A161/A83/A41/c_out2 (bit2_184)                       0.00       1.47 r
  A1/A161/A83/U3/Z (CMX2X1)                               0.32       1.79 r
  A1/A161/A83/U6/Z (CMX2XL)                               0.42       2.21 f
  A1/A161/A83/sum4[2] (bit4_46)                           0.00       2.21 f
  A1/A161/U8/Z (CND2XL)                                   0.12       2.33 r
  A1/A161/U7/Z (CND2X1)                                   0.14       2.47 f
  A1/A161/U18/Z (CIVX2)                                   0.10       2.57 r
  A1/A161/U17/Z (CIVX4)                                   0.14       2.70 f
  A1/A161/sum8[6] (bit8_12)                               0.00       2.70 f
  A1/sum16[6] (bit16_6)                                   0.00       2.70 f
  A4/b16[6] (bit16_3)                                     0.00       2.70 f
  A4/A161/b8[6] (bit8_6)                                  0.00       2.70 f
  A4/A161/A83/b4[2] (bit4_22)                             0.00       2.70 f
  A4/A161/A83/A44/b2[0] (bit2_85)                         0.00       2.70 f
  A4/A161/A83/A44/A2/b (Add_full_339)                     0.00       2.70 f
  A4/A161/A83/A44/A2/M1/b (Add_half_678)                  0.00       2.70 f
  A4/A161/A83/A44/A2/M1/U5/Z (CIVXL)                      0.12       2.83 r
  A4/A161/A83/A44/A2/M1/U4/Z (CND2X1)                     0.11       2.94 f
  A4/A161/A83/A44/A2/M1/U1/Z (CND2X1)                     0.09       3.03 r
  A4/A161/A83/A44/A2/M1/sum (Add_half_678)                0.00       3.03 r
  A4/A161/A83/A44/A2/M2/a (Add_half_677)                  0.00       3.03 r
  A4/A161/A83/A44/A2/M2/U2/Z (CAN2X1)                     0.20       3.23 r
  A4/A161/A83/A44/A2/M2/c_out (Add_half_677)              0.00       3.23 r
  A4/A161/A83/A44/A2/U2/Z (CIVX1)                         0.07       3.30 f
  A4/A161/A83/A44/A2/U1/Z (CND2X1)                        0.07       3.38 r
  A4/A161/A83/A44/A2/c_out (Add_full_339)                 0.00       3.38 r
  A4/A161/A83/A44/U3/Z (CMXI2X1)                          0.17       3.55 f
  A4/A161/A83/A44/U4/Z (CIVX2)                            0.08       3.63 r
  A4/A161/A83/A44/U9/Z (CMXI2X1)                          0.23       3.86 r
  A4/A161/A83/A44/c_out2 (bit2_85)                        0.00       3.86 r
  A4/A161/A83/U8/Z (CIVX1)                                0.10       3.96 f
  A4/A161/A83/U13/Z (CMXI2X1)                             0.20       4.16 r
  A4/A161/A83/c_out4 (bit4_22)                            0.00       4.16 r
  A4/A161/U21/Z (CIVX1)                                   0.10       4.27 f
  A4/A161/U17/Z (CMXI2X1)                                 0.20       4.47 r
  A4/A161/c_out8 (bit8_6)                                 0.00       4.47 r
  A4/A162/c_in8 (bit8_5)                                  0.00       4.47 r
  A4/A162/U5/Z (CIVX1)                                    0.14       4.61 f
  A4/A162/U25/Z (CIVXL)                                   0.20       4.81 r
  A4/A162/U29/Z (CND2X1)                                  0.17       4.99 f
  A4/A162/U38/Z (CND2X2)                                  0.10       5.09 r
  A4/A162/U39/Z (CIVX4)                                   0.12       5.21 f
  A4/A162/sum8[0] (bit8_5)                                0.00       5.21 f
  A4/sum16[8] (bit16_3)                                   0.00       5.21 f
  A6/a16[8] (bit16_1)                                     0.00       5.21 f
  A6/A162/a8[0] (bit8_1)                                  0.00       5.21 f
  A6/A162/A82/a4[0] (bit4_3)                              0.00       5.21 f
  A6/A162/A82/A41/a2[0] (bit2_12)                         0.00       5.21 f
  A6/A162/A82/A41/A2/a (Add_full_47)                      0.00       5.21 f
  A6/A162/A82/A41/A2/M1/a (Add_half_94)                   0.00       5.21 f
  A6/A162/A82/A41/A2/M1/U4/Z (CIVXL)                      0.11       5.33 r
  A6/A162/A82/A41/A2/M1/U2/Z (CND2X1)                     0.11       5.44 f
  A6/A162/A82/A41/A2/M1/U3/Z (CND2X1)                     0.11       5.54 r
  A6/A162/A82/A41/A2/M1/sum (Add_half_94)                 0.00       5.54 r
  A6/A162/A82/A41/A2/M2/a (Add_half_93)                   0.00       5.54 r
  A6/A162/A82/A41/A2/M2/U1/Z (CAN2X1)                     0.20       5.74 r
  A6/A162/A82/A41/A2/M2/c_out (Add_half_93)               0.00       5.74 r
  A6/A162/A82/A41/A2/U1/Z (CND2IX1)                       0.17       5.91 r
  A6/A162/A82/A41/A2/c_out (Add_full_47)                  0.00       5.91 r
  A6/A162/A82/A41/U5/Z (CND2X2)                           0.11       6.02 f
  A6/A162/A82/A41/U6/Z (CND2X2)                           0.09       6.12 r
  A6/A162/A82/A41/U8/Z (CIVX2)                            0.07       6.18 f
  A6/A162/A82/A41/U9/Z (CMXI2X1)                          0.21       6.39 f
  A6/A162/A82/A41/c_out2 (bit2_12)                        0.00       6.39 f
  A6/A162/A82/U7/Z (CMX2XL)                               0.41       6.80 f
  A6/A162/A82/U12/Z (CMXI2XL)                             0.26       7.07 f
  A6/A162/A82/sum4[2] (bit4_3)                            0.00       7.07 f
  A6/A162/U21/Z (CMX2X1)                                  0.31       7.38 f
  A6/A162/sum8[2] (bit8_1)                                0.00       7.38 f
  A6/sum16[10] (bit16_1)                                  0.00       7.38 f
  U181/Z (CAN2X1)                                         0.16       7.54 f
  prodt_reg[10]/D (CFD1QX1)                               0.00       7.54 f
  data arrival time                                                  7.54

  clock clock (rise edge)                                 8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  prodt_reg[10]/CP (CFD1QX1)                              0.00       8.00 r
  library setup time                                     -0.35       7.65
  data required time                                                 7.65
  --------------------------------------------------------------------------
  data required time                                                 7.65
  data arrival time                                                 -7.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: mcand[0] (input port)
  Endpoint: prodt_reg[7]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mcand[0] (in)                                           0.00       0.00 r
  U161/Z (CND2X4)                                         0.10       0.10 f
  U158/Z (CIVX8)                                          0.11       0.21 r
  A0/a16[0] (bit16_0)                                     0.00       0.21 r
  A0/A161/a8[0] (bit8_0)                                  0.00       0.21 r
  A0/A161/A81/a4[0] (bit4_0)                              0.00       0.21 r
  A0/A161/A81/A41/a2[0] (bit2_0)                          0.00       0.21 r
  A0/A161/A81/A41/A2/a (Add_full_895)                     0.00       0.21 r
  A0/A161/A81/A41/A2/M1/a (Add_half_1790)                 0.00       0.21 r
  A0/A161/A81/A41/A2/M1/U1/Z (CENX1)                      0.26       0.47 r
  A0/A161/A81/A41/A2/M1/sum (Add_half_1790)               0.00       0.47 r
  A0/A161/A81/A41/A2/M2/a (Add_half_1789)                 0.00       0.47 r
  A0/A161/A81/A41/A2/M2/U1/Z (CND2X1)                     0.14       0.62 f
  A0/A161/A81/A41/A2/M2/U2/Z (CIVX1)                      0.08       0.70 r
  A0/A161/A81/A41/A2/M2/c_out (Add_half_1789)             0.00       0.70 r
  A0/A161/A81/A41/A2/U2/Z (CIVX2)                         0.07       0.77 f
  A0/A161/A81/A41/A2/U1/Z (CND2X2)                        0.06       0.83 r
  A0/A161/A81/A41/A2/c_out (Add_full_895)                 0.00       0.83 r
  A0/A161/A81/A41/U3/Z (CMXI2X1)                          0.16       1.00 f
  A0/A161/A81/A41/U4/Z (CIVX2)                            0.08       1.08 r
  A0/A161/A81/A41/U9/Z (CMXI2X1)                          0.26       1.34 r
  A0/A161/A81/A41/c_out2 (bit2_0)                         0.00       1.34 r
  A0/A161/A81/U8/Z (CMX2X1)                               0.30       1.64 r
  A0/A161/A81/U3/Z (CMX2X1)                               0.36       2.00 f
  A0/A161/A81/sum4[2] (bit4_0)                            0.00       2.00 f
  A0/A161/U30/Z (CND2X1)                                  0.10       2.10 r
  A0/A161/U32/Z (CND2X2)                                  0.22       2.31 f
  A0/A161/sum8[2] (bit8_0)                                0.00       2.31 f
  A0/sum16[2] (bit16_0)                                   0.00       2.31 f
  A4/a16[2] (bit16_3)                                     0.00       2.31 f
  A4/A161/a8[2] (bit8_6)                                  0.00       2.31 f
  A4/A161/A81/a4[2] (bit4_24)                             0.00       2.31 f
  A4/A161/A81/A44/a2[0] (bit2_93)                         0.00       2.31 f
  A4/A161/A81/A44/A1/a (Add_full_372)                     0.00       2.31 f
  A4/A161/A81/A44/A1/M1/a (Add_half_744)                  0.00       2.31 f
  A4/A161/A81/A44/A1/M1/U1/Z (CEOXL)                      0.39       2.70 f
  A4/A161/A81/A44/A1/M1/sum (Add_half_744)                0.00       2.70 f
  A4/A161/A81/A44/A1/M2/a (Add_half_743)                  0.00       2.70 f
  A4/A161/A81/A44/A1/M2/U1/Z (CAN2X1)                     0.17       2.87 f
  A4/A161/A81/A44/A1/M2/c_out (Add_half_743)              0.00       2.87 f
  A4/A161/A81/A44/A1/U1/Z (CND2IX1)                       0.18       3.05 f
  A4/A161/A81/A44/A1/c_out (Add_full_372)                 0.00       3.05 f
  A4/A161/A81/A44/U4/Z (CMXI2X1)                          0.22       3.27 r
  A4/A161/A81/A44/U3/Z (CMX2X1)                           0.39       3.66 f
  A4/A161/A81/A44/c_out2 (bit2_93)                        0.00       3.66 f
  A4/A161/A81/U4/Z (CIVX1)                                0.07       3.73 r
  A4/A161/A81/U10/Z (CMXI2X1)                             0.14       3.86 f
  A4/A161/A81/c_out4 (bit4_24)                            0.00       3.86 f
  A4/A161/U3/Z (CMXI2X1)                                  0.23       4.10 r
  A4/A161/U18/Z (CIVX2)                                   0.15       4.25 f
  A4/A161/U19/Z (CNIVX4)                                  0.18       4.43 f
  A4/A161/U26/Z (CIVX1)                                   0.07       4.49 r
  A4/A161/U9/Z (CND2X1)                                   0.13       4.62 f
  A4/A161/U8/Z (CND2X2)                                   0.24       4.86 r
  A4/A161/sum8[6] (bit8_6)                                0.00       4.86 r
  A4/sum16[6] (bit16_3)                                   0.00       4.86 r
  A6/a16[6] (bit16_1)                                     0.00       4.86 r
  A6/A161/a8[6] (bit8_2)                                  0.00       4.86 r
  A6/A161/A84/a4[2] (bit4_5)                              0.00       4.86 r
  A6/A161/A84/A43/a2[0] (bit2_18)                         0.00       4.86 r
  A6/A161/A84/A43/A1/a (Add_full_72)                      0.00       4.86 r
  A6/A161/A84/A43/A1/M1/a (Add_half_144)                  0.00       4.86 r
  A6/A161/A84/A43/A1/M1/U1/Z (CEOX1)                      0.33       5.19 r
  A6/A161/A84/A43/A1/M1/sum (Add_half_144)                0.00       5.19 r
  A6/A161/A84/A43/A1/M2/a (Add_half_143)                  0.00       5.19 r
  A6/A161/A84/A43/A1/M2/U1/Z (CAN2X1)                     0.25       5.44 r
  A6/A161/A84/A43/A1/M2/c_out (Add_half_143)              0.00       5.44 r
  A6/A161/A84/A43/A1/U2/Z (CIVX2)                         0.06       5.50 f
  A6/A161/A84/A43/A1/U1/Z (CND2X1)                        0.07       5.57 r
  A6/A161/A84/A43/A1/c_out (Add_full_72)                  0.00       5.57 r
  A6/A161/A84/A43/U3/Z (CMX2X1)                           0.26       5.84 r
  A6/A161/A84/A43/U4/Z (CMX2XL)                           0.46       6.30 f
  A6/A161/A84/A43/sum2[1] (bit2_18)                       0.00       6.30 f
  A6/A161/A84/U14/Z (CIVX2)                               0.06       6.35 r
  A6/A161/A84/U10/Z (CMXI2XL)                             0.17       6.52 f
  A6/A161/A84/sum4[3] (bit4_5)                            0.00       6.52 f
  A6/A161/U19/Z (CAOR2X1)                                 0.37       6.89 f
  A6/A161/sum8[7] (bit8_2)                                0.00       6.89 f
  A6/sum16[7] (bit16_1)                                   0.00       6.89 f
  U172/Z (CNR2IX1)                                        0.16       7.05 f
  prodt_reg[7]/D (CFD1QXL)                                0.00       7.05 f
  data arrival time                                                  7.05

  clock clock (rise edge)                                 8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  prodt_reg[7]/CP (CFD1QXL)                               0.00       8.00 r
  library setup time                                     -0.46       7.54
  data required time                                                 7.54
  --------------------------------------------------------------------------
  data required time                                                 7.54
  data arrival time                                                 -7.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: mcand[0] (input port)
  Endpoint: prodt_reg[6]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock (input port clock) (rise edge)                    0.00       0.00
  input external delay                                    0.00       0.00 r
  mcand[0] (in)                                           0.00       0.00 r
  U161/Z (CND2X4)                                         0.10       0.10 f
  U158/Z (CIVX8)                                          0.11       0.21 r
  A0/a16[0] (bit16_0)                                     0.00       0.21 r
  A0/A161/a8[0] (bit8_0)                                  0.00       0.21 r
  A0/A161/A81/a4[0] (bit4_0)                              0.00       0.21 r
  A0/A161/A81/A41/a2[0] (bit2_0)                          0.00       0.21 r
  A0/A161/A81/A41/A2/a (Add_full_895)                     0.00       0.21 r
  A0/A161/A81/A41/A2/M1/a (Add_half_1790)                 0.00       0.21 r
  A0/A161/A81/A41/A2/M1/U1/Z (CENX1)                      0.26       0.47 r
  A0/A161/A81/A41/A2/M1/sum (Add_half_1790)               0.00       0.47 r
  A0/A161/A81/A41/A2/M2/a (Add_half_1789)                 0.00       0.47 r
  A0/A161/A81/A41/A2/M2/U1/Z (CND2X1)                     0.14       0.62 f
  A0/A161/A81/A41/A2/M2/U2/Z (CIVX1)                      0.08       0.70 r
  A0/A161/A81/A41/A2/M2/c_out (Add_half_1789)             0.00       0.70 r
  A0/A161/A81/A41/A2/U2/Z (CIVX2)                         0.07       0.77 f
  A0/A161/A81/A41/A2/U1/Z (CND2X2)                        0.06       0.83 r
  A0/A161/A81/A41/A2/c_out (Add_full_895)                 0.00       0.83 r
  A0/A161/A81/A41/U3/Z (CMXI2X1)                          0.16       1.00 f
  A0/A161/A81/A41/U4/Z (CIVX2)                            0.08       1.08 r
  A0/A161/A81/A41/U9/Z (CMXI2X1)                          0.26       1.34 r
  A0/A161/A81/A41/c_out2 (bit2_0)                         0.00       1.34 r
  A0/A161/A81/U8/Z (CMX2X1)                               0.30       1.64 r
  A0/A161/A81/U3/Z (CMX2X1)                               0.36       2.00 f
  A0/A161/A81/sum4[2] (bit4_0)                            0.00       2.00 f
  A0/A161/U30/Z (CND2X1)                                  0.10       2.10 r
  A0/A161/U32/Z (CND2X2)                                  0.22       2.31 f
  A0/A161/sum8[2] (bit8_0)                                0.00       2.31 f
  A0/sum16[2] (bit16_0)                                   0.00       2.31 f
  A4/a16[2] (bit16_3)                                     0.00       2.31 f
  A4/A161/a8[2] (bit8_6)                                  0.00       2.31 f
  A4/A161/A81/a4[2] (bit4_24)                             0.00       2.31 f
  A4/A161/A81/A44/a2[0] (bit2_93)                         0.00       2.31 f
  A4/A161/A81/A44/A1/a (Add_full_372)                     0.00       2.31 f
  A4/A161/A81/A44/A1/M1/a (Add_half_744)                  0.00       2.31 f
  A4/A161/A81/A44/A1/M1/U1/Z (CEOXL)                      0.39       2.70 f
  A4/A161/A81/A44/A1/M1/sum (Add_half_744)                0.00       2.70 f
  A4/A161/A81/A44/A1/M2/a (Add_half_743)                  0.00       2.70 f
  A4/A161/A81/A44/A1/M2/U1/Z (CAN2X1)                     0.17       2.87 f
  A4/A161/A81/A44/A1/M2/c_out (Add_half_743)              0.00       2.87 f
  A4/A161/A81/A44/A1/U1/Z (CND2IX1)                       0.18       3.05 f
  A4/A161/A81/A44/A1/c_out (Add_full_372)                 0.00       3.05 f
  A4/A161/A81/A44/U4/Z (CMXI2X1)                          0.22       3.27 r
  A4/A161/A81/A44/U3/Z (CMX2X1)                           0.39       3.66 f
  A4/A161/A81/A44/c_out2 (bit2_93)                        0.00       3.66 f
  A4/A161/A81/U4/Z (CIVX1)                                0.07       3.73 r
  A4/A161/A81/U10/Z (CMXI2X1)                             0.14       3.86 f
  A4/A161/A81/c_out4 (bit4_24)                            0.00       3.86 f
  A4/A161/U3/Z (CMXI2X1)                                  0.23       4.10 r
  A4/A161/U18/Z (CIVX2)                                   0.15       4.25 f
  A4/A161/U19/Z (CNIVX4)                                  0.18       4.43 f
  A4/A161/U28/Z (CMXI2X1)                                 0.22       4.65 f
  A4/A161/sum8[5] (bit8_6)                                0.00       4.65 f
  A4/sum16[5] (bit16_3)                                   0.00       4.65 f
  A6/a16[5] (bit16_1)                                     0.00       4.65 f
  A6/A161/a8[5] (bit8_2)                                  0.00       4.65 f
  A6/A161/U15/Z (CIVX2)                                   0.11       4.75 r
  A6/A161/U16/Z (CIVX4)                                   0.14       4.90 f
  A6/A161/A84/a4[1] (bit4_5)                              0.00       4.90 f
  A6/A161/A84/A42/a2[1] (bit2_19)                         0.00       4.90 f
  A6/A161/A84/A42/A3/a (Add_full_74)                      0.00       4.90 f
  A6/A161/A84/A42/A3/M1/a (Add_half_148)                  0.00       4.90 f
  A6/A161/A84/A42/A3/M1/U1/Z (CEOX1)                      0.31       5.21 f
  A6/A161/A84/A42/A3/M1/sum (Add_half_148)                0.00       5.21 f
  A6/A161/A84/A42/A3/M2/a (Add_half_147)                  0.00       5.21 f
  A6/A161/A84/A42/A3/M2/U1/Z (CAN2XL)                     0.21       5.42 f
  A6/A161/A84/A42/A3/M2/c_out (Add_half_147)              0.00       5.42 f
  A6/A161/A84/A42/A3/U1/Z (COR2X1)                        0.24       5.67 f
  A6/A161/A84/A42/A3/c_out (Add_full_74)                  0.00       5.67 f
  A6/A161/A84/A42/U6/Z (CIVX2)                            0.05       5.72 r
  A6/A161/A84/A42/U4/Z (CMXI2X1)                          0.13       5.85 f
  A6/A161/A84/A42/c_out2 (bit2_19)                        0.00       5.85 f
  A6/A161/A84/U4/Z (CMXI2X1)                              0.23       6.08 r
  A6/A161/A84/U5/Z (CIVX2)                                0.13       6.21 f
  A6/A161/A84/U7/Z (CMXI2XL)                              0.25       6.46 f
  A6/A161/A84/sum4[2] (bit4_5)                            0.00       6.46 f
  A6/A161/U18/Z (CAOR2X1)                                 0.37       6.83 f
  A6/A161/sum8[6] (bit8_2)                                0.00       6.83 f
  A6/sum16[6] (bit16_1)                                   0.00       6.83 f
  U171/Z (CNR2IX1)                                        0.16       6.99 f
  prodt_reg[6]/D (CFD1QXL)                                0.00       6.99 f
  data arrival time                                                  6.99

  clock clock (rise edge)                                 8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  prodt_reg[6]/CP (CFD1QXL)                               0.00       8.00 r
  library setup time                                     -0.46       7.54
  data required time                                                 7.54
  --------------------------------------------------------------------------
  data required time                                                 7.54
  data arrival time                                                 -6.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


1
report_area >> report_area.txt
report_power >> report_power.txt
write -hierarchy -format verilog -output array_netlist.v
Writing verilog file '/home/th/thak8616/Desktop/AMUL8_1/array_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
