Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Oct  2 17:56:23 2024
| Host         : DESKTOP-4POF9LQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uproc_top_level_wrapper_timing_summary_routed.rpt -pb uproc_top_level_wrapper_timing_summary_routed.pb -rpx uproc_top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uproc_top_level_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  118         
LUTAR-1    Warning           LUT drives async reset alert                 1           
TIMING-18  Warning           Missing input or output delay                11          
XDCB-5     Warning           Runtime inefficient way to find pin objects  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (189)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: uproc_top_level_i/clock_div_25_0/U0/div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (189)
--------------------------------------------------
 There are 189 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.332        0.000                      0                 3189        0.053        0.000                      0                 3189        3.500        0.000                       0                  1066  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.332        0.000                      0                 3165        0.053        0.000                      0                 3165        3.500        0.000                       0                  1066  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.749        0.000                      0                   24        0.783        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/reg1_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.231ns (31.242%)  route 4.910ns (68.758%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.670     5.339    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y10         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.563     7.358    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.482    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.699 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     8.549    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I0_O)        0.299     8.848 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0/O
                         net (fo=10, routed)          1.082     9.931    uproc_top_level_i/controls_0/U0/regrD1[11]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.055 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17/O
                         net (fo=1, routed)           0.000    10.055    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.456 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.456    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.613 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.582    11.195    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y18         LUT4 (Prop_lut4_I3_O)        0.329    11.524 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3/O
                         net (fo=2, routed)           0.445    11.969    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3_n_0
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.093 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1/O
                         net (fo=4, routed)           0.387    12.480    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1_n_0
    SLICE_X27Y18         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.492    12.884    uproc_top_level_i/controls_0/U0/clk
    SLICE_X27Y18         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[1]/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.240    
    SLICE_X27Y18         FDRE (Setup_fdre_C_R)       -0.429    12.811    uproc_top_level_i/controls_0/U0/reg1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/reg1_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.231ns (31.242%)  route 4.910ns (68.758%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.670     5.339    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y10         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.563     7.358    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.482    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.699 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     8.549    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I0_O)        0.299     8.848 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0/O
                         net (fo=10, routed)          1.082     9.931    uproc_top_level_i/controls_0/U0/regrD1[11]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.055 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17/O
                         net (fo=1, routed)           0.000    10.055    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.456 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.456    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.613 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.582    11.195    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y18         LUT4 (Prop_lut4_I3_O)        0.329    11.524 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3/O
                         net (fo=2, routed)           0.445    11.969    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3_n_0
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.093 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1/O
                         net (fo=4, routed)           0.387    12.480    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1_n_0
    SLICE_X27Y18         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.492    12.884    uproc_top_level_i/controls_0/U0/clk
    SLICE_X27Y18         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[2]/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.240    
    SLICE_X27Y18         FDRE (Setup_fdre_C_R)       -0.429    12.811    uproc_top_level_i/controls_0/U0/reg1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/reg1_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.231ns (31.242%)  route 4.910ns (68.758%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.670     5.339    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y10         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.563     7.358    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.482    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.699 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     8.549    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I0_O)        0.299     8.848 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0/O
                         net (fo=10, routed)          1.082     9.931    uproc_top_level_i/controls_0/U0/regrD1[11]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.055 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17/O
                         net (fo=1, routed)           0.000    10.055    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.456 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.456    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.613 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.582    11.195    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y18         LUT4 (Prop_lut4_I3_O)        0.329    11.524 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3/O
                         net (fo=2, routed)           0.445    11.969    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3_n_0
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.093 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1/O
                         net (fo=4, routed)           0.387    12.480    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1_n_0
    SLICE_X27Y18         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.492    12.884    uproc_top_level_i/controls_0/U0/clk
    SLICE_X27Y18         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[3]/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.240    
    SLICE_X27Y18         FDRE (Setup_fdre_C_R)       -0.429    12.811    uproc_top_level_i/controls_0/U0/reg1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.231ns (31.242%)  route 4.910ns (68.758%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.670     5.339    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y10         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.563     7.358    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.482    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.699 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     8.549    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I0_O)        0.299     8.848 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0/O
                         net (fo=10, routed)          1.082     9.931    uproc_top_level_i/controls_0/U0/regrD1[11]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.055 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17/O
                         net (fo=1, routed)           0.000    10.055    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.456 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.456    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.613 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.582    11.195    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y18         LUT4 (Prop_lut4_I3_O)        0.329    11.524 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3/O
                         net (fo=2, routed)           0.445    11.969    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3_n_0
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.093 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1/O
                         net (fo=4, routed)           0.387    12.480    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1_n_0
    SLICE_X27Y18         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.492    12.884    uproc_top_level_i/controls_0/U0/clk
    SLICE_X27Y18         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.240    
    SLICE_X27Y18         FDRE (Setup_fdre_C_R)       -0.429    12.811    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/alu_result_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 2.231ns (31.643%)  route 4.819ns (68.357%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.670     5.339    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y10         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.563     7.358    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.482    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.699 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     8.549    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I0_O)        0.299     8.848 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0/O
                         net (fo=10, routed)          1.082     9.931    uproc_top_level_i/controls_0/U0/regrD1[11]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.055 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17/O
                         net (fo=1, routed)           0.000    10.055    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.456 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.456    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.613 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.605    11.218    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I2_O)        0.329    11.547 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_3/O
                         net (fo=1, routed)           0.151    11.698    uproc_top_level_i/controls_0/U0/alu_result[15]_i_3_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.822 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_1/O
                         net (fo=16, routed)          0.567    12.389    uproc_top_level_i/controls_0/U0/alu_result0
    SLICE_X26Y20         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X26Y20         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[11]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X26Y20         FDRE (Setup_fdre_C_CE)      -0.205    13.034    uproc_top_level_i/controls_0/U0/alu_result_reg[11]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/alu_result_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 2.231ns (31.643%)  route 4.819ns (68.357%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.670     5.339    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y10         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.563     7.358    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.482    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.699 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     8.549    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I0_O)        0.299     8.848 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0/O
                         net (fo=10, routed)          1.082     9.931    uproc_top_level_i/controls_0/U0/regrD1[11]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.055 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17/O
                         net (fo=1, routed)           0.000    10.055    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.456 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.456    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.613 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.605    11.218    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I2_O)        0.329    11.547 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_3/O
                         net (fo=1, routed)           0.151    11.698    uproc_top_level_i/controls_0/U0/alu_result[15]_i_3_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.822 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_1/O
                         net (fo=16, routed)          0.567    12.389    uproc_top_level_i/controls_0/U0/alu_result0
    SLICE_X26Y20         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X26Y20         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[12]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X26Y20         FDRE (Setup_fdre_C_CE)      -0.205    13.034    uproc_top_level_i/controls_0/U0/alu_result_reg[12]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/alu_result_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 2.231ns (31.643%)  route 4.819ns (68.357%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.670     5.339    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y10         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.563     7.358    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.482    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.699 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     8.549    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I0_O)        0.299     8.848 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0/O
                         net (fo=10, routed)          1.082     9.931    uproc_top_level_i/controls_0/U0/regrD1[11]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.055 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17/O
                         net (fo=1, routed)           0.000    10.055    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.456 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.456    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.613 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.605    11.218    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I2_O)        0.329    11.547 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_3/O
                         net (fo=1, routed)           0.151    11.698    uproc_top_level_i/controls_0/U0/alu_result[15]_i_3_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.822 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_1/O
                         net (fo=16, routed)          0.567    12.389    uproc_top_level_i/controls_0/U0/alu_result0
    SLICE_X26Y20         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X26Y20         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[9]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X26Y20         FDRE (Setup_fdre_C_CE)      -0.205    13.034    uproc_top_level_i/controls_0/U0/alu_result_reg[9]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/alu_result_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 2.231ns (31.758%)  route 4.794ns (68.242%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.670     5.339    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y10         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.563     7.358    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.482    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.699 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     8.549    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I0_O)        0.299     8.848 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0/O
                         net (fo=10, routed)          1.082     9.931    uproc_top_level_i/controls_0/U0/regrD1[11]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.055 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17/O
                         net (fo=1, routed)           0.000    10.055    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.456 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.456    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.613 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.605    11.218    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I2_O)        0.329    11.547 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_3/O
                         net (fo=1, routed)           0.151    11.698    uproc_top_level_i/controls_0/U0/alu_result[15]_i_3_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.822 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_1/O
                         net (fo=16, routed)          0.542    12.364    uproc_top_level_i/controls_0/U0/alu_result0
    SLICE_X29Y20         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X29Y20         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[0]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X29Y20         FDRE (Setup_fdre_C_CE)      -0.205    13.034    uproc_top_level_i/controls_0/U0/alu_result_reg[0]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/alu_result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 2.231ns (31.758%)  route 4.794ns (68.242%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.670     5.339    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y10         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.563     7.358    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.482    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.699 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     8.549    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I0_O)        0.299     8.848 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0/O
                         net (fo=10, routed)          1.082     9.931    uproc_top_level_i/controls_0/U0/regrD1[11]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.055 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17/O
                         net (fo=1, routed)           0.000    10.055    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.456 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.456    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.613 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.605    11.218    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I2_O)        0.329    11.547 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_3/O
                         net (fo=1, routed)           0.151    11.698    uproc_top_level_i/controls_0/U0/alu_result[15]_i_3_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.822 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_1/O
                         net (fo=16, routed)          0.542    12.364    uproc_top_level_i/controls_0/U0/alu_result0
    SLICE_X29Y20         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X29Y20         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[1]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X29Y20         FDRE (Setup_fdre_C_CE)      -0.205    13.034    uproc_top_level_i/controls_0/U0/alu_result_reg[1]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/alu_result_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 2.231ns (31.758%)  route 4.794ns (68.242%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.670     5.339    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y10         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.563     7.358    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.482    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_6_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.699 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     8.549    uproc_top_level_i/regs_0/U0/dout1[11]_INST_0_i_1_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I0_O)        0.299     8.848 r  uproc_top_level_i/regs_0/U0/dout1[11]_INST_0/O
                         net (fo=10, routed)          1.082     9.931    uproc_top_level_i/controls_0/U0/regrD1[11]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.055 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17/O
                         net (fo=1, routed)           0.000    10.055    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_17_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.456 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.456    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.613 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.605    11.218    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I2_O)        0.329    11.547 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_3/O
                         net (fo=1, routed)           0.151    11.698    uproc_top_level_i/controls_0/U0/alu_result[15]_i_3_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.822 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_1/O
                         net (fo=16, routed)          0.542    12.364    uproc_top_level_i/controls_0/U0/alu_result0
    SLICE_X29Y20         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X29Y20         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[3]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X29Y20         FDRE (Setup_fdre_C_CE)      -0.205    13.034    uproc_top_level_i/controls_0/U0/alu_result_reg[3]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  0.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/regwD2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/regs_0/U0/regs_reg[23][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.376%)  route 0.253ns (57.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/controls_0/U0/clk
    SLICE_X22Y21         FDRE                                         r  uproc_top_level_i/controls_0/U0/regwD2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  uproc_top_level_i/controls_0/U0/regwD2_reg[13]/Q
                         net (fo=32, routed)          0.253     1.858    uproc_top_level_i/regs_0/U0/din2[13]
    SLICE_X16Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.903 r  uproc_top_level_i/regs_0/U0/regs[23][13]_i_1/O
                         net (fo=1, routed)           0.000     1.903    uproc_top_level_i/regs_0/U0/regs[23][13]_i_1_n_0
    SLICE_X16Y20         FDRE                                         r  uproc_top_level_i/regs_0/U0/regs_reg[23][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.822     1.981    uproc_top_level_i/regs_0/U0/clk
    SLICE_X16Y20         FDRE                                         r  uproc_top_level_i/regs_0/U0/regs_reg[23][13]/C
                         clock pessimism             -0.252     1.730    
    SLICE_X16Y20         FDRE (Hold_fdre_C_D)         0.121     1.851    uproc_top_level_i/regs_0/U0/regs_reg[23][13]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/dOut_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.081%)  route 0.285ns (66.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.555     1.467    uproc_top_level_i/controls_0/U0/clk
    SLICE_X26Y27         FDRE                                         r  uproc_top_level_i/controls_0/U0/dOut_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  uproc_top_level_i/controls_0/U0/dOut_reg[9]/Q
                         net (fo=8, routed)           0.285     1.893    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y7          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.873     2.033    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.534    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.830    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/regwD2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/regs_0/U0/regs_reg[22][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.438%)  route 0.286ns (60.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.557     1.469    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y16         FDRE                                         r  uproc_top_level_i/controls_0/U0/regwD2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uproc_top_level_i/controls_0/U0/regwD2_reg[7]/Q
                         net (fo=32, routed)          0.286     1.896    uproc_top_level_i/regs_0/U0/din2[7]
    SLICE_X20Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.941 r  uproc_top_level_i/regs_0/U0/regs[22][7]_i_1/O
                         net (fo=1, routed)           0.000     1.941    uproc_top_level_i/regs_0/U0/regs[22][7]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  uproc_top_level_i/regs_0/U0/regs_reg[22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.830     1.989    uproc_top_level_i/regs_0/U0/clk
    SLICE_X20Y10         FDRE                                         r  uproc_top_level_i/regs_0/U0/regs_reg[22][7]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X20Y10         FDRE (Hold_fdre_C_D)         0.121     1.859    uproc_top_level_i/regs_0/U0/regs_reg[22][7]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/dAddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.420%)  route 0.184ns (56.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/controls_0/U0/clk
    SLICE_X27Y25         FDRE                                         r  uproc_top_level_i/controls_0/U0/dAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  uproc_top_level_i/controls_0/U0/dAddr_reg[11]/Q
                         net (fo=15, routed)          0.184     1.789    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y5          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.863     2.023    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.524    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.707    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/dOut_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.717%)  route 0.318ns (69.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.555     1.467    uproc_top_level_i/controls_0/U0/clk
    SLICE_X26Y27         FDRE                                         r  uproc_top_level_i/controls_0/U0/dOut_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  uproc_top_level_i/controls_0/U0/dOut_reg[13]/Q
                         net (fo=8, routed)           0.318     1.926    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y7          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.873     2.033    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.534    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.830    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/fbDout1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/framebuffer_0/U0/mem_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.963%)  route 0.146ns (47.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.555     1.467    uproc_top_level_i/controls_0/U0/clk
    SLICE_X34Y21         FDRE                                         r  uproc_top_level_i/controls_0/U0/fbDout1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  uproc_top_level_i/controls_0/U0/fbDout1_reg[1]/Q
                         net (fo=1, routed)           0.146     1.777    uproc_top_level_i/framebuffer_0/U0/din1[1]
    RAMB36_X2Y4          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.861     2.021    uproc_top_level_i/framebuffer_0/U0/clk1
    RAMB36_X2Y4          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.521    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.676    uproc_top_level_i/framebuffer_0/U0/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/fbDout1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/framebuffer_0/U0/mem_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.126%)  route 0.111ns (42.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.555     1.467    uproc_top_level_i/controls_0/U0/clk
    SLICE_X34Y21         FDRE                                         r  uproc_top_level_i/controls_0/U0/fbDout1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.148     1.615 r  uproc_top_level_i/controls_0/U0/fbDout1_reg[6]/Q
                         net (fo=1, routed)           0.111     1.726    uproc_top_level_i/framebuffer_0/U0/din1[6]
    RAMB36_X2Y4          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.861     2.021    uproc_top_level_i/framebuffer_0/U0/clk1
    RAMB36_X2Y4          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.521    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.101     1.622    uproc_top_level_i/framebuffer_0/U0/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/regwD1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/regs_0/U0/regs_reg[8][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.190ns (37.466%)  route 0.317ns (62.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/controls_0/U0/clk
    SLICE_X25Y21         FDRE                                         r  uproc_top_level_i/controls_0/U0/regwD1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  uproc_top_level_i/controls_0/U0/regwD1_reg[15]/Q
                         net (fo=32, routed)          0.317     1.922    uproc_top_level_i/regs_0/U0/din1[15]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.049     1.971 r  uproc_top_level_i/regs_0/U0/regs[8][15]_i_2/O
                         net (fo=1, routed)           0.000     1.971    uproc_top_level_i/regs_0/U0/regs[8][15]_i_2_n_0
    SLICE_X16Y16         FDRE                                         r  uproc_top_level_i/regs_0/U0/regs_reg[8][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.826     1.985    uproc_top_level_i/regs_0/U0/clk
    SLICE_X16Y16         FDRE                                         r  uproc_top_level_i/regs_0/U0/regs_reg[8][15]/C
                         clock pessimism             -0.252     1.734    
    SLICE_X16Y16         FDRE (Hold_fdre_C_D)         0.131     1.865    uproc_top_level_i/regs_0/U0/regs_reg[8][15]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uproc_top_level_i/uart_0/U0/r_x/d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/uart_0/U0/r_x/char_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.148ns (38.235%)  route 0.239ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.549     1.461    uproc_top_level_i/uart_0/U0/r_x/clk
    SLICE_X20Y25         FDRE                                         r  uproc_top_level_i/uart_0/U0/r_x/d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.148     1.609 r  uproc_top_level_i/uart_0/U0/r_x/d_reg[6]/Q
                         net (fo=2, routed)           0.239     1.848    uproc_top_level_i/uart_0/U0/r_x/d[6]
    SLICE_X22Y24         FDRE                                         r  uproc_top_level_i/uart_0/U0/r_x/char_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.814     1.973    uproc_top_level_i/uart_0/U0/r_x/clk
    SLICE_X22Y24         FDRE                                         r  uproc_top_level_i/uart_0/U0/r_x/char_reg[6]/C
                         clock pessimism             -0.252     1.722    
    SLICE_X22Y24         FDRE (Hold_fdre_C_D)         0.019     1.741    uproc_top_level_i/uart_0/U0/r_x/char_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/regwD2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/regs_0/U0/regs_reg[16][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.243%)  route 0.313ns (62.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/controls_0/U0/clk
    SLICE_X22Y21         FDRE                                         r  uproc_top_level_i/controls_0/U0/regwD2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  uproc_top_level_i/controls_0/U0/regwD2_reg[11]/Q
                         net (fo=32, routed)          0.313     1.919    uproc_top_level_i/regs_0/U0/din2[11]
    SLICE_X20Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.964 r  uproc_top_level_i/regs_0/U0/regs[16][11]_i_1/O
                         net (fo=1, routed)           0.000     1.964    uproc_top_level_i/regs_0/U0/regs[16][11]_i_1_n_0
    SLICE_X20Y14         FDRE                                         r  uproc_top_level_i/regs_0/U0/regs_reg[16][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.827     1.986    uproc_top_level_i/regs_0/U0/clk
    SLICE_X20Y14         FDRE                                         r  uproc_top_level_i/regs_0/U0/regs_reg[16][11]/C
                         clock pessimism             -0.252     1.735    
    SLICE_X20Y14         FDRE (Hold_fdre_C_D)         0.121     1.856    uproc_top_level_i/regs_0/U0/regs_reg[16][11]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y4   uproc_top_level_i/framebuffer_0/U0/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y5   uproc_top_level_i/framebuffer_0/U0/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y25  uproc_top_level_i/clock_div_0/U0/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.766ns (20.349%)  route 2.998ns (79.651%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y25         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.707     6.546    uproc_top_level_i/debounce_0/U0/counter_reg[3]
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.670 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.781     7.451    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.575 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.510     9.085    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y20         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y20         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[10]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X31Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.834    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.766ns (20.349%)  route 2.998ns (79.651%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y25         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.707     6.546    uproc_top_level_i/debounce_0/U0/counter_reg[3]
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.670 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.781     7.451    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.575 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.510     9.085    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y20         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y20         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[6]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X31Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.834    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.766ns (20.349%)  route 2.998ns (79.651%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y25         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.707     6.546    uproc_top_level_i/debounce_0/U0/counter_reg[3]
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.670 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.781     7.451    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.575 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.510     9.085    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y20         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y20         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[9]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X31Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.834    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.766ns (21.150%)  route 2.856ns (78.850%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 12.880 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y25         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.707     6.546    uproc_top_level_i/debounce_0/U0/counter_reg[3]
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.670 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.781     7.451    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.575 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.367     8.943    uproc_top_level_i/controls_0/U0/rst
    SLICE_X26Y22         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.488    12.880    uproc_top_level_i/controls_0/U0/clk
    SLICE_X26Y22         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[12]/C
                         clock pessimism              0.391    13.272    
                         clock uncertainty           -0.035    13.236    
    SLICE_X26Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.831    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[12]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.766ns (21.150%)  route 2.856ns (78.850%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 12.880 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y25         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.707     6.546    uproc_top_level_i/debounce_0/U0/counter_reg[3]
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.670 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.781     7.451    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.575 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.367     8.943    uproc_top_level_i/controls_0/U0/rst
    SLICE_X26Y22         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.488    12.880    uproc_top_level_i/controls_0/U0/clk
    SLICE_X26Y22         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[13]/C
                         clock pessimism              0.391    13.272    
                         clock uncertainty           -0.035    13.236    
    SLICE_X26Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.831    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[13]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.766ns (21.150%)  route 2.856ns (78.850%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 12.880 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y25         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.707     6.546    uproc_top_level_i/debounce_0/U0/counter_reg[3]
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.670 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.781     7.451    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.575 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.367     8.943    uproc_top_level_i/controls_0/U0/rst
    SLICE_X26Y22         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.488    12.880    uproc_top_level_i/controls_0/U0/clk
    SLICE_X26Y22         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[14]/C
                         clock pessimism              0.391    13.272    
                         clock uncertainty           -0.035    13.236    
    SLICE_X26Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.831    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[14]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.766ns (21.150%)  route 2.856ns (78.850%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 12.880 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y25         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.707     6.546    uproc_top_level_i/debounce_0/U0/counter_reg[3]
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.670 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.781     7.451    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.575 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.367     8.943    uproc_top_level_i/controls_0/U0/rst
    SLICE_X26Y22         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.488    12.880    uproc_top_level_i/controls_0/U0/clk
    SLICE_X26Y22         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[15]/C
                         clock pessimism              0.391    13.272    
                         clock uncertainty           -0.035    13.236    
    SLICE_X26Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.831    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[15]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.766ns (21.685%)  route 2.766ns (78.315%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y25         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.707     6.546    uproc_top_level_i/debounce_0/U0/counter_reg[3]
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.670 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.781     7.451    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.575 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.278     8.853    uproc_top_level_i/controls_0/U0/rst
    SLICE_X23Y21         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.486    12.878    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y21         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[11]/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.234    
    SLICE_X23Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.829    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.766ns (21.685%)  route 2.766ns (78.315%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y25         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.707     6.546    uproc_top_level_i/debounce_0/U0/counter_reg[3]
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.670 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.781     7.451    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.575 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.278     8.853    uproc_top_level_i/controls_0/U0/rst
    SLICE_X23Y21         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.486    12.878    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y21         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[19]/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.234    
    SLICE_X23Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.829    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[19]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.766ns (21.252%)  route 2.838ns (78.748%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y25         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/debounce_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.707     6.546    uproc_top_level_i/debounce_0/U0/counter_reg[3]
    SLICE_X25Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.670 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.781     7.451    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.575 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.350     8.925    uproc_top_level_i/controls_0/U0/rst
    SLICE_X28Y21         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.490    12.882    uproc_top_level_i/controls_0/U0/clk
    SLICE_X28Y21         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[21]/C
                         clock pessimism              0.391    13.274    
                         clock uncertainty           -0.035    13.238    
    SLICE_X28Y21         FDCE (Recov_fdce_C_CLR)     -0.319    12.919    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[21]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  3.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.254ns (35.118%)  route 0.469ns (64.882%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y27         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  uproc_top_level_i/debounce_0/U0/counter_reg[8]/Q
                         net (fo=4, routed)           0.095     1.723    uproc_top_level_i/debounce_0/U0/counter_reg[8]
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.768 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3/O
                         net (fo=1, routed)           0.049     1.817    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.862 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.325     2.187    uproc_top_level_i/controls_0/U0/rst
    SLICE_X25Y22         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.817     1.976    uproc_top_level_i/controls_0/U0/clk
    SLICE_X25Y22         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[16]/C
                         clock pessimism             -0.480     1.496    
    SLICE_X25Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.404    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.254ns (35.118%)  route 0.469ns (64.882%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y27         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  uproc_top_level_i/debounce_0/U0/counter_reg[8]/Q
                         net (fo=4, routed)           0.095     1.723    uproc_top_level_i/debounce_0/U0/counter_reg[8]
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.768 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3/O
                         net (fo=1, routed)           0.049     1.817    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.862 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.325     2.187    uproc_top_level_i/controls_0/U0/rst
    SLICE_X25Y22         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.817     1.976    uproc_top_level_i/controls_0/U0/clk
    SLICE_X25Y22         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[20]/C
                         clock pessimism             -0.480     1.496    
    SLICE_X25Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.404    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.254ns (33.896%)  route 0.495ns (66.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y27         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  uproc_top_level_i/debounce_0/U0/counter_reg[8]/Q
                         net (fo=4, routed)           0.095     1.723    uproc_top_level_i/debounce_0/U0/counter_reg[8]
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.768 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3/O
                         net (fo=1, routed)           0.049     1.817    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.862 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.351     2.214    uproc_top_level_i/controls_0/U0/rst
    SLICE_X26Y23         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.818     1.977    uproc_top_level_i/controls_0/U0/clk
    SLICE_X26Y23         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[22]/C
                         clock pessimism             -0.480     1.497    
    SLICE_X26Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.405    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.254ns (32.052%)  route 0.538ns (67.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y27         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  uproc_top_level_i/debounce_0/U0/counter_reg[8]/Q
                         net (fo=4, routed)           0.095     1.723    uproc_top_level_i/debounce_0/U0/counter_reg[8]
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.768 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3/O
                         net (fo=1, routed)           0.049     1.817    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.862 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.394     2.257    uproc_top_level_i/controls_0/U0/rst
    SLICE_X24Y20         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.819     1.978    uproc_top_level_i/controls_0/U0/clk
    SLICE_X24Y20         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[17]/C
                         clock pessimism             -0.480     1.498    
    SLICE_X24Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.431    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.254ns (32.052%)  route 0.538ns (67.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y27         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  uproc_top_level_i/debounce_0/U0/counter_reg[8]/Q
                         net (fo=4, routed)           0.095     1.723    uproc_top_level_i/debounce_0/U0/counter_reg[8]
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.768 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3/O
                         net (fo=1, routed)           0.049     1.817    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.862 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.394     2.257    uproc_top_level_i/controls_0/U0/rst
    SLICE_X24Y20         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.819     1.978    uproc_top_level_i/controls_0/U0/clk
    SLICE_X24Y20         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[2]/C
                         clock pessimism             -0.480     1.498    
    SLICE_X24Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.431    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.254ns (30.504%)  route 0.579ns (69.496%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y27         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  uproc_top_level_i/debounce_0/U0/counter_reg[8]/Q
                         net (fo=4, routed)           0.095     1.723    uproc_top_level_i/debounce_0/U0/counter_reg[8]
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.768 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3/O
                         net (fo=1, routed)           0.049     1.817    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.862 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.435     2.297    uproc_top_level_i/controls_0/U0/rst
    SLICE_X23Y22         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.817     1.976    uproc_top_level_i/controls_0/U0/clk
    SLICE_X23Y22         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[5]/C
                         clock pessimism             -0.480     1.496    
    SLICE_X23Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.404    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.254ns (29.139%)  route 0.618ns (70.861%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y27         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  uproc_top_level_i/debounce_0/U0/counter_reg[8]/Q
                         net (fo=4, routed)           0.095     1.723    uproc_top_level_i/debounce_0/U0/counter_reg[8]
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.768 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3/O
                         net (fo=1, routed)           0.049     1.817    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.862 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.474     2.336    uproc_top_level_i/controls_0/U0/rst
    SLICE_X25Y18         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.821     1.980    uproc_top_level_i/controls_0/U0/clk
    SLICE_X25Y18         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[3]/C
                         clock pessimism             -0.480     1.500    
    SLICE_X25Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.484%)  route 0.705ns (73.516%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y27         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  uproc_top_level_i/debounce_0/U0/counter_reg[8]/Q
                         net (fo=4, routed)           0.095     1.723    uproc_top_level_i/debounce_0/U0/counter_reg[8]
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.768 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3/O
                         net (fo=1, routed)           0.049     1.817    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.862 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.561     2.423    uproc_top_level_i/controls_0/U0/rst
    SLICE_X30Y21         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.821     1.980    uproc_top_level_i/controls_0/U0/clk
    SLICE_X30Y21         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[7]/C
                         clock pessimism             -0.480     1.500    
    SLICE_X30Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.433    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.484%)  route 0.705ns (73.516%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y27         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  uproc_top_level_i/debounce_0/U0/counter_reg[8]/Q
                         net (fo=4, routed)           0.095     1.723    uproc_top_level_i/debounce_0/U0/counter_reg[8]
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.768 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3/O
                         net (fo=1, routed)           0.049     1.817    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.862 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.561     2.423    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y21         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.821     1.980    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y21         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[1]/C
                         clock pessimism             -0.480     1.500    
    SLICE_X31Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.484%)  route 0.705ns (73.516%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.552     1.464    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X24Y27         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  uproc_top_level_i/debounce_0/U0/counter_reg[8]/Q
                         net (fo=4, routed)           0.095     1.723    uproc_top_level_i/debounce_0/U0/counter_reg[8]
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.768 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3/O
                         net (fo=1, routed)           0.049     1.817    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_3_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.862 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.561     2.423    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y21         FDPE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.821     1.980    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y21         FDPE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[0]/C
                         clock pessimism             -0.480     1.500    
    SLICE_X31Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.405    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  1.018    





