Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May  4 00:00:22 2022
| Host         : EE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file design_2_wrapper_timing_summary_postroute_physopted.rpt -pb design_2_wrapper_timing_summary_postroute_physopted.pb -rpx design_2_wrapper_timing_summary_postroute_physopted.rpx
| Design       : design_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.657     -399.538                   1771                25365        0.020        0.000                      0                25365        7.500        0.000                       0                  6626  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.750}      17.500          57.143          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.657     -399.538                   1771                24899        0.020        0.000                      0                24899        7.500        0.000                       0                  6626  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.449        0.000                      0                  466        0.813        0.000                      0                  466  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1771  Failing Endpoints,  Worst Slack       -0.657ns,  Total Violation     -399.538ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.657ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_30_32/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.069ns  (logic 4.721ns (26.126%)  route 13.348ns (73.874%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 21.122 - 17.500 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          1.711     3.252    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.708 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=5, routed)           0.871     4.579    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.703 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     5.044    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.168 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.763     5.931    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.055 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_3_rewire/O
                         net (fo=39, routed)          1.238     7.293    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/ADDRB2
    SLICE_X62Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.443 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/RAMB/O
                         net (fo=4, routed)           1.030     8.473    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[14]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.348     8.821 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
                         net (fo=1, routed)           0.509     9.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.455    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.987 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.987    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.528    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.841 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.395    11.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=37, routed)          0.907    12.267    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.391 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8_comp/O
                         net (fo=160, routed)         1.496    13.887    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A2
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    14.169 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.169    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OA
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    14.383 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.A/O
                         net (fo=1, routed)           0.000    14.383    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O1
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I1_O)      0.088    14.471 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.291    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.610 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.248    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.372 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.372    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    17.856    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.980 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=78, routed)          0.952    18.932    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_3_0
    SLICE_X49Y33         LUT3 (Prop_lut3_I0_O)        0.124    19.056 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_11/O
                         net (fo=23, routed)          0.714    19.771    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_30_32_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I3_O)        0.124    19.895 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_30_32_i_3_comp/O
                         net (fo=16, routed)          1.426    21.321    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_30_32/DIC
    SLICE_X66Y30         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_30_32/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.546    21.121    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_30_32/WCLK
    SLICE_X66Y30         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_30_32/RAMC/CLK
                         clock pessimism              0.138    21.259    
                         clock uncertainty           -0.265    20.995    
    SLICE_X66Y30         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    20.664    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_30_32/RAMC
  -------------------------------------------------------------------
                         required time                         20.664    
                         arrival time                         -21.321    
  -------------------------------------------------------------------
                         slack                                 -0.657    

Slack (VIOLATED) :        -0.605ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_36_38/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.023ns  (logic 4.721ns (26.192%)  route 13.302ns (73.808%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 21.128 - 17.500 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          1.711     3.252    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.708 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=5, routed)           0.871     4.579    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.703 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     5.044    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.168 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.763     5.931    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.055 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_3_rewire/O
                         net (fo=39, routed)          1.238     7.293    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/ADDRB2
    SLICE_X62Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.443 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/RAMB/O
                         net (fo=4, routed)           1.030     8.473    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[14]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.348     8.821 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
                         net (fo=1, routed)           0.509     9.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.455    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.987 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.987    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.528    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.841 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.395    11.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=37, routed)          0.907    12.267    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.391 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8_comp/O
                         net (fo=160, routed)         1.496    13.887    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A2
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    14.169 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.169    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OA
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    14.383 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.A/O
                         net (fo=1, routed)           0.000    14.383    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O1
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I1_O)      0.088    14.471 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.291    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.610 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.248    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.372 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.372    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    17.856    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.980 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=78, routed)          0.952    18.932    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_3_0
    SLICE_X49Y33         LUT3 (Prop_lut3_I0_O)        0.124    19.056 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_11/O
                         net (fo=23, routed)          0.755    19.812    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_30_32_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.936 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_36_38_i_3/O
                         net (fo=15, routed)          1.339    21.275    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_36_38/DIC
    SLICE_X54Y42         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_36_38/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.552    21.127    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_36_38/WCLK
    SLICE_X54Y42         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_36_38/RAMC/CLK
                         clock pessimism              0.138    21.265    
                         clock uncertainty           -0.265    21.001    
    SLICE_X54Y42         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    20.670    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_36_38/RAMC
  -------------------------------------------------------------------
                         required time                         20.670    
                         arrival time                         -21.275    
  -------------------------------------------------------------------
                         slack                                 -0.605    

Slack (VIOLATED) :        -0.600ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_60_62/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.042ns  (logic 4.721ns (26.165%)  route 13.321ns (73.835%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.648ns = ( 21.147 - 17.500 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          1.711     3.252    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.708 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=5, routed)           0.871     4.579    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.703 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     5.044    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.168 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.763     5.931    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.055 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_3_rewire/O
                         net (fo=39, routed)          1.238     7.293    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/ADDRB2
    SLICE_X62Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.443 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/RAMB/O
                         net (fo=4, routed)           1.030     8.473    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[14]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.348     8.821 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
                         net (fo=1, routed)           0.509     9.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.455    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.987 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.987    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.528    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.841 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.395    11.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=37, routed)          0.907    12.267    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.391 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8_comp/O
                         net (fo=160, routed)         1.496    13.887    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A2
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    14.169 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.169    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OA
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    14.383 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.A/O
                         net (fo=1, routed)           0.000    14.383    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O1
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I1_O)      0.088    14.471 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.291    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.610 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.248    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.372 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.372    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    17.856    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.980 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=78, routed)          0.905    18.885    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_3_0
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.124    19.009 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_10/O
                         net (fo=7, routed)           0.553    19.562    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_10_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    19.686 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_1/O
                         net (fo=16, routed)          1.608    21.294    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_60_62/DIA
    SLICE_X20Y33         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_60_62/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.572    21.147    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_60_62/WCLK
    SLICE_X20Y33         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_60_62/RAMA/CLK
                         clock pessimism              0.138    21.285    
                         clock uncertainty           -0.265    21.021    
    SLICE_X20Y33         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    20.694    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_60_62/RAMA
  -------------------------------------------------------------------
                         required time                         20.694    
                         arrival time                         -21.294    
  -------------------------------------------------------------------
                         slack                                 -0.600    

Slack (VIOLATED) :        -0.597ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.040ns  (logic 4.721ns (26.167%)  route 13.319ns (73.833%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 21.149 - 17.500 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          1.711     3.252    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.708 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=5, routed)           0.871     4.579    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.703 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     5.044    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.168 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.763     5.931    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.055 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_3_rewire/O
                         net (fo=39, routed)          1.238     7.293    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/ADDRB2
    SLICE_X62Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.443 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/RAMB/O
                         net (fo=4, routed)           1.030     8.473    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[14]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.348     8.821 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
                         net (fo=1, routed)           0.509     9.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.455    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.987 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.987    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.528    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.841 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.395    11.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=37, routed)          0.907    12.267    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.391 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8_comp/O
                         net (fo=160, routed)         1.496    13.887    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A2
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    14.169 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.169    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OA
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    14.383 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.A/O
                         net (fo=1, routed)           0.000    14.383    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O1
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I1_O)      0.088    14.471 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.291    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.610 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.248    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.372 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.372    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    17.856    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.980 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=78, routed)          0.942    18.922    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_3_0
    SLICE_X48Y29         LUT3 (Prop_lut3_I0_O)        0.124    19.046 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_15/O
                         net (fo=10, routed)          0.648    19.694    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124    19.818 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_1/O
                         net (fo=16, routed)          1.474    21.292    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/DIA
    SLICE_X22Y37         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.574    21.149    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/WCLK
    SLICE_X22Y37         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/RAMA/CLK
                         clock pessimism              0.138    21.287    
                         clock uncertainty           -0.265    21.023    
    SLICE_X22Y37         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    20.696    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         20.696    
                         arrival time                         -21.292    
  -------------------------------------------------------------------
                         slack                                 -0.597    

Slack (VIOLATED) :        -0.595ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 4.845ns (26.649%)  route 13.335ns (73.351%))
  Logic Levels:           21  (CARRY4=3 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 21.132 - 17.500 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          1.711     3.252    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.708 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=5, routed)           0.871     4.579    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.703 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     5.044    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.168 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.763     5.931    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.055 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_3_rewire/O
                         net (fo=39, routed)          1.238     7.293    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/ADDRB2
    SLICE_X62Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.443 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/RAMB/O
                         net (fo=4, routed)           1.030     8.473    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[14]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.348     8.821 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
                         net (fo=1, routed)           0.509     9.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.455    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.987 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.987    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.528    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.841 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.395    11.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=37, routed)          0.907    12.267    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.391 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8_comp/O
                         net (fo=160, routed)         1.496    13.887    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A2
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    14.169 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.169    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OA
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    14.383 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.A/O
                         net (fo=1, routed)           0.000    14.383    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O1
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I1_O)      0.088    14.471 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.291    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.610 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.248    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.372 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.372    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    17.856    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.980 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=78, routed)          0.481    18.461    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.124    18.585 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
                         net (fo=24, routed)          1.195    19.780    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_mode_reg[2]_0
    SLICE_X71Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.904 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3/O
                         net (fo=11, routed)          0.687    20.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep
    SLICE_X66Y43         LUT5 (Prop_lut5_I2_O)        0.124    20.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_rd_addr[31]_i_1/O
                         net (fo=30, routed)          0.716    21.431    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[2]_0[0]
    SLICE_X66Y45         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.557    21.132    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X66Y45         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[10]/C
                         clock pessimism              0.138    21.270    
                         clock uncertainty           -0.265    21.006    
    SLICE_X66Y45         FDRE (Setup_fdre_C_CE)      -0.169    20.837    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         20.837    
                         arrival time                         -21.431    
  -------------------------------------------------------------------
                         slack                                 -0.595    

Slack (VIOLATED) :        -0.595ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 4.845ns (26.649%)  route 13.335ns (73.351%))
  Logic Levels:           21  (CARRY4=3 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 21.132 - 17.500 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          1.711     3.252    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.708 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=5, routed)           0.871     4.579    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.703 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     5.044    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.168 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.763     5.931    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.055 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_3_rewire/O
                         net (fo=39, routed)          1.238     7.293    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/ADDRB2
    SLICE_X62Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.443 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/RAMB/O
                         net (fo=4, routed)           1.030     8.473    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[14]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.348     8.821 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
                         net (fo=1, routed)           0.509     9.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.455    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.987 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.987    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.528    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.841 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.395    11.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=37, routed)          0.907    12.267    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.391 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8_comp/O
                         net (fo=160, routed)         1.496    13.887    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A2
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    14.169 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.169    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OA
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    14.383 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.A/O
                         net (fo=1, routed)           0.000    14.383    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O1
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I1_O)      0.088    14.471 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.291    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.610 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.248    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.372 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.372    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    17.856    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.980 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=78, routed)          0.481    18.461    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.124    18.585 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
                         net (fo=24, routed)          1.195    19.780    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_mode_reg[2]_0
    SLICE_X71Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.904 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3/O
                         net (fo=11, routed)          0.687    20.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep
    SLICE_X66Y43         LUT5 (Prop_lut5_I2_O)        0.124    20.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_rd_addr[31]_i_1/O
                         net (fo=30, routed)          0.716    21.431    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[2]_0[0]
    SLICE_X66Y45         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.557    21.132    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X66Y45         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[24]/C
                         clock pessimism              0.138    21.270    
                         clock uncertainty           -0.265    21.006    
    SLICE_X66Y45         FDRE (Setup_fdre_C_CE)      -0.169    20.837    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         20.837    
                         arrival time                         -21.431    
  -------------------------------------------------------------------
                         slack                                 -0.595    

Slack (VIOLATED) :        -0.595ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 4.845ns (26.649%)  route 13.335ns (73.351%))
  Logic Levels:           21  (CARRY4=3 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 21.132 - 17.500 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          1.711     3.252    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.708 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=5, routed)           0.871     4.579    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.703 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     5.044    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.168 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.763     5.931    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.055 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_3_rewire/O
                         net (fo=39, routed)          1.238     7.293    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/ADDRB2
    SLICE_X62Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.443 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/RAMB/O
                         net (fo=4, routed)           1.030     8.473    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[14]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.348     8.821 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
                         net (fo=1, routed)           0.509     9.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.455    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.987 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.987    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.528    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.841 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.395    11.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=37, routed)          0.907    12.267    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.391 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8_comp/O
                         net (fo=160, routed)         1.496    13.887    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A2
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    14.169 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.169    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OA
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    14.383 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.A/O
                         net (fo=1, routed)           0.000    14.383    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O1
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I1_O)      0.088    14.471 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.291    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.610 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.248    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.372 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.372    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    17.856    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.980 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=78, routed)          0.481    18.461    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.124    18.585 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
                         net (fo=24, routed)          1.195    19.780    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_mode_reg[2]_0
    SLICE_X71Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.904 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3/O
                         net (fo=11, routed)          0.687    20.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep
    SLICE_X66Y43         LUT5 (Prop_lut5_I2_O)        0.124    20.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_rd_addr[31]_i_1/O
                         net (fo=30, routed)          0.716    21.431    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[2]_0[0]
    SLICE_X66Y45         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.557    21.132    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X66Y45         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[3]/C
                         clock pessimism              0.138    21.270    
                         clock uncertainty           -0.265    21.006    
    SLICE_X66Y45         FDRE (Setup_fdre_C_CE)      -0.169    20.837    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         20.837    
                         arrival time                         -21.431    
  -------------------------------------------------------------------
                         slack                                 -0.595    

Slack (VIOLATED) :        -0.595ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 4.845ns (26.649%)  route 13.335ns (73.351%))
  Logic Levels:           21  (CARRY4=3 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 21.132 - 17.500 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          1.711     3.252    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.708 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=5, routed)           0.871     4.579    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.703 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     5.044    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.168 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.763     5.931    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.055 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_3_rewire/O
                         net (fo=39, routed)          1.238     7.293    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/ADDRB2
    SLICE_X62Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.443 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/RAMB/O
                         net (fo=4, routed)           1.030     8.473    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[14]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.348     8.821 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
                         net (fo=1, routed)           0.509     9.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.455    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.987 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.987    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.528    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.841 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.395    11.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=37, routed)          0.907    12.267    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.391 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8_comp/O
                         net (fo=160, routed)         1.496    13.887    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A2
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    14.169 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.169    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OA
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    14.383 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.A/O
                         net (fo=1, routed)           0.000    14.383    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O1
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I1_O)      0.088    14.471 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.291    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.610 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.248    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.372 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.372    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    17.856    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.980 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=78, routed)          0.481    18.461    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.124    18.585 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
                         net (fo=24, routed)          1.195    19.780    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_mode_reg[2]_0
    SLICE_X71Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.904 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3/O
                         net (fo=11, routed)          0.687    20.591    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep
    SLICE_X66Y43         LUT5 (Prop_lut5_I2_O)        0.124    20.715 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_rd_addr[31]_i_1/O
                         net (fo=30, routed)          0.716    21.431    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[2]_0[0]
    SLICE_X66Y45         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.557    21.132    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X66Y45         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[6]/C
                         clock pessimism              0.138    21.270    
                         clock uncertainty           -0.265    21.006    
    SLICE_X66Y45         FDRE (Setup_fdre_C_CE)      -0.169    20.837    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         20.837    
                         arrival time                         -21.431    
  -------------------------------------------------------------------
                         slack                                 -0.595    

Slack (VIOLATED) :        -0.592ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_36_38/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.008ns  (logic 4.721ns (26.214%)  route 13.287ns (73.786%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 21.125 - 17.500 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          1.711     3.252    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.708 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=5, routed)           0.871     4.579    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.703 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     5.044    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.168 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.763     5.931    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.055 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_3_rewire/O
                         net (fo=39, routed)          1.238     7.293    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/ADDRB2
    SLICE_X62Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.443 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/RAMB/O
                         net (fo=4, routed)           1.030     8.473    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[14]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.348     8.821 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
                         net (fo=1, routed)           0.509     9.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.455    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.987 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.987    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.528    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.841 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.395    11.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=37, routed)          0.907    12.267    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.391 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8_comp/O
                         net (fo=160, routed)         1.496    13.887    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A2
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    14.169 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.169    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OA
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    14.383 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.A/O
                         net (fo=1, routed)           0.000    14.383    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O1
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I1_O)      0.088    14.471 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.291    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.610 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.248    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.372 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.372    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    17.856    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.980 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=78, routed)          0.952    18.932    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_3_0
    SLICE_X49Y33         LUT3 (Prop_lut3_I0_O)        0.124    19.056 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_11/O
                         net (fo=23, routed)          0.755    19.812    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_30_32_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.936 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_36_38_i_3/O
                         net (fo=15, routed)          1.324    21.260    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_36_38/DIC
    SLICE_X62Y34         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_36_38/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.550    21.125    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_36_38/WCLK
    SLICE_X62Y34         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_36_38/RAMC/CLK
                         clock pessimism              0.138    21.263    
                         clock uncertainty           -0.265    20.999    
    SLICE_X62Y34         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    20.668    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_36_38/RAMC
  -------------------------------------------------------------------
                         required time                         20.668    
                         arrival time                         -21.260    
  -------------------------------------------------------------------
                         slack                                 -0.592    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.014ns  (logic 4.721ns (26.205%)  route 13.294ns (73.795%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 21.149 - 17.500 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          1.711     3.252    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.708 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=5, routed)           0.871     4.579    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.703 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     5.044    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.168 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.763     5.931    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X60Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.055 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_3_rewire/O
                         net (fo=39, routed)          1.238     7.293    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/ADDRB2
    SLICE_X62Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.443 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/RAMB/O
                         net (fo=4, routed)           1.030     8.473    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[14]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.348     8.821 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
                         net (fo=1, routed)           0.509     9.331    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.455 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46/O
                         net (fo=1, routed)           0.000     9.455    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.987 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.987    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.528    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.841 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.395    11.236    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=37, routed)          0.907    12.267    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.391 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8_comp/O
                         net (fo=160, routed)         1.496    13.887    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A2
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    14.169 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.169    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OA
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    14.383 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.A/O
                         net (fo=1, routed)           0.000    14.383    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O1
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I1_O)      0.088    14.471 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.291    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.610 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.248    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.372 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.372    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    17.856    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.980 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=78, routed)          1.023    19.004    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_3_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.124    19.128 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_14/O
                         net (fo=8, routed)           0.553    19.680    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_6_8_3
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.124    19.804 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11_i_2/O
                         net (fo=16, routed)          1.462    21.266    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11/DIB
    SLICE_X20Y35         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.574    21.149    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11/WCLK
    SLICE_X20Y35         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11/RAMB/CLK
                         clock pessimism              0.138    21.287    
                         clock uncertainty           -0.265    21.023    
    SLICE_X20Y35         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    20.688    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         20.688    
                         arrival time                         -21.266    
  -------------------------------------------------------------------
                         slack                                 -0.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/next_opcode_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.190ns (56.684%)  route 0.145ns (43.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.575     1.135    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X60Y28         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/next_opcode_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.141     1.276 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/next_opcode_reg_reg[21]/Q
                         net (fo=1, routed)           0.145     1.421    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/next_opcode_reg_reg_n_0_[21]
    SLICE_X59Y27         LUT4 (Prop_lut4_I2_O)        0.049     1.470 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.470    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg[21]_i_1_n_0
    SLICE_X59Y27         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.839     1.391    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_alias
    SLICE_X59Y27         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[21]/C
                         clock pessimism             -0.048     1.343    
    SLICE_X59Y27         FDCE (Hold_fdce_C_D)         0.107     1.450    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.574     1.134    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y61         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.275 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/Q
                         net (fo=1, routed)           0.107     1.381    design_2_i/bram_0/U0/bram_wrdata_a[24]
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.882     1.496    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.307     1.189    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.344    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.574     1.134    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y60         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     1.275 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/Q
                         net (fo=1, routed)           0.108     1.382    design_2_i/bram_0/U0/bram_wrdata_a[18]
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.882     1.496    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.307     1.189    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.344    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.574     1.134    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.275 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.432    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.842     1.456    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.309     1.147    
    SLICE_X30Y61         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.387    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.574     1.134    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.275 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.432    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.842     1.456    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.309     1.147    
    SLICE_X30Y61         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.387    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.574     1.134    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.275 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.432    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.842     1.456    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.309     1.147    
    SLICE_X30Y61         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.387    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.574     1.134    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.275 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.432    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.842     1.456    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.309     1.147    
    SLICE_X30Y61         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.387    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.574     1.134    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.275 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.432    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.842     1.456    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.309     1.147    
    SLICE_X30Y61         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.387    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.574     1.134    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.275 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.432    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.842     1.456    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.309     1.147    
    SLICE_X30Y61         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.387    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.574     1.134    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.275 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.432    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMS32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.842     1.456    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMS32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
                         clock pessimism             -0.309     1.147    
    SLICE_X30Y61         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.387    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.750 }
Period(ns):         17.500
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         17.500      13.500     XADC_X0Y0       design_2_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X3Y13    design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X3Y12    design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X3Y13    design_2_i/bram_0/U0/bram_buff_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X3Y12    design_2_i/bram_0/U0/bram_buff_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y16  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y17  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/I
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y19  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/I
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y18  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/I
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y20  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/I
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y44    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y44    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y44    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_11_11/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y44    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_11_11/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X54Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X54Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_21_23/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X54Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_21_23/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X54Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_21_23/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X58Y77    design_2_i/uart_0/U0/uart_axi_wr_cntrl_inst/uart_fifo_inst/fifo_memory_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X58Y77    design_2_i/uart_0/U0/uart_axi_wr_cntrl_inst/uart_fifo_inst/fifo_memory_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X26Y37    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_45_47/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X26Y37    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_45_47/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X26Y37    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_45_47/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X26Y37    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_45_47/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y30    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y30    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y30    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y30    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X26Y28    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X26Y28    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.580ns (5.675%)  route 9.641ns (94.325%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 21.122 - 17.500 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.707     3.989    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     4.445 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     8.725    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.849 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.361    14.210    design_2_i/cpu_0/U0/reset_in
    SLICE_X64Y30         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.546    21.121    design_2_i/cpu_0/U0/aclk
    SLICE_X64Y30         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[28]/C
                         clock pessimism              0.207    21.328    
                         clock uncertainty           -0.265    21.064    
    SLICE_X64Y30         FDCE (Recov_fdce_C_CLR)     -0.405    20.659    design_2_i/cpu_0/U0/counter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         20.659    
                         arrival time                         -14.210    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.580ns (5.675%)  route 9.641ns (94.325%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 21.122 - 17.500 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.707     3.989    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     4.445 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     8.725    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.849 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.361    14.210    design_2_i/cpu_0/U0/reset_in
    SLICE_X64Y30         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.546    21.121    design_2_i/cpu_0/U0/aclk
    SLICE_X64Y30         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[29]/C
                         clock pessimism              0.207    21.328    
                         clock uncertainty           -0.265    21.064    
    SLICE_X64Y30         FDCE (Recov_fdce_C_CLR)     -0.405    20.659    design_2_i/cpu_0/U0/counter_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         20.659    
                         arrival time                         -14.210    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.580ns (5.675%)  route 9.641ns (94.325%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 21.122 - 17.500 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.707     3.989    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     4.445 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     8.725    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.849 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.361    14.210    design_2_i/cpu_0/U0/reset_in
    SLICE_X64Y30         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.546    21.121    design_2_i/cpu_0/U0/aclk
    SLICE_X64Y30         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[30]/C
                         clock pessimism              0.207    21.328    
                         clock uncertainty           -0.265    21.064    
    SLICE_X64Y30         FDCE (Recov_fdce_C_CLR)     -0.405    20.659    design_2_i/cpu_0/U0/counter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         20.659    
                         arrival time                         -14.210    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.580ns (5.733%)  route 9.537ns (94.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 21.122 - 17.500 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.707     3.989    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     4.445 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     8.725    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.849 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.257    14.106    design_2_i/cpu_0/U0/reset_in
    SLICE_X70Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.546    21.121    design_2_i/cpu_0/U0/aclk
    SLICE_X70Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[21]/C
                         clock pessimism              0.207    21.328    
                         clock uncertainty           -0.265    21.064    
    SLICE_X70Y28         FDCE (Recov_fdce_C_CLR)     -0.405    20.659    design_2_i/cpu_0/U0/counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         20.659    
                         arrival time                         -14.106    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.580ns (5.733%)  route 9.537ns (94.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 21.122 - 17.500 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.707     3.989    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     4.445 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     8.725    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.849 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.257    14.106    design_2_i/cpu_0/U0/reset_in
    SLICE_X70Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.546    21.121    design_2_i/cpu_0/U0/aclk
    SLICE_X70Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[22]/C
                         clock pessimism              0.207    21.328    
                         clock uncertainty           -0.265    21.064    
    SLICE_X70Y28         FDCE (Recov_fdce_C_CLR)     -0.405    20.659    design_2_i/cpu_0/U0/counter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         20.659    
                         arrival time                         -14.106    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.580ns (5.733%)  route 9.537ns (94.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 21.122 - 17.500 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.707     3.989    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     4.445 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     8.725    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.849 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.257    14.106    design_2_i/cpu_0/U0/reset_in
    SLICE_X70Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.546    21.121    design_2_i/cpu_0/U0/aclk
    SLICE_X70Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[23]/C
                         clock pessimism              0.207    21.328    
                         clock uncertainty           -0.265    21.064    
    SLICE_X70Y28         FDCE (Recov_fdce_C_CLR)     -0.405    20.659    design_2_i/cpu_0/U0/counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         20.659    
                         arrival time                         -14.106    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.580ns (5.733%)  route 9.537ns (94.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 21.122 - 17.500 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.707     3.989    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     4.445 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     8.725    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.849 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.257    14.106    design_2_i/cpu_0/U0/reset_in
    SLICE_X70Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.546    21.121    design_2_i/cpu_0/U0/aclk
    SLICE_X70Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[24]/C
                         clock pessimism              0.207    21.328    
                         clock uncertainty           -0.265    21.064    
    SLICE_X70Y28         FDCE (Recov_fdce_C_CLR)     -0.405    20.659    design_2_i/cpu_0/U0/counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         20.659    
                         arrival time                         -14.106    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 0.580ns (5.795%)  route 9.428ns (94.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 21.122 - 17.500 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.707     3.989    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     4.445 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     8.725    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.849 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.148    13.997    design_2_i/cpu_0/U0/reset_in
    SLICE_X68Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.546    21.121    design_2_i/cpu_0/U0/aclk
    SLICE_X68Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[17]/C
                         clock pessimism              0.207    21.328    
                         clock uncertainty           -0.265    21.064    
    SLICE_X68Y28         FDCE (Recov_fdce_C_CLR)     -0.405    20.659    design_2_i/cpu_0/U0/counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         20.659    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 0.580ns (5.795%)  route 9.428ns (94.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 21.122 - 17.500 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.707     3.989    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     4.445 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     8.725    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.849 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.148    13.997    design_2_i/cpu_0/U0/reset_in
    SLICE_X68Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.546    21.121    design_2_i/cpu_0/U0/aclk
    SLICE_X68Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[19]/C
                         clock pessimism              0.207    21.328    
                         clock uncertainty           -0.265    21.064    
    SLICE_X68Y28         FDCE (Recov_fdce_C_CLR)     -0.405    20.659    design_2_i/cpu_0/U0/counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         20.659    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 0.580ns (5.795%)  route 9.428ns (94.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 21.122 - 17.500 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.707     3.989    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     4.445 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     8.725    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.849 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.148    13.997    design_2_i/cpu_0/U0/reset_in
    SLICE_X68Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        1.546    21.121    design_2_i/cpu_0/U0/aclk
    SLICE_X68Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[20]/C
                         clock pessimism              0.207    21.328    
                         clock uncertainty           -0.265    21.064    
    SLICE_X68Y28         FDCE (Recov_fdce_C_CLR)     -0.405    20.659    design_2_i/cpu_0/U0/counter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         20.659    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  6.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.664%)  route 0.497ns (72.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.589     1.148    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.289 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.459    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.508 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.328     1.835    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X75Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.855     1.469    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X75Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]/C
                         clock pessimism             -0.287     1.181    
    SLICE_X75Y45         FDCE (Remov_fdce_C_CLR)     -0.159     1.022    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.664%)  route 0.497ns (72.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.589     1.148    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.289 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.459    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.508 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.328     1.835    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X75Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.855     1.469    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X75Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[17]/C
                         clock pessimism             -0.287     1.181    
    SLICE_X75Y45         FDCE (Remov_fdce_C_CLR)     -0.159     1.022    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.664%)  route 0.497ns (72.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.589     1.148    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.289 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.459    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.508 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.328     1.835    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X75Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.855     1.469    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X75Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]/C
                         clock pessimism             -0.287     1.181    
    SLICE_X75Y45         FDCE (Remov_fdce_C_CLR)     -0.159     1.022    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.664%)  route 0.497ns (72.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.589     1.148    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.289 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.459    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.508 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.328     1.835    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X75Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.855     1.469    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X75Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[23]/C
                         clock pessimism             -0.287     1.181    
    SLICE_X75Y45         FDCE (Remov_fdce_C_CLR)     -0.159     1.022    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.664%)  route 0.497ns (72.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.589     1.148    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.289 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.459    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.508 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.328     1.835    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X75Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.855     1.469    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X75Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[28]/C
                         clock pessimism             -0.287     1.181    
    SLICE_X75Y45         FDCE (Remov_fdce_C_CLR)     -0.159     1.022    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.664%)  route 0.497ns (72.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.589     1.148    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.289 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.459    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.508 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.328     1.835    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X75Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.855     1.469    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X75Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[8]/C
                         clock pessimism             -0.287     1.181    
    SLICE_X75Y45         FDCE (Remov_fdce_C_CLR)     -0.159     1.022    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.190ns (27.490%)  route 0.501ns (72.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.589     1.148    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.289 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.459    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.508 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.332     1.840    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X74Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.855     1.469    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X74Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[20]/C
                         clock pessimism             -0.287     1.181    
    SLICE_X74Y45         FDCE (Remov_fdce_C_CLR)     -0.159     1.022    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.190ns (27.490%)  route 0.501ns (72.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.589     1.148    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.289 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.459    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.508 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.332     1.840    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X74Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.855     1.469    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X74Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[30]/C
                         clock pessimism             -0.287     1.181    
    SLICE_X74Y45         FDCE (Remov_fdce_C_CLR)     -0.159     1.022    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.190ns (27.490%)  route 0.501ns (72.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.589     1.148    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.289 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.459    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.508 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.332     1.840    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X74Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.855     1.469    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X74Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[31]/C
                         clock pessimism             -0.287     1.181    
    SLICE_X74Y45         FDCE (Remov_fdce_C_CLR)     -0.159     1.022    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.190ns (27.490%)  route 0.501ns (72.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.589     1.148    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.289 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.459    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.508 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.332     1.840    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X74Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=4, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=18, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6596, routed)        0.855     1.469    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X74Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[5]/C
                         clock pessimism             -0.287     1.181    
    SLICE_X74Y45         FDCE (Remov_fdce_C_CLR)     -0.159     1.022    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.817    





