Flow report for four_line_to_sixteen_line_decimal_decoder
Wed Oct 30 21:26:32 2019
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
; Flow Status                        ; Successful - Wed Oct 30 21:26:32 2019      ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; four_line_to_sixteen_line_decimal_decoder  ;
; Top-level Entity Name              ; four_line_to_sixteen_line_decimal_decoder  ;
; Family                             ; Cyclone III                                ;
; Device                             ; EP3C16F484C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 16 / 15,408 ( < 1 % )                      ;
;     Total combinational functions  ; 16 / 15,408 ( < 1 % )                      ;
;     Dedicated logic registers      ; 0 / 15,408 ( 0 % )                         ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 20 / 347 ( 6 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 516,096 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+---------------------------------------------------------------+
; Flow Settings                                                 ;
+-------------------+-------------------------------------------+
; Option            ; Setting                                   ;
+-------------------+-------------------------------------------+
; Start date & time ; 10/30/2019 21:24:31                       ;
; Main task         ; Compilation                               ;
; Revision Name     ; four_line_to_sixteen_line_decimal_decoder ;
+-------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                           ;
+-------------------------------------+-------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                 ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+-------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 0.157244187100628                                     ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                                    ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; /home/timmy/Git/Learn-VHDL/CH6/CH6-1/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                             ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                     ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                  ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                              ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                 ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                          ; --            ; --          ; --             ;
+-------------------------------------+-------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:03     ; 1.0                     ; 372 MB              ; 00:00:03                           ;
; Fitter                    ; 00:00:13     ; 1.0                     ; 533 MB              ; 00:00:13                           ;
; Assembler                 ; 00:00:06     ; 1.0                     ; 386 MB              ; 00:00:07                           ;
; TimeQuest Timing Analyzer ; 00:00:08     ; 1.0                     ; 383 MB              ; 00:00:08                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 334 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 344 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 344 MB              ; 00:00:01                           ;
; Total                     ; 00:00:34     ; --                      ; --                  ; 00:00:35                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                              ;
+---------------------------+-------------------+----------------+------------+----------------+
; Module Name               ; Machine Hostname  ; OS Name        ; OS Version ; Processor type ;
+---------------------------+-------------------+----------------+------------+----------------+
; Analysis & Synthesis      ; timmy-Aspire-4750 ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; Fitter                    ; timmy-Aspire-4750 ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; Assembler                 ; timmy-Aspire-4750 ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; TimeQuest Timing Analyzer ; timmy-Aspire-4750 ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; timmy-Aspire-4750 ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; timmy-Aspire-4750 ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; timmy-Aspire-4750 ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
+---------------------------+-------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off four_line_to_sixteen_line_decimal_decoder -c four_line_to_sixteen_line_decimal_decoder
quartus_fit --read_settings_files=off --write_settings_files=off four_line_to_sixteen_line_decimal_decoder -c four_line_to_sixteen_line_decimal_decoder
quartus_asm --read_settings_files=off --write_settings_files=off four_line_to_sixteen_line_decimal_decoder -c four_line_to_sixteen_line_decimal_decoder
quartus_sta four_line_to_sixteen_line_decimal_decoder -c four_line_to_sixteen_line_decimal_decoder
quartus_eda --read_settings_files=off --write_settings_files=off four_line_to_sixteen_line_decimal_decoder -c four_line_to_sixteen_line_decimal_decoder
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog four_line_to_sixteen_line_decimal_decoder -c four_line_to_sixteen_line_decimal_decoder --vector_source=/home/timmy/Git/Learn-VHDL/CH6/CH6-1/four_line_to_sixteen_line_decimal_decoder.vwf --testbench_file=/home/timmy/Git/Learn-VHDL/CH6/CH6-1/simulation/qsim/four_line_to_sixteen_line_decimal_decoder.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/timmy/Git/Learn-VHDL/CH6/CH6-1/simulation/qsim/ four_line_to_sixteen_line_decimal_decoder -c four_line_to_sixteen_line_decimal_decoder



