$date
	Mon Apr 24 21:09:48 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var wire 32 ! x [31:0] $end
$var reg 1 " CLK $end
$var reg 1 # sel $end
$var reg 32 $ y [31:0] $end
$var reg 32 % z [31:0] $end
$scope module M $end
$var wire 32 & data0_i [31:0] $end
$var wire 32 ' data1_i [31:0] $end
$var wire 1 # select_i $end
$var reg 32 ( data_o [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 (
b10 '
b1 &
b10 %
b1 $
1#
1"
b10 !
$end
#10
0"
#20
b1 !
b1 (
1"
0#
#30
0"
#40
1"
