
02_Timers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002118  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080021d8  080021d8  000121d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002210  08002210  00012210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002214  08002214  00012214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08002218  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000e0  2000000c  08002224  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000080  200000ec  08002224  000200ec  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00008e6d  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001625  00000000  00000000  00028ea1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ad8  00000000  00000000  0002a4c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a10  00000000  00000000  0002afa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00004584  00000000  00000000  0002b9b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000307a  00000000  00000000  0002ff34  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00032fae  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000026cc  00000000  00000000  0003302c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080021c0 	.word	0x080021c0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080021c0 	.word	0x080021c0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_TIM_PeriodElapsedCallback>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_TIM16_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM16) {
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a05      	ldr	r2, [pc, #20]	; (8000244 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800022e:	4293      	cmp	r3, r2
 8000230:	d104      	bne.n	800023c <HAL_TIM_PeriodElapsedCallback+0x1c>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000232:	4b05      	ldr	r3, [pc, #20]	; (8000248 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000234:	2108      	movs	r1, #8
 8000236:	0018      	movs	r0, r3
 8000238:	f000 fcdf 	bl	8000bfa <HAL_GPIO_TogglePin>
	}
}
 800023c:	46c0      	nop			; (mov r8, r8)
 800023e:	46bd      	mov	sp, r7
 8000240:	b002      	add	sp, #8
 8000242:	bd80      	pop	{r7, pc}
 8000244:	40014400 	.word	0x40014400
 8000248:	48000400 	.word	0x48000400

0800024c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000250:	f000 fa0a 	bl	8000668 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000254:	f000 f816 	bl	8000284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000258:	f000 f8da 	bl	8000410 <MX_GPIO_Init>
  MX_TIM16_Init();
 800025c:	f000 f87e 	bl	800035c <MX_TIM16_Init>
  MX_USART1_UART_Init();
 8000260:	f000 f8a6 	bl	80003b0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000264:	4b05      	ldr	r3, [pc, #20]	; (800027c <main+0x30>)
 8000266:	2200      	movs	r2, #0
 8000268:	2108      	movs	r1, #8
 800026a:	0018      	movs	r0, r3
 800026c:	f000 fca8 	bl	8000bc0 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim16);
 8000270:	4b03      	ldr	r3, [pc, #12]	; (8000280 <main+0x34>)
 8000272:	0018      	movs	r0, r3
 8000274:	f001 fa3e 	bl	80016f4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000278:	e7fe      	b.n	8000278 <main+0x2c>
 800027a:	46c0      	nop			; (mov r8, r8)
 800027c:	48000400 	.word	0x48000400
 8000280:	200000a8 	.word	0x200000a8

08000284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b094      	sub	sp, #80	; 0x50
 8000288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028a:	2320      	movs	r3, #32
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	0018      	movs	r0, r3
 8000290:	2330      	movs	r3, #48	; 0x30
 8000292:	001a      	movs	r2, r3
 8000294:	2100      	movs	r1, #0
 8000296:	f001 ff8b 	bl	80021b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800029a:	2310      	movs	r3, #16
 800029c:	18fb      	adds	r3, r7, r3
 800029e:	0018      	movs	r0, r3
 80002a0:	2310      	movs	r3, #16
 80002a2:	001a      	movs	r2, r3
 80002a4:	2100      	movs	r1, #0
 80002a6:	f001 ff83 	bl	80021b0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002aa:	003b      	movs	r3, r7
 80002ac:	0018      	movs	r0, r3
 80002ae:	2310      	movs	r3, #16
 80002b0:	001a      	movs	r2, r3
 80002b2:	2100      	movs	r1, #0
 80002b4:	f001 ff7c 	bl	80021b0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002b8:	2320      	movs	r3, #32
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	2202      	movs	r2, #2
 80002be:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c0:	2320      	movs	r3, #32
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	2201      	movs	r2, #1
 80002c6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002c8:	2320      	movs	r3, #32
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	2210      	movs	r2, #16
 80002ce:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d0:	2320      	movs	r3, #32
 80002d2:	18fb      	adds	r3, r7, r3
 80002d4:	2202      	movs	r2, #2
 80002d6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002d8:	2320      	movs	r3, #32
 80002da:	18fb      	adds	r3, r7, r3
 80002dc:	2200      	movs	r2, #0
 80002de:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002e0:	2320      	movs	r3, #32
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	22a0      	movs	r2, #160	; 0xa0
 80002e6:	0392      	lsls	r2, r2, #14
 80002e8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002ea:	2320      	movs	r3, #32
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	2200      	movs	r2, #0
 80002f0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f2:	2320      	movs	r3, #32
 80002f4:	18fb      	adds	r3, r7, r3
 80002f6:	0018      	movs	r0, r3
 80002f8:	f000 fc9a 	bl	8000c30 <HAL_RCC_OscConfig>
 80002fc:	1e03      	subs	r3, r0, #0
 80002fe:	d001      	beq.n	8000304 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000300:	f000 f8e0 	bl	80004c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000304:	2310      	movs	r3, #16
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	2207      	movs	r2, #7
 800030a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800030c:	2310      	movs	r3, #16
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	2202      	movs	r2, #2
 8000312:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000314:	2310      	movs	r3, #16
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	2200      	movs	r2, #0
 800031a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800031c:	2310      	movs	r3, #16
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	2200      	movs	r2, #0
 8000322:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000324:	2310      	movs	r3, #16
 8000326:	18fb      	adds	r3, r7, r3
 8000328:	2101      	movs	r1, #1
 800032a:	0018      	movs	r0, r3
 800032c:	f000 ff9a 	bl	8001264 <HAL_RCC_ClockConfig>
 8000330:	1e03      	subs	r3, r0, #0
 8000332:	d001      	beq.n	8000338 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000334:	f000 f8c6 	bl	80004c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000338:	003b      	movs	r3, r7
 800033a:	2201      	movs	r2, #1
 800033c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800033e:	003b      	movs	r3, r7
 8000340:	2200      	movs	r2, #0
 8000342:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000344:	003b      	movs	r3, r7
 8000346:	0018      	movs	r0, r3
 8000348:	f001 f8da 	bl	8001500 <HAL_RCCEx_PeriphCLKConfig>
 800034c:	1e03      	subs	r3, r0, #0
 800034e:	d001      	beq.n	8000354 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000350:	f000 f8b8 	bl	80004c4 <Error_Handler>
  }
}
 8000354:	46c0      	nop			; (mov r8, r8)
 8000356:	46bd      	mov	sp, r7
 8000358:	b014      	add	sp, #80	; 0x50
 800035a:	bd80      	pop	{r7, pc}

0800035c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000360:	4b0f      	ldr	r3, [pc, #60]	; (80003a0 <MX_TIM16_Init+0x44>)
 8000362:	4a10      	ldr	r2, [pc, #64]	; (80003a4 <MX_TIM16_Init+0x48>)
 8000364:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 10000;
 8000366:	4b0e      	ldr	r3, [pc, #56]	; (80003a0 <MX_TIM16_Init+0x44>)
 8000368:	4a0f      	ldr	r2, [pc, #60]	; (80003a8 <MX_TIM16_Init+0x4c>)
 800036a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800036c:	4b0c      	ldr	r3, [pc, #48]	; (80003a0 <MX_TIM16_Init+0x44>)
 800036e:	2200      	movs	r2, #0
 8000370:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 2399;
 8000372:	4b0b      	ldr	r3, [pc, #44]	; (80003a0 <MX_TIM16_Init+0x44>)
 8000374:	4a0d      	ldr	r2, [pc, #52]	; (80003ac <MX_TIM16_Init+0x50>)
 8000376:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000378:	4b09      	ldr	r3, [pc, #36]	; (80003a0 <MX_TIM16_Init+0x44>)
 800037a:	2200      	movs	r2, #0
 800037c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800037e:	4b08      	ldr	r3, [pc, #32]	; (80003a0 <MX_TIM16_Init+0x44>)
 8000380:	2200      	movs	r2, #0
 8000382:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000384:	4b06      	ldr	r3, [pc, #24]	; (80003a0 <MX_TIM16_Init+0x44>)
 8000386:	2280      	movs	r2, #128	; 0x80
 8000388:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800038a:	4b05      	ldr	r3, [pc, #20]	; (80003a0 <MX_TIM16_Init+0x44>)
 800038c:	0018      	movs	r0, r3
 800038e:	f001 f985 	bl	800169c <HAL_TIM_Base_Init>
 8000392:	1e03      	subs	r3, r0, #0
 8000394:	d001      	beq.n	800039a <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8000396:	f000 f895 	bl	80004c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800039a:	46c0      	nop			; (mov r8, r8)
 800039c:	46bd      	mov	sp, r7
 800039e:	bd80      	pop	{r7, pc}
 80003a0:	200000a8 	.word	0x200000a8
 80003a4:	40014400 	.word	0x40014400
 80003a8:	00002710 	.word	0x00002710
 80003ac:	0000095f 	.word	0x0000095f

080003b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003b4:	4b14      	ldr	r3, [pc, #80]	; (8000408 <MX_USART1_UART_Init+0x58>)
 80003b6:	4a15      	ldr	r2, [pc, #84]	; (800040c <MX_USART1_UART_Init+0x5c>)
 80003b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80003ba:	4b13      	ldr	r3, [pc, #76]	; (8000408 <MX_USART1_UART_Init+0x58>)
 80003bc:	2296      	movs	r2, #150	; 0x96
 80003be:	0212      	lsls	r2, r2, #8
 80003c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003c2:	4b11      	ldr	r3, [pc, #68]	; (8000408 <MX_USART1_UART_Init+0x58>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003c8:	4b0f      	ldr	r3, [pc, #60]	; (8000408 <MX_USART1_UART_Init+0x58>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003ce:	4b0e      	ldr	r3, [pc, #56]	; (8000408 <MX_USART1_UART_Init+0x58>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003d4:	4b0c      	ldr	r3, [pc, #48]	; (8000408 <MX_USART1_UART_Init+0x58>)
 80003d6:	220c      	movs	r2, #12
 80003d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003da:	4b0b      	ldr	r3, [pc, #44]	; (8000408 <MX_USART1_UART_Init+0x58>)
 80003dc:	2200      	movs	r2, #0
 80003de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003e0:	4b09      	ldr	r3, [pc, #36]	; (8000408 <MX_USART1_UART_Init+0x58>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003e6:	4b08      	ldr	r3, [pc, #32]	; (8000408 <MX_USART1_UART_Init+0x58>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003ec:	4b06      	ldr	r3, [pc, #24]	; (8000408 <MX_USART1_UART_Init+0x58>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003f2:	4b05      	ldr	r3, [pc, #20]	; (8000408 <MX_USART1_UART_Init+0x58>)
 80003f4:	0018      	movs	r0, r3
 80003f6:	f001 fb5b 	bl	8001ab0 <HAL_UART_Init>
 80003fa:	1e03      	subs	r3, r0, #0
 80003fc:	d001      	beq.n	8000402 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80003fe:	f000 f861 	bl	80004c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000402:	46c0      	nop			; (mov r8, r8)
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	20000028 	.word	0x20000028
 800040c:	40013800 	.word	0x40013800

08000410 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b088      	sub	sp, #32
 8000414:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000416:	230c      	movs	r3, #12
 8000418:	18fb      	adds	r3, r7, r3
 800041a:	0018      	movs	r0, r3
 800041c:	2314      	movs	r3, #20
 800041e:	001a      	movs	r2, r3
 8000420:	2100      	movs	r1, #0
 8000422:	f001 fec5 	bl	80021b0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000426:	4b25      	ldr	r3, [pc, #148]	; (80004bc <MX_GPIO_Init+0xac>)
 8000428:	4a24      	ldr	r2, [pc, #144]	; (80004bc <MX_GPIO_Init+0xac>)
 800042a:	6952      	ldr	r2, [r2, #20]
 800042c:	2180      	movs	r1, #128	; 0x80
 800042e:	03c9      	lsls	r1, r1, #15
 8000430:	430a      	orrs	r2, r1
 8000432:	615a      	str	r2, [r3, #20]
 8000434:	4b21      	ldr	r3, [pc, #132]	; (80004bc <MX_GPIO_Init+0xac>)
 8000436:	695a      	ldr	r2, [r3, #20]
 8000438:	2380      	movs	r3, #128	; 0x80
 800043a:	03db      	lsls	r3, r3, #15
 800043c:	4013      	ands	r3, r2
 800043e:	60bb      	str	r3, [r7, #8]
 8000440:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000442:	4b1e      	ldr	r3, [pc, #120]	; (80004bc <MX_GPIO_Init+0xac>)
 8000444:	4a1d      	ldr	r2, [pc, #116]	; (80004bc <MX_GPIO_Init+0xac>)
 8000446:	6952      	ldr	r2, [r2, #20]
 8000448:	2180      	movs	r1, #128	; 0x80
 800044a:	0289      	lsls	r1, r1, #10
 800044c:	430a      	orrs	r2, r1
 800044e:	615a      	str	r2, [r3, #20]
 8000450:	4b1a      	ldr	r3, [pc, #104]	; (80004bc <MX_GPIO_Init+0xac>)
 8000452:	695a      	ldr	r2, [r3, #20]
 8000454:	2380      	movs	r3, #128	; 0x80
 8000456:	029b      	lsls	r3, r3, #10
 8000458:	4013      	ands	r3, r2
 800045a:	607b      	str	r3, [r7, #4]
 800045c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800045e:	4b17      	ldr	r3, [pc, #92]	; (80004bc <MX_GPIO_Init+0xac>)
 8000460:	4a16      	ldr	r2, [pc, #88]	; (80004bc <MX_GPIO_Init+0xac>)
 8000462:	6952      	ldr	r2, [r2, #20]
 8000464:	2180      	movs	r1, #128	; 0x80
 8000466:	02c9      	lsls	r1, r1, #11
 8000468:	430a      	orrs	r2, r1
 800046a:	615a      	str	r2, [r3, #20]
 800046c:	4b13      	ldr	r3, [pc, #76]	; (80004bc <MX_GPIO_Init+0xac>)
 800046e:	695a      	ldr	r2, [r3, #20]
 8000470:	2380      	movs	r3, #128	; 0x80
 8000472:	02db      	lsls	r3, r3, #11
 8000474:	4013      	ands	r3, r2
 8000476:	603b      	str	r3, [r7, #0]
 8000478:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800047a:	4b11      	ldr	r3, [pc, #68]	; (80004c0 <MX_GPIO_Init+0xb0>)
 800047c:	2200      	movs	r2, #0
 800047e:	2108      	movs	r1, #8
 8000480:	0018      	movs	r0, r3
 8000482:	f000 fb9d 	bl	8000bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000486:	230c      	movs	r3, #12
 8000488:	18fb      	adds	r3, r7, r3
 800048a:	2208      	movs	r2, #8
 800048c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800048e:	230c      	movs	r3, #12
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	2201      	movs	r2, #1
 8000494:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000496:	230c      	movs	r3, #12
 8000498:	18fb      	adds	r3, r7, r3
 800049a:	2200      	movs	r2, #0
 800049c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800049e:	230c      	movs	r3, #12
 80004a0:	18fb      	adds	r3, r7, r3
 80004a2:	2200      	movs	r2, #0
 80004a4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80004a6:	230c      	movs	r3, #12
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	4a05      	ldr	r2, [pc, #20]	; (80004c0 <MX_GPIO_Init+0xb0>)
 80004ac:	0019      	movs	r1, r3
 80004ae:	0010      	movs	r0, r2
 80004b0:	f000 fa1e 	bl	80008f0 <HAL_GPIO_Init>

}
 80004b4:	46c0      	nop			; (mov r8, r8)
 80004b6:	46bd      	mov	sp, r7
 80004b8:	b008      	add	sp, #32
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	40021000 	.word	0x40021000
 80004c0:	48000400 	.word	0x48000400

080004c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80004c8:	46c0      	nop			; (mov r8, r8)
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
	...

080004d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004d6:	4b0f      	ldr	r3, [pc, #60]	; (8000514 <HAL_MspInit+0x44>)
 80004d8:	4a0e      	ldr	r2, [pc, #56]	; (8000514 <HAL_MspInit+0x44>)
 80004da:	6992      	ldr	r2, [r2, #24]
 80004dc:	2101      	movs	r1, #1
 80004de:	430a      	orrs	r2, r1
 80004e0:	619a      	str	r2, [r3, #24]
 80004e2:	4b0c      	ldr	r3, [pc, #48]	; (8000514 <HAL_MspInit+0x44>)
 80004e4:	699b      	ldr	r3, [r3, #24]
 80004e6:	2201      	movs	r2, #1
 80004e8:	4013      	ands	r3, r2
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ee:	4b09      	ldr	r3, [pc, #36]	; (8000514 <HAL_MspInit+0x44>)
 80004f0:	4a08      	ldr	r2, [pc, #32]	; (8000514 <HAL_MspInit+0x44>)
 80004f2:	69d2      	ldr	r2, [r2, #28]
 80004f4:	2180      	movs	r1, #128	; 0x80
 80004f6:	0549      	lsls	r1, r1, #21
 80004f8:	430a      	orrs	r2, r1
 80004fa:	61da      	str	r2, [r3, #28]
 80004fc:	4b05      	ldr	r3, [pc, #20]	; (8000514 <HAL_MspInit+0x44>)
 80004fe:	69da      	ldr	r2, [r3, #28]
 8000500:	2380      	movs	r3, #128	; 0x80
 8000502:	055b      	lsls	r3, r3, #21
 8000504:	4013      	ands	r3, r2
 8000506:	603b      	str	r3, [r7, #0]
 8000508:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800050a:	46c0      	nop			; (mov r8, r8)
 800050c:	46bd      	mov	sp, r7
 800050e:	b002      	add	sp, #8
 8000510:	bd80      	pop	{r7, pc}
 8000512:	46c0      	nop			; (mov r8, r8)
 8000514:	40021000 	.word	0x40021000

08000518 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a0e      	ldr	r2, [pc, #56]	; (8000560 <HAL_TIM_Base_MspInit+0x48>)
 8000526:	4293      	cmp	r3, r2
 8000528:	d115      	bne.n	8000556 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 800052a:	4b0e      	ldr	r3, [pc, #56]	; (8000564 <HAL_TIM_Base_MspInit+0x4c>)
 800052c:	4a0d      	ldr	r2, [pc, #52]	; (8000564 <HAL_TIM_Base_MspInit+0x4c>)
 800052e:	6992      	ldr	r2, [r2, #24]
 8000530:	2180      	movs	r1, #128	; 0x80
 8000532:	0289      	lsls	r1, r1, #10
 8000534:	430a      	orrs	r2, r1
 8000536:	619a      	str	r2, [r3, #24]
 8000538:	4b0a      	ldr	r3, [pc, #40]	; (8000564 <HAL_TIM_Base_MspInit+0x4c>)
 800053a:	699a      	ldr	r2, [r3, #24]
 800053c:	2380      	movs	r3, #128	; 0x80
 800053e:	029b      	lsls	r3, r3, #10
 8000540:	4013      	ands	r3, r2
 8000542:	60fb      	str	r3, [r7, #12]
 8000544:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000546:	2200      	movs	r2, #0
 8000548:	2100      	movs	r1, #0
 800054a:	2015      	movs	r0, #21
 800054c:	f000 f99c 	bl	8000888 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8000550:	2015      	movs	r0, #21
 8000552:	f000 f9af 	bl	80008b4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000556:	46c0      	nop			; (mov r8, r8)
 8000558:	46bd      	mov	sp, r7
 800055a:	b004      	add	sp, #16
 800055c:	bd80      	pop	{r7, pc}
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	40014400 	.word	0x40014400
 8000564:	40021000 	.word	0x40021000

08000568 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08a      	sub	sp, #40	; 0x28
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000570:	2314      	movs	r3, #20
 8000572:	18fb      	adds	r3, r7, r3
 8000574:	0018      	movs	r0, r3
 8000576:	2314      	movs	r3, #20
 8000578:	001a      	movs	r2, r3
 800057a:	2100      	movs	r1, #0
 800057c:	f001 fe18 	bl	80021b0 <memset>
  if(huart->Instance==USART1)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a1f      	ldr	r2, [pc, #124]	; (8000604 <HAL_UART_MspInit+0x9c>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d137      	bne.n	80005fa <HAL_UART_MspInit+0x92>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800058a:	4b1f      	ldr	r3, [pc, #124]	; (8000608 <HAL_UART_MspInit+0xa0>)
 800058c:	4a1e      	ldr	r2, [pc, #120]	; (8000608 <HAL_UART_MspInit+0xa0>)
 800058e:	6992      	ldr	r2, [r2, #24]
 8000590:	2180      	movs	r1, #128	; 0x80
 8000592:	01c9      	lsls	r1, r1, #7
 8000594:	430a      	orrs	r2, r1
 8000596:	619a      	str	r2, [r3, #24]
 8000598:	4b1b      	ldr	r3, [pc, #108]	; (8000608 <HAL_UART_MspInit+0xa0>)
 800059a:	699a      	ldr	r2, [r3, #24]
 800059c:	2380      	movs	r3, #128	; 0x80
 800059e:	01db      	lsls	r3, r3, #7
 80005a0:	4013      	ands	r3, r2
 80005a2:	613b      	str	r3, [r7, #16]
 80005a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a6:	4b18      	ldr	r3, [pc, #96]	; (8000608 <HAL_UART_MspInit+0xa0>)
 80005a8:	4a17      	ldr	r2, [pc, #92]	; (8000608 <HAL_UART_MspInit+0xa0>)
 80005aa:	6952      	ldr	r2, [r2, #20]
 80005ac:	2180      	movs	r1, #128	; 0x80
 80005ae:	0289      	lsls	r1, r1, #10
 80005b0:	430a      	orrs	r2, r1
 80005b2:	615a      	str	r2, [r3, #20]
 80005b4:	4b14      	ldr	r3, [pc, #80]	; (8000608 <HAL_UART_MspInit+0xa0>)
 80005b6:	695a      	ldr	r2, [r3, #20]
 80005b8:	2380      	movs	r3, #128	; 0x80
 80005ba:	029b      	lsls	r3, r3, #10
 80005bc:	4013      	ands	r3, r2
 80005be:	60fb      	str	r3, [r7, #12]
 80005c0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA2     ------> USART1_TX
    PA15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80005c2:	2314      	movs	r3, #20
 80005c4:	18fb      	adds	r3, r7, r3
 80005c6:	4a11      	ldr	r2, [pc, #68]	; (800060c <HAL_UART_MspInit+0xa4>)
 80005c8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ca:	2314      	movs	r3, #20
 80005cc:	18fb      	adds	r3, r7, r3
 80005ce:	2202      	movs	r2, #2
 80005d0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d2:	2314      	movs	r3, #20
 80005d4:	18fb      	adds	r3, r7, r3
 80005d6:	2200      	movs	r2, #0
 80005d8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005da:	2314      	movs	r3, #20
 80005dc:	18fb      	adds	r3, r7, r3
 80005de:	2203      	movs	r2, #3
 80005e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80005e2:	2314      	movs	r3, #20
 80005e4:	18fb      	adds	r3, r7, r3
 80005e6:	2201      	movs	r2, #1
 80005e8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ea:	2314      	movs	r3, #20
 80005ec:	18fa      	adds	r2, r7, r3
 80005ee:	2390      	movs	r3, #144	; 0x90
 80005f0:	05db      	lsls	r3, r3, #23
 80005f2:	0011      	movs	r1, r2
 80005f4:	0018      	movs	r0, r3
 80005f6:	f000 f97b 	bl	80008f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80005fa:	46c0      	nop			; (mov r8, r8)
 80005fc:	46bd      	mov	sp, r7
 80005fe:	b00a      	add	sp, #40	; 0x28
 8000600:	bd80      	pop	{r7, pc}
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	40013800 	.word	0x40013800
 8000608:	40021000 	.word	0x40021000
 800060c:	00008004 	.word	0x00008004

08000610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000614:	46c0      	nop			; (mov r8, r8)
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}

0800061a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800061a:	b580      	push	{r7, lr}
 800061c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800061e:	e7fe      	b.n	800061e <HardFault_Handler+0x4>

08000620 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000624:	46c0      	nop			; (mov r8, r8)
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}

0800062a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800062a:	b580      	push	{r7, lr}
 800062c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000638:	f000 f85e 	bl	80006f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800063c:	46c0      	nop			; (mov r8, r8)
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
	...

08000644 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000648:	4b03      	ldr	r3, [pc, #12]	; (8000658 <TIM16_IRQHandler+0x14>)
 800064a:	0018      	movs	r0, r3
 800064c:	f001 f874 	bl	8001738 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8000650:	46c0      	nop			; (mov r8, r8)
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	200000a8 	.word	0x200000a8

0800065c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000660:	46c0      	nop			; (mov r8, r8)
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800066c:	4b07      	ldr	r3, [pc, #28]	; (800068c <HAL_Init+0x24>)
 800066e:	4a07      	ldr	r2, [pc, #28]	; (800068c <HAL_Init+0x24>)
 8000670:	6812      	ldr	r2, [r2, #0]
 8000672:	2110      	movs	r1, #16
 8000674:	430a      	orrs	r2, r1
 8000676:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000678:	2000      	movs	r0, #0
 800067a:	f000 f809 	bl	8000690 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800067e:	f7ff ff27 	bl	80004d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000682:	2300      	movs	r3, #0
}
 8000684:	0018      	movs	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	46c0      	nop			; (mov r8, r8)
 800068c:	40022000 	.word	0x40022000

08000690 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000690:	b590      	push	{r4, r7, lr}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000698:	4b14      	ldr	r3, [pc, #80]	; (80006ec <HAL_InitTick+0x5c>)
 800069a:	681c      	ldr	r4, [r3, #0]
 800069c:	4b14      	ldr	r3, [pc, #80]	; (80006f0 <HAL_InitTick+0x60>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	0019      	movs	r1, r3
 80006a2:	23fa      	movs	r3, #250	; 0xfa
 80006a4:	0098      	lsls	r0, r3, #2
 80006a6:	f7ff fd2f 	bl	8000108 <__udivsi3>
 80006aa:	0003      	movs	r3, r0
 80006ac:	0019      	movs	r1, r3
 80006ae:	0020      	movs	r0, r4
 80006b0:	f7ff fd2a 	bl	8000108 <__udivsi3>
 80006b4:	0003      	movs	r3, r0
 80006b6:	0018      	movs	r0, r3
 80006b8:	f000 f90c 	bl	80008d4 <HAL_SYSTICK_Config>
 80006bc:	1e03      	subs	r3, r0, #0
 80006be:	d001      	beq.n	80006c4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80006c0:	2301      	movs	r3, #1
 80006c2:	e00f      	b.n	80006e4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2b03      	cmp	r3, #3
 80006c8:	d80b      	bhi.n	80006e2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006ca:	6879      	ldr	r1, [r7, #4]
 80006cc:	2301      	movs	r3, #1
 80006ce:	425b      	negs	r3, r3
 80006d0:	2200      	movs	r2, #0
 80006d2:	0018      	movs	r0, r3
 80006d4:	f000 f8d8 	bl	8000888 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006d8:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <HAL_InitTick+0x64>)
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80006de:	2300      	movs	r3, #0
 80006e0:	e000      	b.n	80006e4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80006e2:	2301      	movs	r3, #1
}
 80006e4:	0018      	movs	r0, r3
 80006e6:	46bd      	mov	sp, r7
 80006e8:	b003      	add	sp, #12
 80006ea:	bd90      	pop	{r4, r7, pc}
 80006ec:	20000000 	.word	0x20000000
 80006f0:	20000008 	.word	0x20000008
 80006f4:	20000004 	.word	0x20000004

080006f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006fc:	4b05      	ldr	r3, [pc, #20]	; (8000714 <HAL_IncTick+0x1c>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	001a      	movs	r2, r3
 8000702:	4b05      	ldr	r3, [pc, #20]	; (8000718 <HAL_IncTick+0x20>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	18d2      	adds	r2, r2, r3
 8000708:	4b03      	ldr	r3, [pc, #12]	; (8000718 <HAL_IncTick+0x20>)
 800070a:	601a      	str	r2, [r3, #0]
}
 800070c:	46c0      	nop			; (mov r8, r8)
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	20000008 	.word	0x20000008
 8000718:	200000e8 	.word	0x200000e8

0800071c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  return uwTick;
 8000720:	4b02      	ldr	r3, [pc, #8]	; (800072c <HAL_GetTick+0x10>)
 8000722:	681b      	ldr	r3, [r3, #0]
}
 8000724:	0018      	movs	r0, r3
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	200000e8 	.word	0x200000e8

08000730 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	0002      	movs	r2, r0
 8000738:	1dfb      	adds	r3, r7, #7
 800073a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800073c:	1dfb      	adds	r3, r7, #7
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b7f      	cmp	r3, #127	; 0x7f
 8000742:	d809      	bhi.n	8000758 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000744:	4b06      	ldr	r3, [pc, #24]	; (8000760 <__NVIC_EnableIRQ+0x30>)
 8000746:	1dfa      	adds	r2, r7, #7
 8000748:	7812      	ldrb	r2, [r2, #0]
 800074a:	0011      	movs	r1, r2
 800074c:	221f      	movs	r2, #31
 800074e:	400a      	ands	r2, r1
 8000750:	2101      	movs	r1, #1
 8000752:	4091      	lsls	r1, r2
 8000754:	000a      	movs	r2, r1
 8000756:	601a      	str	r2, [r3, #0]
  }
}
 8000758:	46c0      	nop			; (mov r8, r8)
 800075a:	46bd      	mov	sp, r7
 800075c:	b002      	add	sp, #8
 800075e:	bd80      	pop	{r7, pc}
 8000760:	e000e100 	.word	0xe000e100

08000764 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000764:	b5b0      	push	{r4, r5, r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	0002      	movs	r2, r0
 800076c:	6039      	str	r1, [r7, #0]
 800076e:	1dfb      	adds	r3, r7, #7
 8000770:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000772:	1dfb      	adds	r3, r7, #7
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	2b7f      	cmp	r3, #127	; 0x7f
 8000778:	d828      	bhi.n	80007cc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800077a:	4c2f      	ldr	r4, [pc, #188]	; (8000838 <__NVIC_SetPriority+0xd4>)
 800077c:	1dfb      	adds	r3, r7, #7
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b25b      	sxtb	r3, r3
 8000782:	089b      	lsrs	r3, r3, #2
 8000784:	492c      	ldr	r1, [pc, #176]	; (8000838 <__NVIC_SetPriority+0xd4>)
 8000786:	1dfa      	adds	r2, r7, #7
 8000788:	7812      	ldrb	r2, [r2, #0]
 800078a:	b252      	sxtb	r2, r2
 800078c:	0892      	lsrs	r2, r2, #2
 800078e:	32c0      	adds	r2, #192	; 0xc0
 8000790:	0092      	lsls	r2, r2, #2
 8000792:	5852      	ldr	r2, [r2, r1]
 8000794:	1df9      	adds	r1, r7, #7
 8000796:	7809      	ldrb	r1, [r1, #0]
 8000798:	0008      	movs	r0, r1
 800079a:	2103      	movs	r1, #3
 800079c:	4001      	ands	r1, r0
 800079e:	00c9      	lsls	r1, r1, #3
 80007a0:	20ff      	movs	r0, #255	; 0xff
 80007a2:	4088      	lsls	r0, r1
 80007a4:	0001      	movs	r1, r0
 80007a6:	43c9      	mvns	r1, r1
 80007a8:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007aa:	683a      	ldr	r2, [r7, #0]
 80007ac:	0192      	lsls	r2, r2, #6
 80007ae:	20ff      	movs	r0, #255	; 0xff
 80007b0:	4010      	ands	r0, r2
 80007b2:	1dfa      	adds	r2, r7, #7
 80007b4:	7812      	ldrb	r2, [r2, #0]
 80007b6:	0015      	movs	r5, r2
 80007b8:	2203      	movs	r2, #3
 80007ba:	402a      	ands	r2, r5
 80007bc:	00d2      	lsls	r2, r2, #3
 80007be:	4090      	lsls	r0, r2
 80007c0:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007c2:	430a      	orrs	r2, r1
 80007c4:	33c0      	adds	r3, #192	; 0xc0
 80007c6:	009b      	lsls	r3, r3, #2
 80007c8:	511a      	str	r2, [r3, r4]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80007ca:	e031      	b.n	8000830 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007cc:	4c1b      	ldr	r4, [pc, #108]	; (800083c <__NVIC_SetPriority+0xd8>)
 80007ce:	1dfb      	adds	r3, r7, #7
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	001a      	movs	r2, r3
 80007d4:	230f      	movs	r3, #15
 80007d6:	4013      	ands	r3, r2
 80007d8:	3b08      	subs	r3, #8
 80007da:	0899      	lsrs	r1, r3, #2
 80007dc:	4a17      	ldr	r2, [pc, #92]	; (800083c <__NVIC_SetPriority+0xd8>)
 80007de:	1dfb      	adds	r3, r7, #7
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	0018      	movs	r0, r3
 80007e4:	230f      	movs	r3, #15
 80007e6:	4003      	ands	r3, r0
 80007e8:	3b08      	subs	r3, #8
 80007ea:	089b      	lsrs	r3, r3, #2
 80007ec:	3306      	adds	r3, #6
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	18d3      	adds	r3, r2, r3
 80007f2:	3304      	adds	r3, #4
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	1dfa      	adds	r2, r7, #7
 80007f8:	7812      	ldrb	r2, [r2, #0]
 80007fa:	0010      	movs	r0, r2
 80007fc:	2203      	movs	r2, #3
 80007fe:	4002      	ands	r2, r0
 8000800:	00d2      	lsls	r2, r2, #3
 8000802:	20ff      	movs	r0, #255	; 0xff
 8000804:	4090      	lsls	r0, r2
 8000806:	0002      	movs	r2, r0
 8000808:	43d2      	mvns	r2, r2
 800080a:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	019b      	lsls	r3, r3, #6
 8000810:	20ff      	movs	r0, #255	; 0xff
 8000812:	4018      	ands	r0, r3
 8000814:	1dfb      	adds	r3, r7, #7
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	001d      	movs	r5, r3
 800081a:	2303      	movs	r3, #3
 800081c:	402b      	ands	r3, r5
 800081e:	00db      	lsls	r3, r3, #3
 8000820:	4098      	lsls	r0, r3
 8000822:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000824:	431a      	orrs	r2, r3
 8000826:	1d8b      	adds	r3, r1, #6
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	18e3      	adds	r3, r4, r3
 800082c:	3304      	adds	r3, #4
 800082e:	601a      	str	r2, [r3, #0]
}
 8000830:	46c0      	nop			; (mov r8, r8)
 8000832:	46bd      	mov	sp, r7
 8000834:	b002      	add	sp, #8
 8000836:	bdb0      	pop	{r4, r5, r7, pc}
 8000838:	e000e100 	.word	0xe000e100
 800083c:	e000ed00 	.word	0xe000ed00

08000840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	3b01      	subs	r3, #1
 800084c:	4a0c      	ldr	r2, [pc, #48]	; (8000880 <SysTick_Config+0x40>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d901      	bls.n	8000856 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000852:	2301      	movs	r3, #1
 8000854:	e010      	b.n	8000878 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000856:	4b0b      	ldr	r3, [pc, #44]	; (8000884 <SysTick_Config+0x44>)
 8000858:	687a      	ldr	r2, [r7, #4]
 800085a:	3a01      	subs	r2, #1
 800085c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800085e:	2301      	movs	r3, #1
 8000860:	425b      	negs	r3, r3
 8000862:	2103      	movs	r1, #3
 8000864:	0018      	movs	r0, r3
 8000866:	f7ff ff7d 	bl	8000764 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800086a:	4b06      	ldr	r3, [pc, #24]	; (8000884 <SysTick_Config+0x44>)
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000870:	4b04      	ldr	r3, [pc, #16]	; (8000884 <SysTick_Config+0x44>)
 8000872:	2207      	movs	r2, #7
 8000874:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000876:	2300      	movs	r3, #0
}
 8000878:	0018      	movs	r0, r3
 800087a:	46bd      	mov	sp, r7
 800087c:	b002      	add	sp, #8
 800087e:	bd80      	pop	{r7, pc}
 8000880:	00ffffff 	.word	0x00ffffff
 8000884:	e000e010 	.word	0xe000e010

08000888 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	60b9      	str	r1, [r7, #8]
 8000890:	607a      	str	r2, [r7, #4]
 8000892:	230f      	movs	r3, #15
 8000894:	18fb      	adds	r3, r7, r3
 8000896:	1c02      	adds	r2, r0, #0
 8000898:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800089a:	68ba      	ldr	r2, [r7, #8]
 800089c:	230f      	movs	r3, #15
 800089e:	18fb      	adds	r3, r7, r3
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	b25b      	sxtb	r3, r3
 80008a4:	0011      	movs	r1, r2
 80008a6:	0018      	movs	r0, r3
 80008a8:	f7ff ff5c 	bl	8000764 <__NVIC_SetPriority>
}
 80008ac:	46c0      	nop			; (mov r8, r8)
 80008ae:	46bd      	mov	sp, r7
 80008b0:	b004      	add	sp, #16
 80008b2:	bd80      	pop	{r7, pc}

080008b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	0002      	movs	r2, r0
 80008bc:	1dfb      	adds	r3, r7, #7
 80008be:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008c0:	1dfb      	adds	r3, r7, #7
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	b25b      	sxtb	r3, r3
 80008c6:	0018      	movs	r0, r3
 80008c8:	f7ff ff32 	bl	8000730 <__NVIC_EnableIRQ>
}
 80008cc:	46c0      	nop			; (mov r8, r8)
 80008ce:	46bd      	mov	sp, r7
 80008d0:	b002      	add	sp, #8
 80008d2:	bd80      	pop	{r7, pc}

080008d4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	0018      	movs	r0, r3
 80008e0:	f7ff ffae 	bl	8000840 <SysTick_Config>
 80008e4:	0003      	movs	r3, r0
}
 80008e6:	0018      	movs	r0, r3
 80008e8:	46bd      	mov	sp, r7
 80008ea:	b002      	add	sp, #8
 80008ec:	bd80      	pop	{r7, pc}
	...

080008f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b086      	sub	sp, #24
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008fa:	2300      	movs	r3, #0
 80008fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008fe:	e149      	b.n	8000b94 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2101      	movs	r1, #1
 8000906:	697a      	ldr	r2, [r7, #20]
 8000908:	4091      	lsls	r1, r2
 800090a:	000a      	movs	r2, r1
 800090c:	4013      	ands	r3, r2
 800090e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	2b00      	cmp	r3, #0
 8000914:	d100      	bne.n	8000918 <HAL_GPIO_Init+0x28>
 8000916:	e13a      	b.n	8000b8e <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	2b01      	cmp	r3, #1
 800091e:	d00b      	beq.n	8000938 <HAL_GPIO_Init+0x48>
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	2b02      	cmp	r3, #2
 8000926:	d007      	beq.n	8000938 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800092c:	2b11      	cmp	r3, #17
 800092e:	d003      	beq.n	8000938 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	2b12      	cmp	r3, #18
 8000936:	d130      	bne.n	800099a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	689b      	ldr	r3, [r3, #8]
 800093c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	2203      	movs	r2, #3
 8000944:	409a      	lsls	r2, r3
 8000946:	0013      	movs	r3, r2
 8000948:	43da      	mvns	r2, r3
 800094a:	693b      	ldr	r3, [r7, #16]
 800094c:	4013      	ands	r3, r2
 800094e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	68da      	ldr	r2, [r3, #12]
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	409a      	lsls	r2, r3
 800095a:	0013      	movs	r3, r2
 800095c:	693a      	ldr	r2, [r7, #16]
 800095e:	4313      	orrs	r3, r2
 8000960:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	693a      	ldr	r2, [r7, #16]
 8000966:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800096e:	2201      	movs	r2, #1
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	409a      	lsls	r2, r3
 8000974:	0013      	movs	r3, r2
 8000976:	43da      	mvns	r2, r3
 8000978:	693b      	ldr	r3, [r7, #16]
 800097a:	4013      	ands	r3, r2
 800097c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	091b      	lsrs	r3, r3, #4
 8000984:	2201      	movs	r2, #1
 8000986:	401a      	ands	r2, r3
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	409a      	lsls	r2, r3
 800098c:	0013      	movs	r3, r2
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	4313      	orrs	r3, r2
 8000992:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	68db      	ldr	r3, [r3, #12]
 800099e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	2203      	movs	r2, #3
 80009a6:	409a      	lsls	r2, r3
 80009a8:	0013      	movs	r3, r2
 80009aa:	43da      	mvns	r2, r3
 80009ac:	693b      	ldr	r3, [r7, #16]
 80009ae:	4013      	ands	r3, r2
 80009b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	689a      	ldr	r2, [r3, #8]
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	409a      	lsls	r2, r3
 80009bc:	0013      	movs	r3, r2
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d003      	beq.n	80009da <HAL_GPIO_Init+0xea>
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	685b      	ldr	r3, [r3, #4]
 80009d6:	2b12      	cmp	r3, #18
 80009d8:	d123      	bne.n	8000a22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	08da      	lsrs	r2, r3, #3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	3208      	adds	r2, #8
 80009e2:	0092      	lsls	r2, r2, #2
 80009e4:	58d3      	ldr	r3, [r2, r3]
 80009e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	2207      	movs	r2, #7
 80009ec:	4013      	ands	r3, r2
 80009ee:	009b      	lsls	r3, r3, #2
 80009f0:	220f      	movs	r2, #15
 80009f2:	409a      	lsls	r2, r3
 80009f4:	0013      	movs	r3, r2
 80009f6:	43da      	mvns	r2, r3
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	4013      	ands	r3, r2
 80009fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	691a      	ldr	r2, [r3, #16]
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	2107      	movs	r1, #7
 8000a06:	400b      	ands	r3, r1
 8000a08:	009b      	lsls	r3, r3, #2
 8000a0a:	409a      	lsls	r2, r3
 8000a0c:	0013      	movs	r3, r2
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	08da      	lsrs	r2, r3, #3
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3208      	adds	r2, #8
 8000a1c:	0092      	lsls	r2, r2, #2
 8000a1e:	6939      	ldr	r1, [r7, #16]
 8000a20:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	2203      	movs	r2, #3
 8000a2e:	409a      	lsls	r2, r3
 8000a30:	0013      	movs	r3, r2
 8000a32:	43da      	mvns	r2, r3
 8000a34:	693b      	ldr	r3, [r7, #16]
 8000a36:	4013      	ands	r3, r2
 8000a38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	2203      	movs	r2, #3
 8000a40:	401a      	ands	r2, r3
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	409a      	lsls	r2, r3
 8000a48:	0013      	movs	r3, r2
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	685a      	ldr	r2, [r3, #4]
 8000a5a:	2380      	movs	r3, #128	; 0x80
 8000a5c:	055b      	lsls	r3, r3, #21
 8000a5e:	4013      	ands	r3, r2
 8000a60:	d100      	bne.n	8000a64 <HAL_GPIO_Init+0x174>
 8000a62:	e094      	b.n	8000b8e <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a64:	4b51      	ldr	r3, [pc, #324]	; (8000bac <HAL_GPIO_Init+0x2bc>)
 8000a66:	4a51      	ldr	r2, [pc, #324]	; (8000bac <HAL_GPIO_Init+0x2bc>)
 8000a68:	6992      	ldr	r2, [r2, #24]
 8000a6a:	2101      	movs	r1, #1
 8000a6c:	430a      	orrs	r2, r1
 8000a6e:	619a      	str	r2, [r3, #24]
 8000a70:	4b4e      	ldr	r3, [pc, #312]	; (8000bac <HAL_GPIO_Init+0x2bc>)
 8000a72:	699b      	ldr	r3, [r3, #24]
 8000a74:	2201      	movs	r2, #1
 8000a76:	4013      	ands	r3, r2
 8000a78:	60bb      	str	r3, [r7, #8]
 8000a7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a7c:	4a4c      	ldr	r2, [pc, #304]	; (8000bb0 <HAL_GPIO_Init+0x2c0>)
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	089b      	lsrs	r3, r3, #2
 8000a82:	3302      	adds	r3, #2
 8000a84:	009b      	lsls	r3, r3, #2
 8000a86:	589b      	ldr	r3, [r3, r2]
 8000a88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	2203      	movs	r2, #3
 8000a8e:	4013      	ands	r3, r2
 8000a90:	009b      	lsls	r3, r3, #2
 8000a92:	220f      	movs	r2, #15
 8000a94:	409a      	lsls	r2, r3
 8000a96:	0013      	movs	r3, r2
 8000a98:	43da      	mvns	r2, r3
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000aa0:	687a      	ldr	r2, [r7, #4]
 8000aa2:	2390      	movs	r3, #144	; 0x90
 8000aa4:	05db      	lsls	r3, r3, #23
 8000aa6:	429a      	cmp	r2, r3
 8000aa8:	d00d      	beq.n	8000ac6 <HAL_GPIO_Init+0x1d6>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4a41      	ldr	r2, [pc, #260]	; (8000bb4 <HAL_GPIO_Init+0x2c4>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d007      	beq.n	8000ac2 <HAL_GPIO_Init+0x1d2>
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4a40      	ldr	r2, [pc, #256]	; (8000bb8 <HAL_GPIO_Init+0x2c8>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d101      	bne.n	8000abe <HAL_GPIO_Init+0x1ce>
 8000aba:	2302      	movs	r3, #2
 8000abc:	e004      	b.n	8000ac8 <HAL_GPIO_Init+0x1d8>
 8000abe:	2305      	movs	r3, #5
 8000ac0:	e002      	b.n	8000ac8 <HAL_GPIO_Init+0x1d8>
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	e000      	b.n	8000ac8 <HAL_GPIO_Init+0x1d8>
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	697a      	ldr	r2, [r7, #20]
 8000aca:	2103      	movs	r1, #3
 8000acc:	400a      	ands	r2, r1
 8000ace:	0092      	lsls	r2, r2, #2
 8000ad0:	4093      	lsls	r3, r2
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ad8:	4935      	ldr	r1, [pc, #212]	; (8000bb0 <HAL_GPIO_Init+0x2c0>)
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	089b      	lsrs	r3, r3, #2
 8000ade:	3302      	adds	r3, #2
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ae6:	4b35      	ldr	r3, [pc, #212]	; (8000bbc <HAL_GPIO_Init+0x2cc>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	43da      	mvns	r2, r3
 8000af0:	693b      	ldr	r3, [r7, #16]
 8000af2:	4013      	ands	r3, r2
 8000af4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	685a      	ldr	r2, [r3, #4]
 8000afa:	2380      	movs	r3, #128	; 0x80
 8000afc:	025b      	lsls	r3, r3, #9
 8000afe:	4013      	ands	r3, r2
 8000b00:	d003      	beq.n	8000b0a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000b02:	693a      	ldr	r2, [r7, #16]
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	4313      	orrs	r3, r2
 8000b08:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b0a:	4b2c      	ldr	r3, [pc, #176]	; (8000bbc <HAL_GPIO_Init+0x2cc>)
 8000b0c:	693a      	ldr	r2, [r7, #16]
 8000b0e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000b10:	4b2a      	ldr	r3, [pc, #168]	; (8000bbc <HAL_GPIO_Init+0x2cc>)
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	43da      	mvns	r2, r3
 8000b1a:	693b      	ldr	r3, [r7, #16]
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	685a      	ldr	r2, [r3, #4]
 8000b24:	2380      	movs	r3, #128	; 0x80
 8000b26:	029b      	lsls	r3, r3, #10
 8000b28:	4013      	ands	r3, r2
 8000b2a:	d003      	beq.n	8000b34 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000b2c:	693a      	ldr	r2, [r7, #16]
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	4313      	orrs	r3, r2
 8000b32:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b34:	4b21      	ldr	r3, [pc, #132]	; (8000bbc <HAL_GPIO_Init+0x2cc>)
 8000b36:	693a      	ldr	r2, [r7, #16]
 8000b38:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b3a:	4b20      	ldr	r3, [pc, #128]	; (8000bbc <HAL_GPIO_Init+0x2cc>)
 8000b3c:	689b      	ldr	r3, [r3, #8]
 8000b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	43da      	mvns	r2, r3
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	4013      	ands	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685a      	ldr	r2, [r3, #4]
 8000b4e:	2380      	movs	r3, #128	; 0x80
 8000b50:	035b      	lsls	r3, r3, #13
 8000b52:	4013      	ands	r3, r2
 8000b54:	d003      	beq.n	8000b5e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b5e:	4b17      	ldr	r3, [pc, #92]	; (8000bbc <HAL_GPIO_Init+0x2cc>)
 8000b60:	693a      	ldr	r2, [r7, #16]
 8000b62:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000b64:	4b15      	ldr	r3, [pc, #84]	; (8000bbc <HAL_GPIO_Init+0x2cc>)
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	43da      	mvns	r2, r3
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	4013      	ands	r3, r2
 8000b72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	685a      	ldr	r2, [r3, #4]
 8000b78:	2380      	movs	r3, #128	; 0x80
 8000b7a:	039b      	lsls	r3, r3, #14
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	d003      	beq.n	8000b88 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8000b80:	693a      	ldr	r2, [r7, #16]
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b88:	4b0c      	ldr	r3, [pc, #48]	; (8000bbc <HAL_GPIO_Init+0x2cc>)
 8000b8a:	693a      	ldr	r2, [r7, #16]
 8000b8c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	3301      	adds	r3, #1
 8000b92:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	40da      	lsrs	r2, r3
 8000b9c:	1e13      	subs	r3, r2, #0
 8000b9e:	d000      	beq.n	8000ba2 <HAL_GPIO_Init+0x2b2>
 8000ba0:	e6ae      	b.n	8000900 <HAL_GPIO_Init+0x10>
  } 
}
 8000ba2:	46c0      	nop			; (mov r8, r8)
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	b006      	add	sp, #24
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	46c0      	nop			; (mov r8, r8)
 8000bac:	40021000 	.word	0x40021000
 8000bb0:	40010000 	.word	0x40010000
 8000bb4:	48000400 	.word	0x48000400
 8000bb8:	48000800 	.word	0x48000800
 8000bbc:	40010400 	.word	0x40010400

08000bc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	0008      	movs	r0, r1
 8000bca:	0011      	movs	r1, r2
 8000bcc:	1cbb      	adds	r3, r7, #2
 8000bce:	1c02      	adds	r2, r0, #0
 8000bd0:	801a      	strh	r2, [r3, #0]
 8000bd2:	1c7b      	adds	r3, r7, #1
 8000bd4:	1c0a      	adds	r2, r1, #0
 8000bd6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000bd8:	1c7b      	adds	r3, r7, #1
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d004      	beq.n	8000bea <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000be0:	1cbb      	adds	r3, r7, #2
 8000be2:	881a      	ldrh	r2, [r3, #0]
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000be8:	e003      	b.n	8000bf2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000bea:	1cbb      	adds	r3, r7, #2
 8000bec:	881a      	ldrh	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b002      	add	sp, #8
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b084      	sub	sp, #16
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	6078      	str	r0, [r7, #4]
 8000c02:	000a      	movs	r2, r1
 8000c04:	1cbb      	adds	r3, r7, #2
 8000c06:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	695b      	ldr	r3, [r3, #20]
 8000c0c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000c0e:	1cbb      	adds	r3, r7, #2
 8000c10:	881b      	ldrh	r3, [r3, #0]
 8000c12:	68fa      	ldr	r2, [r7, #12]
 8000c14:	4013      	ands	r3, r2
 8000c16:	041a      	lsls	r2, r3, #16
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	43db      	mvns	r3, r3
 8000c1c:	1cb9      	adds	r1, r7, #2
 8000c1e:	8809      	ldrh	r1, [r1, #0]
 8000c20:	400b      	ands	r3, r1
 8000c22:	431a      	orrs	r2, r3
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	619a      	str	r2, [r3, #24]
}
 8000c28:	46c0      	nop			; (mov r8, r8)
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	b004      	add	sp, #16
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b088      	sub	sp, #32
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d101      	bne.n	8000c42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e302      	b.n	8001248 <HAL_RCC_OscConfig+0x618>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	2201      	movs	r2, #1
 8000c48:	4013      	ands	r3, r2
 8000c4a:	d100      	bne.n	8000c4e <HAL_RCC_OscConfig+0x1e>
 8000c4c:	e08d      	b.n	8000d6a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c4e:	4bc4      	ldr	r3, [pc, #784]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	220c      	movs	r2, #12
 8000c54:	4013      	ands	r3, r2
 8000c56:	2b04      	cmp	r3, #4
 8000c58:	d00e      	beq.n	8000c78 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c5a:	4bc1      	ldr	r3, [pc, #772]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	220c      	movs	r2, #12
 8000c60:	4013      	ands	r3, r2
 8000c62:	2b08      	cmp	r3, #8
 8000c64:	d116      	bne.n	8000c94 <HAL_RCC_OscConfig+0x64>
 8000c66:	4bbe      	ldr	r3, [pc, #760]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000c68:	685a      	ldr	r2, [r3, #4]
 8000c6a:	2380      	movs	r3, #128	; 0x80
 8000c6c:	025b      	lsls	r3, r3, #9
 8000c6e:	401a      	ands	r2, r3
 8000c70:	2380      	movs	r3, #128	; 0x80
 8000c72:	025b      	lsls	r3, r3, #9
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d10d      	bne.n	8000c94 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c78:	4bb9      	ldr	r3, [pc, #740]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	2380      	movs	r3, #128	; 0x80
 8000c7e:	029b      	lsls	r3, r3, #10
 8000c80:	4013      	ands	r3, r2
 8000c82:	d100      	bne.n	8000c86 <HAL_RCC_OscConfig+0x56>
 8000c84:	e070      	b.n	8000d68 <HAL_RCC_OscConfig+0x138>
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d000      	beq.n	8000c90 <HAL_RCC_OscConfig+0x60>
 8000c8e:	e06b      	b.n	8000d68 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000c90:	2301      	movs	r3, #1
 8000c92:	e2d9      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d107      	bne.n	8000cac <HAL_RCC_OscConfig+0x7c>
 8000c9c:	4bb0      	ldr	r3, [pc, #704]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000c9e:	4ab0      	ldr	r2, [pc, #704]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000ca0:	6812      	ldr	r2, [r2, #0]
 8000ca2:	2180      	movs	r1, #128	; 0x80
 8000ca4:	0249      	lsls	r1, r1, #9
 8000ca6:	430a      	orrs	r2, r1
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	e02f      	b.n	8000d0c <HAL_RCC_OscConfig+0xdc>
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d10c      	bne.n	8000cce <HAL_RCC_OscConfig+0x9e>
 8000cb4:	4baa      	ldr	r3, [pc, #680]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000cb6:	4aaa      	ldr	r2, [pc, #680]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000cb8:	6812      	ldr	r2, [r2, #0]
 8000cba:	49aa      	ldr	r1, [pc, #680]	; (8000f64 <HAL_RCC_OscConfig+0x334>)
 8000cbc:	400a      	ands	r2, r1
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	4ba7      	ldr	r3, [pc, #668]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000cc2:	4aa7      	ldr	r2, [pc, #668]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000cc4:	6812      	ldr	r2, [r2, #0]
 8000cc6:	49a8      	ldr	r1, [pc, #672]	; (8000f68 <HAL_RCC_OscConfig+0x338>)
 8000cc8:	400a      	ands	r2, r1
 8000cca:	601a      	str	r2, [r3, #0]
 8000ccc:	e01e      	b.n	8000d0c <HAL_RCC_OscConfig+0xdc>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	2b05      	cmp	r3, #5
 8000cd4:	d10e      	bne.n	8000cf4 <HAL_RCC_OscConfig+0xc4>
 8000cd6:	4ba2      	ldr	r3, [pc, #648]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000cd8:	4aa1      	ldr	r2, [pc, #644]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000cda:	6812      	ldr	r2, [r2, #0]
 8000cdc:	2180      	movs	r1, #128	; 0x80
 8000cde:	02c9      	lsls	r1, r1, #11
 8000ce0:	430a      	orrs	r2, r1
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	4b9e      	ldr	r3, [pc, #632]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000ce6:	4a9e      	ldr	r2, [pc, #632]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000ce8:	6812      	ldr	r2, [r2, #0]
 8000cea:	2180      	movs	r1, #128	; 0x80
 8000cec:	0249      	lsls	r1, r1, #9
 8000cee:	430a      	orrs	r2, r1
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	e00b      	b.n	8000d0c <HAL_RCC_OscConfig+0xdc>
 8000cf4:	4b9a      	ldr	r3, [pc, #616]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000cf6:	4a9a      	ldr	r2, [pc, #616]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000cf8:	6812      	ldr	r2, [r2, #0]
 8000cfa:	499a      	ldr	r1, [pc, #616]	; (8000f64 <HAL_RCC_OscConfig+0x334>)
 8000cfc:	400a      	ands	r2, r1
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	4b97      	ldr	r3, [pc, #604]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000d02:	4a97      	ldr	r2, [pc, #604]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000d04:	6812      	ldr	r2, [r2, #0]
 8000d06:	4998      	ldr	r1, [pc, #608]	; (8000f68 <HAL_RCC_OscConfig+0x338>)
 8000d08:	400a      	ands	r2, r1
 8000d0a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d014      	beq.n	8000d3e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d14:	f7ff fd02 	bl	800071c <HAL_GetTick>
 8000d18:	0003      	movs	r3, r0
 8000d1a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d1c:	e008      	b.n	8000d30 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d1e:	f7ff fcfd 	bl	800071c <HAL_GetTick>
 8000d22:	0002      	movs	r2, r0
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	1ad3      	subs	r3, r2, r3
 8000d28:	2b64      	cmp	r3, #100	; 0x64
 8000d2a:	d901      	bls.n	8000d30 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	e28b      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d30:	4b8b      	ldr	r3, [pc, #556]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000d32:	681a      	ldr	r2, [r3, #0]
 8000d34:	2380      	movs	r3, #128	; 0x80
 8000d36:	029b      	lsls	r3, r3, #10
 8000d38:	4013      	ands	r3, r2
 8000d3a:	d0f0      	beq.n	8000d1e <HAL_RCC_OscConfig+0xee>
 8000d3c:	e015      	b.n	8000d6a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d3e:	f7ff fced 	bl	800071c <HAL_GetTick>
 8000d42:	0003      	movs	r3, r0
 8000d44:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d46:	e008      	b.n	8000d5a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d48:	f7ff fce8 	bl	800071c <HAL_GetTick>
 8000d4c:	0002      	movs	r2, r0
 8000d4e:	69bb      	ldr	r3, [r7, #24]
 8000d50:	1ad3      	subs	r3, r2, r3
 8000d52:	2b64      	cmp	r3, #100	; 0x64
 8000d54:	d901      	bls.n	8000d5a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000d56:	2303      	movs	r3, #3
 8000d58:	e276      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d5a:	4b81      	ldr	r3, [pc, #516]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	2380      	movs	r3, #128	; 0x80
 8000d60:	029b      	lsls	r3, r3, #10
 8000d62:	4013      	ands	r3, r2
 8000d64:	d1f0      	bne.n	8000d48 <HAL_RCC_OscConfig+0x118>
 8000d66:	e000      	b.n	8000d6a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d68:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2202      	movs	r2, #2
 8000d70:	4013      	ands	r3, r2
 8000d72:	d100      	bne.n	8000d76 <HAL_RCC_OscConfig+0x146>
 8000d74:	e069      	b.n	8000e4a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d76:	4b7a      	ldr	r3, [pc, #488]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	220c      	movs	r2, #12
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	d00b      	beq.n	8000d98 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000d80:	4b77      	ldr	r3, [pc, #476]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	220c      	movs	r2, #12
 8000d86:	4013      	ands	r3, r2
 8000d88:	2b08      	cmp	r3, #8
 8000d8a:	d11c      	bne.n	8000dc6 <HAL_RCC_OscConfig+0x196>
 8000d8c:	4b74      	ldr	r3, [pc, #464]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000d8e:	685a      	ldr	r2, [r3, #4]
 8000d90:	2380      	movs	r3, #128	; 0x80
 8000d92:	025b      	lsls	r3, r3, #9
 8000d94:	4013      	ands	r3, r2
 8000d96:	d116      	bne.n	8000dc6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d98:	4b71      	ldr	r3, [pc, #452]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2202      	movs	r2, #2
 8000d9e:	4013      	ands	r3, r2
 8000da0:	d005      	beq.n	8000dae <HAL_RCC_OscConfig+0x17e>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	68db      	ldr	r3, [r3, #12]
 8000da6:	2b01      	cmp	r3, #1
 8000da8:	d001      	beq.n	8000dae <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
 8000dac:	e24c      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dae:	4a6c      	ldr	r2, [pc, #432]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000db0:	4b6b      	ldr	r3, [pc, #428]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	21f8      	movs	r1, #248	; 0xf8
 8000db6:	438b      	bics	r3, r1
 8000db8:	0019      	movs	r1, r3
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	691b      	ldr	r3, [r3, #16]
 8000dbe:	00db      	lsls	r3, r3, #3
 8000dc0:	430b      	orrs	r3, r1
 8000dc2:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dc4:	e041      	b.n	8000e4a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	68db      	ldr	r3, [r3, #12]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d024      	beq.n	8000e18 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dce:	4b64      	ldr	r3, [pc, #400]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000dd0:	4a63      	ldr	r2, [pc, #396]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000dd2:	6812      	ldr	r2, [r2, #0]
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	430a      	orrs	r2, r1
 8000dd8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dda:	f7ff fc9f 	bl	800071c <HAL_GetTick>
 8000dde:	0003      	movs	r3, r0
 8000de0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000de2:	e008      	b.n	8000df6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000de4:	f7ff fc9a 	bl	800071c <HAL_GetTick>
 8000de8:	0002      	movs	r2, r0
 8000dea:	69bb      	ldr	r3, [r7, #24]
 8000dec:	1ad3      	subs	r3, r2, r3
 8000dee:	2b02      	cmp	r3, #2
 8000df0:	d901      	bls.n	8000df6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000df2:	2303      	movs	r3, #3
 8000df4:	e228      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000df6:	4b5a      	ldr	r3, [pc, #360]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	2202      	movs	r2, #2
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	d0f1      	beq.n	8000de4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e00:	4a57      	ldr	r2, [pc, #348]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000e02:	4b57      	ldr	r3, [pc, #348]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	21f8      	movs	r1, #248	; 0xf8
 8000e08:	438b      	bics	r3, r1
 8000e0a:	0019      	movs	r1, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	691b      	ldr	r3, [r3, #16]
 8000e10:	00db      	lsls	r3, r3, #3
 8000e12:	430b      	orrs	r3, r1
 8000e14:	6013      	str	r3, [r2, #0]
 8000e16:	e018      	b.n	8000e4a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e18:	4b51      	ldr	r3, [pc, #324]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000e1a:	4a51      	ldr	r2, [pc, #324]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000e1c:	6812      	ldr	r2, [r2, #0]
 8000e1e:	2101      	movs	r1, #1
 8000e20:	438a      	bics	r2, r1
 8000e22:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e24:	f7ff fc7a 	bl	800071c <HAL_GetTick>
 8000e28:	0003      	movs	r3, r0
 8000e2a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e2c:	e008      	b.n	8000e40 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e2e:	f7ff fc75 	bl	800071c <HAL_GetTick>
 8000e32:	0002      	movs	r2, r0
 8000e34:	69bb      	ldr	r3, [r7, #24]
 8000e36:	1ad3      	subs	r3, r2, r3
 8000e38:	2b02      	cmp	r3, #2
 8000e3a:	d901      	bls.n	8000e40 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000e3c:	2303      	movs	r3, #3
 8000e3e:	e203      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e40:	4b47      	ldr	r3, [pc, #284]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2202      	movs	r2, #2
 8000e46:	4013      	ands	r3, r2
 8000e48:	d1f1      	bne.n	8000e2e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2208      	movs	r2, #8
 8000e50:	4013      	ands	r3, r2
 8000e52:	d036      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	69db      	ldr	r3, [r3, #28]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d019      	beq.n	8000e90 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e5c:	4b40      	ldr	r3, [pc, #256]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000e5e:	4a40      	ldr	r2, [pc, #256]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000e60:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000e62:	2101      	movs	r1, #1
 8000e64:	430a      	orrs	r2, r1
 8000e66:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e68:	f7ff fc58 	bl	800071c <HAL_GetTick>
 8000e6c:	0003      	movs	r3, r0
 8000e6e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e70:	e008      	b.n	8000e84 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e72:	f7ff fc53 	bl	800071c <HAL_GetTick>
 8000e76:	0002      	movs	r2, r0
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	d901      	bls.n	8000e84 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000e80:	2303      	movs	r3, #3
 8000e82:	e1e1      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e84:	4b36      	ldr	r3, [pc, #216]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e88:	2202      	movs	r2, #2
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	d0f1      	beq.n	8000e72 <HAL_RCC_OscConfig+0x242>
 8000e8e:	e018      	b.n	8000ec2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e90:	4b33      	ldr	r3, [pc, #204]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000e92:	4a33      	ldr	r2, [pc, #204]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000e94:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000e96:	2101      	movs	r1, #1
 8000e98:	438a      	bics	r2, r1
 8000e9a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e9c:	f7ff fc3e 	bl	800071c <HAL_GetTick>
 8000ea0:	0003      	movs	r3, r0
 8000ea2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ea4:	e008      	b.n	8000eb8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ea6:	f7ff fc39 	bl	800071c <HAL_GetTick>
 8000eaa:	0002      	movs	r2, r0
 8000eac:	69bb      	ldr	r3, [r7, #24]
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d901      	bls.n	8000eb8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	e1c7      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000eb8:	4b29      	ldr	r3, [pc, #164]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ebc:	2202      	movs	r2, #2
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	d1f1      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2204      	movs	r2, #4
 8000ec8:	4013      	ands	r3, r2
 8000eca:	d100      	bne.n	8000ece <HAL_RCC_OscConfig+0x29e>
 8000ecc:	e0b6      	b.n	800103c <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ece:	231f      	movs	r3, #31
 8000ed0:	18fb      	adds	r3, r7, r3
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ed6:	4b22      	ldr	r3, [pc, #136]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000ed8:	69da      	ldr	r2, [r3, #28]
 8000eda:	2380      	movs	r3, #128	; 0x80
 8000edc:	055b      	lsls	r3, r3, #21
 8000ede:	4013      	ands	r3, r2
 8000ee0:	d111      	bne.n	8000f06 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ee2:	4b1f      	ldr	r3, [pc, #124]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000ee4:	4a1e      	ldr	r2, [pc, #120]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000ee6:	69d2      	ldr	r2, [r2, #28]
 8000ee8:	2180      	movs	r1, #128	; 0x80
 8000eea:	0549      	lsls	r1, r1, #21
 8000eec:	430a      	orrs	r2, r1
 8000eee:	61da      	str	r2, [r3, #28]
 8000ef0:	4b1b      	ldr	r3, [pc, #108]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000ef2:	69da      	ldr	r2, [r3, #28]
 8000ef4:	2380      	movs	r3, #128	; 0x80
 8000ef6:	055b      	lsls	r3, r3, #21
 8000ef8:	4013      	ands	r3, r2
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000efe:	231f      	movs	r3, #31
 8000f00:	18fb      	adds	r3, r7, r3
 8000f02:	2201      	movs	r2, #1
 8000f04:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f06:	4b19      	ldr	r3, [pc, #100]	; (8000f6c <HAL_RCC_OscConfig+0x33c>)
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	2380      	movs	r3, #128	; 0x80
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	4013      	ands	r3, r2
 8000f10:	d11a      	bne.n	8000f48 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f12:	4b16      	ldr	r3, [pc, #88]	; (8000f6c <HAL_RCC_OscConfig+0x33c>)
 8000f14:	4a15      	ldr	r2, [pc, #84]	; (8000f6c <HAL_RCC_OscConfig+0x33c>)
 8000f16:	6812      	ldr	r2, [r2, #0]
 8000f18:	2180      	movs	r1, #128	; 0x80
 8000f1a:	0049      	lsls	r1, r1, #1
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f20:	f7ff fbfc 	bl	800071c <HAL_GetTick>
 8000f24:	0003      	movs	r3, r0
 8000f26:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f28:	e008      	b.n	8000f3c <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f2a:	f7ff fbf7 	bl	800071c <HAL_GetTick>
 8000f2e:	0002      	movs	r2, r0
 8000f30:	69bb      	ldr	r3, [r7, #24]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	2b64      	cmp	r3, #100	; 0x64
 8000f36:	d901      	bls.n	8000f3c <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	e185      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f3c:	4b0b      	ldr	r3, [pc, #44]	; (8000f6c <HAL_RCC_OscConfig+0x33c>)
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	2380      	movs	r3, #128	; 0x80
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	4013      	ands	r3, r2
 8000f46:	d0f0      	beq.n	8000f2a <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d10f      	bne.n	8000f70 <HAL_RCC_OscConfig+0x340>
 8000f50:	4b03      	ldr	r3, [pc, #12]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000f52:	4a03      	ldr	r2, [pc, #12]	; (8000f60 <HAL_RCC_OscConfig+0x330>)
 8000f54:	6a12      	ldr	r2, [r2, #32]
 8000f56:	2101      	movs	r1, #1
 8000f58:	430a      	orrs	r2, r1
 8000f5a:	621a      	str	r2, [r3, #32]
 8000f5c:	e036      	b.n	8000fcc <HAL_RCC_OscConfig+0x39c>
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	40021000 	.word	0x40021000
 8000f64:	fffeffff 	.word	0xfffeffff
 8000f68:	fffbffff 	.word	0xfffbffff
 8000f6c:	40007000 	.word	0x40007000
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d10c      	bne.n	8000f92 <HAL_RCC_OscConfig+0x362>
 8000f78:	4bb5      	ldr	r3, [pc, #724]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8000f7a:	4ab5      	ldr	r2, [pc, #724]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8000f7c:	6a12      	ldr	r2, [r2, #32]
 8000f7e:	2101      	movs	r1, #1
 8000f80:	438a      	bics	r2, r1
 8000f82:	621a      	str	r2, [r3, #32]
 8000f84:	4bb2      	ldr	r3, [pc, #712]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8000f86:	4ab2      	ldr	r2, [pc, #712]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8000f88:	6a12      	ldr	r2, [r2, #32]
 8000f8a:	2104      	movs	r1, #4
 8000f8c:	438a      	bics	r2, r1
 8000f8e:	621a      	str	r2, [r3, #32]
 8000f90:	e01c      	b.n	8000fcc <HAL_RCC_OscConfig+0x39c>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	2b05      	cmp	r3, #5
 8000f98:	d10c      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x384>
 8000f9a:	4bad      	ldr	r3, [pc, #692]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8000f9c:	4aac      	ldr	r2, [pc, #688]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8000f9e:	6a12      	ldr	r2, [r2, #32]
 8000fa0:	2104      	movs	r1, #4
 8000fa2:	430a      	orrs	r2, r1
 8000fa4:	621a      	str	r2, [r3, #32]
 8000fa6:	4baa      	ldr	r3, [pc, #680]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8000fa8:	4aa9      	ldr	r2, [pc, #676]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8000faa:	6a12      	ldr	r2, [r2, #32]
 8000fac:	2101      	movs	r1, #1
 8000fae:	430a      	orrs	r2, r1
 8000fb0:	621a      	str	r2, [r3, #32]
 8000fb2:	e00b      	b.n	8000fcc <HAL_RCC_OscConfig+0x39c>
 8000fb4:	4ba6      	ldr	r3, [pc, #664]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8000fb6:	4aa6      	ldr	r2, [pc, #664]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8000fb8:	6a12      	ldr	r2, [r2, #32]
 8000fba:	2101      	movs	r1, #1
 8000fbc:	438a      	bics	r2, r1
 8000fbe:	621a      	str	r2, [r3, #32]
 8000fc0:	4ba3      	ldr	r3, [pc, #652]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8000fc2:	4aa3      	ldr	r2, [pc, #652]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8000fc4:	6a12      	ldr	r2, [r2, #32]
 8000fc6:	2104      	movs	r1, #4
 8000fc8:	438a      	bics	r2, r1
 8000fca:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	689b      	ldr	r3, [r3, #8]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d014      	beq.n	8000ffe <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fd4:	f7ff fba2 	bl	800071c <HAL_GetTick>
 8000fd8:	0003      	movs	r3, r0
 8000fda:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fdc:	e009      	b.n	8000ff2 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fde:	f7ff fb9d 	bl	800071c <HAL_GetTick>
 8000fe2:	0002      	movs	r2, r0
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	4a9a      	ldr	r2, [pc, #616]	; (8001254 <HAL_RCC_OscConfig+0x624>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d901      	bls.n	8000ff2 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e12a      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ff2:	4b97      	ldr	r3, [pc, #604]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8000ff4:	6a1b      	ldr	r3, [r3, #32]
 8000ff6:	2202      	movs	r2, #2
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	d0f0      	beq.n	8000fde <HAL_RCC_OscConfig+0x3ae>
 8000ffc:	e013      	b.n	8001026 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ffe:	f7ff fb8d 	bl	800071c <HAL_GetTick>
 8001002:	0003      	movs	r3, r0
 8001004:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001006:	e009      	b.n	800101c <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001008:	f7ff fb88 	bl	800071c <HAL_GetTick>
 800100c:	0002      	movs	r2, r0
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	4a90      	ldr	r2, [pc, #576]	; (8001254 <HAL_RCC_OscConfig+0x624>)
 8001014:	4293      	cmp	r3, r2
 8001016:	d901      	bls.n	800101c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001018:	2303      	movs	r3, #3
 800101a:	e115      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800101c:	4b8c      	ldr	r3, [pc, #560]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 800101e:	6a1b      	ldr	r3, [r3, #32]
 8001020:	2202      	movs	r2, #2
 8001022:	4013      	ands	r3, r2
 8001024:	d1f0      	bne.n	8001008 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001026:	231f      	movs	r3, #31
 8001028:	18fb      	adds	r3, r7, r3
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	2b01      	cmp	r3, #1
 800102e:	d105      	bne.n	800103c <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001030:	4b87      	ldr	r3, [pc, #540]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001032:	4a87      	ldr	r2, [pc, #540]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001034:	69d2      	ldr	r2, [r2, #28]
 8001036:	4988      	ldr	r1, [pc, #544]	; (8001258 <HAL_RCC_OscConfig+0x628>)
 8001038:	400a      	ands	r2, r1
 800103a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2210      	movs	r2, #16
 8001042:	4013      	ands	r3, r2
 8001044:	d063      	beq.n	800110e <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d12a      	bne.n	80010a4 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800104e:	4b80      	ldr	r3, [pc, #512]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001050:	4a7f      	ldr	r2, [pc, #508]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001052:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001054:	2104      	movs	r1, #4
 8001056:	430a      	orrs	r2, r1
 8001058:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800105a:	4b7d      	ldr	r3, [pc, #500]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 800105c:	4a7c      	ldr	r2, [pc, #496]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 800105e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001060:	2101      	movs	r1, #1
 8001062:	430a      	orrs	r2, r1
 8001064:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001066:	f7ff fb59 	bl	800071c <HAL_GetTick>
 800106a:	0003      	movs	r3, r0
 800106c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800106e:	e008      	b.n	8001082 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001070:	f7ff fb54 	bl	800071c <HAL_GetTick>
 8001074:	0002      	movs	r2, r0
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	2b02      	cmp	r3, #2
 800107c:	d901      	bls.n	8001082 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 800107e:	2303      	movs	r3, #3
 8001080:	e0e2      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001082:	4b73      	ldr	r3, [pc, #460]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001086:	2202      	movs	r2, #2
 8001088:	4013      	ands	r3, r2
 800108a:	d0f1      	beq.n	8001070 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800108c:	4a70      	ldr	r2, [pc, #448]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 800108e:	4b70      	ldr	r3, [pc, #448]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001092:	21f8      	movs	r1, #248	; 0xf8
 8001094:	438b      	bics	r3, r1
 8001096:	0019      	movs	r1, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	699b      	ldr	r3, [r3, #24]
 800109c:	00db      	lsls	r3, r3, #3
 800109e:	430b      	orrs	r3, r1
 80010a0:	6353      	str	r3, [r2, #52]	; 0x34
 80010a2:	e034      	b.n	800110e <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	695b      	ldr	r3, [r3, #20]
 80010a8:	3305      	adds	r3, #5
 80010aa:	d111      	bne.n	80010d0 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80010ac:	4b68      	ldr	r3, [pc, #416]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 80010ae:	4a68      	ldr	r2, [pc, #416]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 80010b0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80010b2:	2104      	movs	r1, #4
 80010b4:	438a      	bics	r2, r1
 80010b6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80010b8:	4a65      	ldr	r2, [pc, #404]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 80010ba:	4b65      	ldr	r3, [pc, #404]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 80010bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010be:	21f8      	movs	r1, #248	; 0xf8
 80010c0:	438b      	bics	r3, r1
 80010c2:	0019      	movs	r1, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	699b      	ldr	r3, [r3, #24]
 80010c8:	00db      	lsls	r3, r3, #3
 80010ca:	430b      	orrs	r3, r1
 80010cc:	6353      	str	r3, [r2, #52]	; 0x34
 80010ce:	e01e      	b.n	800110e <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80010d0:	4b5f      	ldr	r3, [pc, #380]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 80010d2:	4a5f      	ldr	r2, [pc, #380]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 80010d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80010d6:	2104      	movs	r1, #4
 80010d8:	430a      	orrs	r2, r1
 80010da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80010dc:	4b5c      	ldr	r3, [pc, #368]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 80010de:	4a5c      	ldr	r2, [pc, #368]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 80010e0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80010e2:	2101      	movs	r1, #1
 80010e4:	438a      	bics	r2, r1
 80010e6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010e8:	f7ff fb18 	bl	800071c <HAL_GetTick>
 80010ec:	0003      	movs	r3, r0
 80010ee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80010f0:	e008      	b.n	8001104 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80010f2:	f7ff fb13 	bl	800071c <HAL_GetTick>
 80010f6:	0002      	movs	r2, r0
 80010f8:	69bb      	ldr	r3, [r7, #24]
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	d901      	bls.n	8001104 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8001100:	2303      	movs	r3, #3
 8001102:	e0a1      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001104:	4b52      	ldr	r3, [pc, #328]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001108:	2202      	movs	r2, #2
 800110a:	4013      	ands	r3, r2
 800110c:	d1f1      	bne.n	80010f2 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6a1b      	ldr	r3, [r3, #32]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d100      	bne.n	8001118 <HAL_RCC_OscConfig+0x4e8>
 8001116:	e096      	b.n	8001246 <HAL_RCC_OscConfig+0x616>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001118:	4b4d      	ldr	r3, [pc, #308]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	220c      	movs	r2, #12
 800111e:	4013      	ands	r3, r2
 8001120:	2b08      	cmp	r3, #8
 8001122:	d100      	bne.n	8001126 <HAL_RCC_OscConfig+0x4f6>
 8001124:	e06a      	b.n	80011fc <HAL_RCC_OscConfig+0x5cc>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6a1b      	ldr	r3, [r3, #32]
 800112a:	2b02      	cmp	r3, #2
 800112c:	d14b      	bne.n	80011c6 <HAL_RCC_OscConfig+0x596>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800112e:	4b48      	ldr	r3, [pc, #288]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001130:	4a47      	ldr	r2, [pc, #284]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001132:	6812      	ldr	r2, [r2, #0]
 8001134:	4949      	ldr	r1, [pc, #292]	; (800125c <HAL_RCC_OscConfig+0x62c>)
 8001136:	400a      	ands	r2, r1
 8001138:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113a:	f7ff faef 	bl	800071c <HAL_GetTick>
 800113e:	0003      	movs	r3, r0
 8001140:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001142:	e008      	b.n	8001156 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001144:	f7ff faea 	bl	800071c <HAL_GetTick>
 8001148:	0002      	movs	r2, r0
 800114a:	69bb      	ldr	r3, [r7, #24]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	2b02      	cmp	r3, #2
 8001150:	d901      	bls.n	8001156 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8001152:	2303      	movs	r3, #3
 8001154:	e078      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001156:	4b3e      	ldr	r3, [pc, #248]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	2380      	movs	r3, #128	; 0x80
 800115c:	049b      	lsls	r3, r3, #18
 800115e:	4013      	ands	r3, r2
 8001160:	d1f0      	bne.n	8001144 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001162:	4a3b      	ldr	r2, [pc, #236]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001164:	4b3a      	ldr	r3, [pc, #232]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001168:	210f      	movs	r1, #15
 800116a:	438b      	bics	r3, r1
 800116c:	0019      	movs	r1, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001172:	430b      	orrs	r3, r1
 8001174:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001176:	4a36      	ldr	r2, [pc, #216]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001178:	4b35      	ldr	r3, [pc, #212]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	4938      	ldr	r1, [pc, #224]	; (8001260 <HAL_RCC_OscConfig+0x630>)
 800117e:	4019      	ands	r1, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001188:	4303      	orrs	r3, r0
 800118a:	430b      	orrs	r3, r1
 800118c:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800118e:	4b30      	ldr	r3, [pc, #192]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001190:	4a2f      	ldr	r2, [pc, #188]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001192:	6812      	ldr	r2, [r2, #0]
 8001194:	2180      	movs	r1, #128	; 0x80
 8001196:	0449      	lsls	r1, r1, #17
 8001198:	430a      	orrs	r2, r1
 800119a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800119c:	f7ff fabe 	bl	800071c <HAL_GetTick>
 80011a0:	0003      	movs	r3, r0
 80011a2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011a4:	e008      	b.n	80011b8 <HAL_RCC_OscConfig+0x588>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011a6:	f7ff fab9 	bl	800071c <HAL_GetTick>
 80011aa:	0002      	movs	r2, r0
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d901      	bls.n	80011b8 <HAL_RCC_OscConfig+0x588>
          {
            return HAL_TIMEOUT;
 80011b4:	2303      	movs	r3, #3
 80011b6:	e047      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011b8:	4b25      	ldr	r3, [pc, #148]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	2380      	movs	r3, #128	; 0x80
 80011be:	049b      	lsls	r3, r3, #18
 80011c0:	4013      	ands	r3, r2
 80011c2:	d0f0      	beq.n	80011a6 <HAL_RCC_OscConfig+0x576>
 80011c4:	e03f      	b.n	8001246 <HAL_RCC_OscConfig+0x616>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011c6:	4b22      	ldr	r3, [pc, #136]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 80011c8:	4a21      	ldr	r2, [pc, #132]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 80011ca:	6812      	ldr	r2, [r2, #0]
 80011cc:	4923      	ldr	r1, [pc, #140]	; (800125c <HAL_RCC_OscConfig+0x62c>)
 80011ce:	400a      	ands	r2, r1
 80011d0:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d2:	f7ff faa3 	bl	800071c <HAL_GetTick>
 80011d6:	0003      	movs	r3, r0
 80011d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011da:	e008      	b.n	80011ee <HAL_RCC_OscConfig+0x5be>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011dc:	f7ff fa9e 	bl	800071c <HAL_GetTick>
 80011e0:	0002      	movs	r2, r0
 80011e2:	69bb      	ldr	r3, [r7, #24]
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	2b02      	cmp	r3, #2
 80011e8:	d901      	bls.n	80011ee <HAL_RCC_OscConfig+0x5be>
          {
            return HAL_TIMEOUT;
 80011ea:	2303      	movs	r3, #3
 80011ec:	e02c      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011ee:	4b18      	ldr	r3, [pc, #96]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	2380      	movs	r3, #128	; 0x80
 80011f4:	049b      	lsls	r3, r3, #18
 80011f6:	4013      	ands	r3, r2
 80011f8:	d1f0      	bne.n	80011dc <HAL_RCC_OscConfig+0x5ac>
 80011fa:	e024      	b.n	8001246 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a1b      	ldr	r3, [r3, #32]
 8001200:	2b01      	cmp	r3, #1
 8001202:	d101      	bne.n	8001208 <HAL_RCC_OscConfig+0x5d8>
      {
        return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e01f      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001208:	4b11      	ldr	r3, [pc, #68]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800120e:	4b10      	ldr	r3, [pc, #64]	; (8001250 <HAL_RCC_OscConfig+0x620>)
 8001210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001212:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001214:	697a      	ldr	r2, [r7, #20]
 8001216:	2380      	movs	r3, #128	; 0x80
 8001218:	025b      	lsls	r3, r3, #9
 800121a:	401a      	ands	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001220:	429a      	cmp	r2, r3
 8001222:	d10e      	bne.n	8001242 <HAL_RCC_OscConfig+0x612>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	220f      	movs	r2, #15
 8001228:	401a      	ands	r2, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800122e:	429a      	cmp	r2, r3
 8001230:	d107      	bne.n	8001242 <HAL_RCC_OscConfig+0x612>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001232:	697a      	ldr	r2, [r7, #20]
 8001234:	23f0      	movs	r3, #240	; 0xf0
 8001236:	039b      	lsls	r3, r3, #14
 8001238:	401a      	ands	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800123e:	429a      	cmp	r2, r3
 8001240:	d001      	beq.n	8001246 <HAL_RCC_OscConfig+0x616>
        {
          return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e000      	b.n	8001248 <HAL_RCC_OscConfig+0x618>
        }
      }
    }
  }

  return HAL_OK;
 8001246:	2300      	movs	r3, #0
}
 8001248:	0018      	movs	r0, r3
 800124a:	46bd      	mov	sp, r7
 800124c:	b008      	add	sp, #32
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40021000 	.word	0x40021000
 8001254:	00001388 	.word	0x00001388
 8001258:	efffffff 	.word	0xefffffff
 800125c:	feffffff 	.word	0xfeffffff
 8001260:	ffc2ffff 	.word	0xffc2ffff

08001264 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d101      	bne.n	8001278 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e0b2      	b.n	80013de <HAL_RCC_ClockConfig+0x17a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001278:	4b5b      	ldr	r3, [pc, #364]	; (80013e8 <HAL_RCC_ClockConfig+0x184>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2201      	movs	r2, #1
 800127e:	401a      	ands	r2, r3
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	429a      	cmp	r2, r3
 8001284:	d211      	bcs.n	80012aa <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001286:	4b58      	ldr	r3, [pc, #352]	; (80013e8 <HAL_RCC_ClockConfig+0x184>)
 8001288:	4a57      	ldr	r2, [pc, #348]	; (80013e8 <HAL_RCC_ClockConfig+0x184>)
 800128a:	6812      	ldr	r2, [r2, #0]
 800128c:	2101      	movs	r1, #1
 800128e:	438a      	bics	r2, r1
 8001290:	0011      	movs	r1, r2
 8001292:	683a      	ldr	r2, [r7, #0]
 8001294:	430a      	orrs	r2, r1
 8001296:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001298:	4b53      	ldr	r3, [pc, #332]	; (80013e8 <HAL_RCC_ClockConfig+0x184>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2201      	movs	r2, #1
 800129e:	401a      	ands	r2, r3
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d001      	beq.n	80012aa <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e099      	b.n	80013de <HAL_RCC_ClockConfig+0x17a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2202      	movs	r2, #2
 80012b0:	4013      	ands	r3, r2
 80012b2:	d015      	beq.n	80012e0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2204      	movs	r2, #4
 80012ba:	4013      	ands	r3, r2
 80012bc:	d006      	beq.n	80012cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80012be:	4b4b      	ldr	r3, [pc, #300]	; (80013ec <HAL_RCC_ClockConfig+0x188>)
 80012c0:	4a4a      	ldr	r2, [pc, #296]	; (80013ec <HAL_RCC_ClockConfig+0x188>)
 80012c2:	6852      	ldr	r2, [r2, #4]
 80012c4:	21e0      	movs	r1, #224	; 0xe0
 80012c6:	00c9      	lsls	r1, r1, #3
 80012c8:	430a      	orrs	r2, r1
 80012ca:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012cc:	4a47      	ldr	r2, [pc, #284]	; (80013ec <HAL_RCC_ClockConfig+0x188>)
 80012ce:	4b47      	ldr	r3, [pc, #284]	; (80013ec <HAL_RCC_ClockConfig+0x188>)
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	21f0      	movs	r1, #240	; 0xf0
 80012d4:	438b      	bics	r3, r1
 80012d6:	0019      	movs	r1, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	430b      	orrs	r3, r1
 80012de:	6053      	str	r3, [r2, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2201      	movs	r2, #1
 80012e6:	4013      	ands	r3, r2
 80012e8:	d040      	beq.n	800136c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d107      	bne.n	8001302 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012f2:	4b3e      	ldr	r3, [pc, #248]	; (80013ec <HAL_RCC_ClockConfig+0x188>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	2380      	movs	r3, #128	; 0x80
 80012f8:	029b      	lsls	r3, r3, #10
 80012fa:	4013      	ands	r3, r2
 80012fc:	d114      	bne.n	8001328 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e06d      	b.n	80013de <HAL_RCC_ClockConfig+0x17a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	2b02      	cmp	r3, #2
 8001308:	d107      	bne.n	800131a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800130a:	4b38      	ldr	r3, [pc, #224]	; (80013ec <HAL_RCC_ClockConfig+0x188>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	2380      	movs	r3, #128	; 0x80
 8001310:	049b      	lsls	r3, r3, #18
 8001312:	4013      	ands	r3, r2
 8001314:	d108      	bne.n	8001328 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e061      	b.n	80013de <HAL_RCC_ClockConfig+0x17a>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800131a:	4b34      	ldr	r3, [pc, #208]	; (80013ec <HAL_RCC_ClockConfig+0x188>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2202      	movs	r2, #2
 8001320:	4013      	ands	r3, r2
 8001322:	d101      	bne.n	8001328 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001324:	2301      	movs	r3, #1
 8001326:	e05a      	b.n	80013de <HAL_RCC_ClockConfig+0x17a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001328:	4a30      	ldr	r2, [pc, #192]	; (80013ec <HAL_RCC_ClockConfig+0x188>)
 800132a:	4b30      	ldr	r3, [pc, #192]	; (80013ec <HAL_RCC_ClockConfig+0x188>)
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	2103      	movs	r1, #3
 8001330:	438b      	bics	r3, r1
 8001332:	0019      	movs	r1, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	430b      	orrs	r3, r1
 800133a:	6053      	str	r3, [r2, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800133c:	f7ff f9ee 	bl	800071c <HAL_GetTick>
 8001340:	0003      	movs	r3, r0
 8001342:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001344:	e009      	b.n	800135a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001346:	f7ff f9e9 	bl	800071c <HAL_GetTick>
 800134a:	0002      	movs	r2, r0
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	4a27      	ldr	r2, [pc, #156]	; (80013f0 <HAL_RCC_ClockConfig+0x18c>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d901      	bls.n	800135a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e041      	b.n	80013de <HAL_RCC_ClockConfig+0x17a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800135a:	4b24      	ldr	r3, [pc, #144]	; (80013ec <HAL_RCC_ClockConfig+0x188>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	220c      	movs	r2, #12
 8001360:	401a      	ands	r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	429a      	cmp	r2, r3
 800136a:	d1ec      	bne.n	8001346 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800136c:	4b1e      	ldr	r3, [pc, #120]	; (80013e8 <HAL_RCC_ClockConfig+0x184>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2201      	movs	r2, #1
 8001372:	401a      	ands	r2, r3
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	429a      	cmp	r2, r3
 8001378:	d911      	bls.n	800139e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800137a:	4b1b      	ldr	r3, [pc, #108]	; (80013e8 <HAL_RCC_ClockConfig+0x184>)
 800137c:	4a1a      	ldr	r2, [pc, #104]	; (80013e8 <HAL_RCC_ClockConfig+0x184>)
 800137e:	6812      	ldr	r2, [r2, #0]
 8001380:	2101      	movs	r1, #1
 8001382:	438a      	bics	r2, r1
 8001384:	0011      	movs	r1, r2
 8001386:	683a      	ldr	r2, [r7, #0]
 8001388:	430a      	orrs	r2, r1
 800138a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800138c:	4b16      	ldr	r3, [pc, #88]	; (80013e8 <HAL_RCC_ClockConfig+0x184>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2201      	movs	r2, #1
 8001392:	401a      	ands	r2, r3
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	429a      	cmp	r2, r3
 8001398:	d001      	beq.n	800139e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e01f      	b.n	80013de <HAL_RCC_ClockConfig+0x17a>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	2204      	movs	r2, #4
 80013a4:	4013      	ands	r3, r2
 80013a6:	d008      	beq.n	80013ba <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80013a8:	4a10      	ldr	r2, [pc, #64]	; (80013ec <HAL_RCC_ClockConfig+0x188>)
 80013aa:	4b10      	ldr	r3, [pc, #64]	; (80013ec <HAL_RCC_ClockConfig+0x188>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	4911      	ldr	r1, [pc, #68]	; (80013f4 <HAL_RCC_ClockConfig+0x190>)
 80013b0:	4019      	ands	r1, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	68db      	ldr	r3, [r3, #12]
 80013b6:	430b      	orrs	r3, r1
 80013b8:	6053      	str	r3, [r2, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80013ba:	f000 f821 	bl	8001400 <HAL_RCC_GetSysClockFreq>
 80013be:	0001      	movs	r1, r0
 80013c0:	4b0a      	ldr	r3, [pc, #40]	; (80013ec <HAL_RCC_ClockConfig+0x188>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	091b      	lsrs	r3, r3, #4
 80013c6:	220f      	movs	r2, #15
 80013c8:	4013      	ands	r3, r2
 80013ca:	4a0b      	ldr	r2, [pc, #44]	; (80013f8 <HAL_RCC_ClockConfig+0x194>)
 80013cc:	5cd3      	ldrb	r3, [r2, r3]
 80013ce:	000a      	movs	r2, r1
 80013d0:	40da      	lsrs	r2, r3
 80013d2:	4b0a      	ldr	r3, [pc, #40]	; (80013fc <HAL_RCC_ClockConfig+0x198>)
 80013d4:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80013d6:	2000      	movs	r0, #0
 80013d8:	f7ff f95a 	bl	8000690 <HAL_InitTick>
  
  return HAL_OK;
 80013dc:	2300      	movs	r3, #0
}
 80013de:	0018      	movs	r0, r3
 80013e0:	46bd      	mov	sp, r7
 80013e2:	b004      	add	sp, #16
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	46c0      	nop			; (mov r8, r8)
 80013e8:	40022000 	.word	0x40022000
 80013ec:	40021000 	.word	0x40021000
 80013f0:	00001388 	.word	0x00001388
 80013f4:	fffff8ff 	.word	0xfffff8ff
 80013f8:	080021f8 	.word	0x080021f8
 80013fc:	20000000 	.word	0x20000000

08001400 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001400:	b590      	push	{r4, r7, lr}
 8001402:	b08f      	sub	sp, #60	; 0x3c
 8001404:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001406:	2314      	movs	r3, #20
 8001408:	18fb      	adds	r3, r7, r3
 800140a:	4a28      	ldr	r2, [pc, #160]	; (80014ac <HAL_RCC_GetSysClockFreq+0xac>)
 800140c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800140e:	c313      	stmia	r3!, {r0, r1, r4}
 8001410:	6812      	ldr	r2, [r2, #0]
 8001412:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	4a26      	ldr	r2, [pc, #152]	; (80014b0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001418:	ca13      	ldmia	r2!, {r0, r1, r4}
 800141a:	c313      	stmia	r3!, {r0, r1, r4}
 800141c:	6812      	ldr	r2, [r2, #0]
 800141e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001420:	2300      	movs	r3, #0
 8001422:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001424:	2300      	movs	r3, #0
 8001426:	62bb      	str	r3, [r7, #40]	; 0x28
 8001428:	2300      	movs	r3, #0
 800142a:	637b      	str	r3, [r7, #52]	; 0x34
 800142c:	2300      	movs	r3, #0
 800142e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001430:	2300      	movs	r3, #0
 8001432:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001434:	4b1f      	ldr	r3, [pc, #124]	; (80014b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800143a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800143c:	220c      	movs	r2, #12
 800143e:	4013      	ands	r3, r2
 8001440:	2b04      	cmp	r3, #4
 8001442:	d002      	beq.n	800144a <HAL_RCC_GetSysClockFreq+0x4a>
 8001444:	2b08      	cmp	r3, #8
 8001446:	d003      	beq.n	8001450 <HAL_RCC_GetSysClockFreq+0x50>
 8001448:	e027      	b.n	800149a <HAL_RCC_GetSysClockFreq+0x9a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800144a:	4b1b      	ldr	r3, [pc, #108]	; (80014b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800144c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800144e:	e027      	b.n	80014a0 <HAL_RCC_GetSysClockFreq+0xa0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001452:	0c9b      	lsrs	r3, r3, #18
 8001454:	220f      	movs	r2, #15
 8001456:	4013      	ands	r3, r2
 8001458:	2214      	movs	r2, #20
 800145a:	18ba      	adds	r2, r7, r2
 800145c:	5cd3      	ldrb	r3, [r2, r3]
 800145e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001460:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001464:	220f      	movs	r2, #15
 8001466:	4013      	ands	r3, r2
 8001468:	1d3a      	adds	r2, r7, #4
 800146a:	5cd3      	ldrb	r3, [r2, r3]
 800146c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800146e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001470:	2380      	movs	r3, #128	; 0x80
 8001472:	025b      	lsls	r3, r3, #9
 8001474:	4013      	ands	r3, r2
 8001476:	d009      	beq.n	800148c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001478:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800147a:	480f      	ldr	r0, [pc, #60]	; (80014b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800147c:	f7fe fe44 	bl	8000108 <__udivsi3>
 8001480:	0003      	movs	r3, r0
 8001482:	001a      	movs	r2, r3
 8001484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001486:	4353      	muls	r3, r2
 8001488:	637b      	str	r3, [r7, #52]	; 0x34
 800148a:	e003      	b.n	8001494 <HAL_RCC_GetSysClockFreq+0x94>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800148c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800148e:	4a0b      	ldr	r2, [pc, #44]	; (80014bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001490:	4353      	muls	r3, r2
 8001492:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001496:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001498:	e002      	b.n	80014a0 <HAL_RCC_GetSysClockFreq+0xa0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800149a:	4b07      	ldr	r3, [pc, #28]	; (80014b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800149c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800149e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80014a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80014a2:	0018      	movs	r0, r3
 80014a4:	46bd      	mov	sp, r7
 80014a6:	b00f      	add	sp, #60	; 0x3c
 80014a8:	bd90      	pop	{r4, r7, pc}
 80014aa:	46c0      	nop			; (mov r8, r8)
 80014ac:	080021d8 	.word	0x080021d8
 80014b0:	080021e8 	.word	0x080021e8
 80014b4:	40021000 	.word	0x40021000
 80014b8:	007a1200 	.word	0x007a1200
 80014bc:	003d0900 	.word	0x003d0900

080014c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014c4:	4b02      	ldr	r3, [pc, #8]	; (80014d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80014c6:	681b      	ldr	r3, [r3, #0]
}
 80014c8:	0018      	movs	r0, r3
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	46c0      	nop			; (mov r8, r8)
 80014d0:	20000000 	.word	0x20000000

080014d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80014d8:	f7ff fff2 	bl	80014c0 <HAL_RCC_GetHCLKFreq>
 80014dc:	0001      	movs	r1, r0
 80014de:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	0a1b      	lsrs	r3, r3, #8
 80014e4:	2207      	movs	r2, #7
 80014e6:	4013      	ands	r3, r2
 80014e8:	4a04      	ldr	r2, [pc, #16]	; (80014fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80014ea:	5cd3      	ldrb	r3, [r2, r3]
 80014ec:	40d9      	lsrs	r1, r3
 80014ee:	000b      	movs	r3, r1
}    
 80014f0:	0018      	movs	r0, r3
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	46c0      	nop			; (mov r8, r8)
 80014f8:	40021000 	.word	0x40021000
 80014fc:	08002208 	.word	0x08002208

08001500 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001508:	2300      	movs	r3, #0
 800150a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800150c:	2300      	movs	r3, #0
 800150e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	2380      	movs	r3, #128	; 0x80
 8001516:	025b      	lsls	r3, r3, #9
 8001518:	4013      	ands	r3, r2
 800151a:	d100      	bne.n	800151e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800151c:	e08e      	b.n	800163c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800151e:	2317      	movs	r3, #23
 8001520:	18fb      	adds	r3, r7, r3
 8001522:	2200      	movs	r2, #0
 8001524:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001526:	4b57      	ldr	r3, [pc, #348]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001528:	69da      	ldr	r2, [r3, #28]
 800152a:	2380      	movs	r3, #128	; 0x80
 800152c:	055b      	lsls	r3, r3, #21
 800152e:	4013      	ands	r3, r2
 8001530:	d111      	bne.n	8001556 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001532:	4b54      	ldr	r3, [pc, #336]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001534:	4a53      	ldr	r2, [pc, #332]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001536:	69d2      	ldr	r2, [r2, #28]
 8001538:	2180      	movs	r1, #128	; 0x80
 800153a:	0549      	lsls	r1, r1, #21
 800153c:	430a      	orrs	r2, r1
 800153e:	61da      	str	r2, [r3, #28]
 8001540:	4b50      	ldr	r3, [pc, #320]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001542:	69da      	ldr	r2, [r3, #28]
 8001544:	2380      	movs	r3, #128	; 0x80
 8001546:	055b      	lsls	r3, r3, #21
 8001548:	4013      	ands	r3, r2
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800154e:	2317      	movs	r3, #23
 8001550:	18fb      	adds	r3, r7, r3
 8001552:	2201      	movs	r2, #1
 8001554:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001556:	4b4c      	ldr	r3, [pc, #304]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	2380      	movs	r3, #128	; 0x80
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	4013      	ands	r3, r2
 8001560:	d11a      	bne.n	8001598 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001562:	4b49      	ldr	r3, [pc, #292]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001564:	4a48      	ldr	r2, [pc, #288]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001566:	6812      	ldr	r2, [r2, #0]
 8001568:	2180      	movs	r1, #128	; 0x80
 800156a:	0049      	lsls	r1, r1, #1
 800156c:	430a      	orrs	r2, r1
 800156e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001570:	f7ff f8d4 	bl	800071c <HAL_GetTick>
 8001574:	0003      	movs	r3, r0
 8001576:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001578:	e008      	b.n	800158c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800157a:	f7ff f8cf 	bl	800071c <HAL_GetTick>
 800157e:	0002      	movs	r2, r0
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	2b64      	cmp	r3, #100	; 0x64
 8001586:	d901      	bls.n	800158c <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001588:	2303      	movs	r3, #3
 800158a:	e076      	b.n	800167a <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800158c:	4b3e      	ldr	r3, [pc, #248]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	2380      	movs	r3, #128	; 0x80
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	4013      	ands	r3, r2
 8001596:	d0f0      	beq.n	800157a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001598:	4b3a      	ldr	r3, [pc, #232]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800159a:	6a1a      	ldr	r2, [r3, #32]
 800159c:	23c0      	movs	r3, #192	; 0xc0
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	4013      	ands	r3, r2
 80015a2:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d034      	beq.n	8001614 <HAL_RCCEx_PeriphCLKConfig+0x114>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685a      	ldr	r2, [r3, #4]
 80015ae:	23c0      	movs	r3, #192	; 0xc0
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	401a      	ands	r2, r3
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d02c      	beq.n	8001614 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80015ba:	4b32      	ldr	r3, [pc, #200]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80015bc:	6a1b      	ldr	r3, [r3, #32]
 80015be:	4a33      	ldr	r2, [pc, #204]	; (800168c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80015c0:	4013      	ands	r3, r2
 80015c2:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80015c4:	4b2f      	ldr	r3, [pc, #188]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80015c6:	4a2f      	ldr	r2, [pc, #188]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80015c8:	6a12      	ldr	r2, [r2, #32]
 80015ca:	2180      	movs	r1, #128	; 0x80
 80015cc:	0249      	lsls	r1, r1, #9
 80015ce:	430a      	orrs	r2, r1
 80015d0:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80015d2:	4b2c      	ldr	r3, [pc, #176]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80015d4:	4a2b      	ldr	r2, [pc, #172]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80015d6:	6a12      	ldr	r2, [r2, #32]
 80015d8:	492d      	ldr	r1, [pc, #180]	; (8001690 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80015da:	400a      	ands	r2, r1
 80015dc:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80015de:	4b29      	ldr	r3, [pc, #164]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80015e0:	68fa      	ldr	r2, [r7, #12]
 80015e2:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	2201      	movs	r2, #1
 80015e8:	4013      	ands	r3, r2
 80015ea:	d013      	beq.n	8001614 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ec:	f7ff f896 	bl	800071c <HAL_GetTick>
 80015f0:	0003      	movs	r3, r0
 80015f2:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015f4:	e009      	b.n	800160a <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015f6:	f7ff f891 	bl	800071c <HAL_GetTick>
 80015fa:	0002      	movs	r2, r0
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	4a24      	ldr	r2, [pc, #144]	; (8001694 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d901      	bls.n	800160a <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001606:	2303      	movs	r3, #3
 8001608:	e037      	b.n	800167a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800160a:	4b1e      	ldr	r3, [pc, #120]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800160c:	6a1b      	ldr	r3, [r3, #32]
 800160e:	2202      	movs	r2, #2
 8001610:	4013      	ands	r3, r2
 8001612:	d0f0      	beq.n	80015f6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001614:	4a1b      	ldr	r2, [pc, #108]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001616:	4b1b      	ldr	r3, [pc, #108]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001618:	6a1b      	ldr	r3, [r3, #32]
 800161a:	491c      	ldr	r1, [pc, #112]	; (800168c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800161c:	4019      	ands	r1, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	430b      	orrs	r3, r1
 8001624:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001626:	2317      	movs	r3, #23
 8001628:	18fb      	adds	r3, r7, r3
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d105      	bne.n	800163c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001630:	4b14      	ldr	r3, [pc, #80]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001632:	4a14      	ldr	r2, [pc, #80]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001634:	69d2      	ldr	r2, [r2, #28]
 8001636:	4918      	ldr	r1, [pc, #96]	; (8001698 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001638:	400a      	ands	r2, r1
 800163a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2201      	movs	r2, #1
 8001642:	4013      	ands	r3, r2
 8001644:	d009      	beq.n	800165a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001646:	4a0f      	ldr	r2, [pc, #60]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001648:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800164a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164c:	2103      	movs	r1, #3
 800164e:	438b      	bics	r3, r1
 8001650:	0019      	movs	r1, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	430b      	orrs	r3, r1
 8001658:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2220      	movs	r2, #32
 8001660:	4013      	ands	r3, r2
 8001662:	d009      	beq.n	8001678 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001664:	4a07      	ldr	r2, [pc, #28]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001666:	4b07      	ldr	r3, [pc, #28]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	2110      	movs	r1, #16
 800166c:	438b      	bics	r3, r1
 800166e:	0019      	movs	r1, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	430b      	orrs	r3, r1
 8001676:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001678:	2300      	movs	r3, #0
}
 800167a:	0018      	movs	r0, r3
 800167c:	46bd      	mov	sp, r7
 800167e:	b006      	add	sp, #24
 8001680:	bd80      	pop	{r7, pc}
 8001682:	46c0      	nop			; (mov r8, r8)
 8001684:	40021000 	.word	0x40021000
 8001688:	40007000 	.word	0x40007000
 800168c:	fffffcff 	.word	0xfffffcff
 8001690:	fffeffff 	.word	0xfffeffff
 8001694:	00001388 	.word	0x00001388
 8001698:	efffffff 	.word	0xefffffff

0800169c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d101      	bne.n	80016ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e01e      	b.n	80016ec <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	223d      	movs	r2, #61	; 0x3d
 80016b2:	5c9b      	ldrb	r3, [r3, r2]
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d107      	bne.n	80016ca <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	223c      	movs	r2, #60	; 0x3c
 80016be:	2100      	movs	r1, #0
 80016c0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	0018      	movs	r0, r3
 80016c6:	f7fe ff27 	bl	8000518 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	223d      	movs	r2, #61	; 0x3d
 80016ce:	2102      	movs	r1, #2
 80016d0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	3304      	adds	r3, #4
 80016da:	0019      	movs	r1, r3
 80016dc:	0010      	movs	r0, r2
 80016de:	f000 f961 	bl	80019a4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	223d      	movs	r2, #61	; 0x3d
 80016e6:	2101      	movs	r1, #1
 80016e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80016ea:	2300      	movs	r3, #0
}
 80016ec:	0018      	movs	r0, r3
 80016ee:	46bd      	mov	sp, r7
 80016f0:	b002      	add	sp, #8
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	6812      	ldr	r2, [r2, #0]
 8001704:	68d2      	ldr	r2, [r2, #12]
 8001706:	2101      	movs	r1, #1
 8001708:	430a      	orrs	r2, r1
 800170a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	2207      	movs	r2, #7
 8001714:	4013      	ands	r3, r2
 8001716:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	2b06      	cmp	r3, #6
 800171c:	d007      	beq.n	800172e <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	6812      	ldr	r2, [r2, #0]
 8001726:	6812      	ldr	r2, [r2, #0]
 8001728:	2101      	movs	r1, #1
 800172a:	430a      	orrs	r2, r1
 800172c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800172e:	2300      	movs	r3, #0
}
 8001730:	0018      	movs	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	b004      	add	sp, #16
 8001736:	bd80      	pop	{r7, pc}

08001738 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	691b      	ldr	r3, [r3, #16]
 8001746:	2202      	movs	r2, #2
 8001748:	4013      	ands	r3, r2
 800174a:	2b02      	cmp	r3, #2
 800174c:	d124      	bne.n	8001798 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	2202      	movs	r2, #2
 8001756:	4013      	ands	r3, r2
 8001758:	2b02      	cmp	r3, #2
 800175a:	d11d      	bne.n	8001798 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2203      	movs	r2, #3
 8001762:	4252      	negs	r2, r2
 8001764:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2201      	movs	r2, #1
 800176a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	699b      	ldr	r3, [r3, #24]
 8001772:	2203      	movs	r2, #3
 8001774:	4013      	ands	r3, r2
 8001776:	d004      	beq.n	8001782 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	0018      	movs	r0, r3
 800177c:	f000 f8fa 	bl	8001974 <HAL_TIM_IC_CaptureCallback>
 8001780:	e007      	b.n	8001792 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	0018      	movs	r0, r3
 8001786:	f000 f8ed 	bl	8001964 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	0018      	movs	r0, r3
 800178e:	f000 f8f9 	bl	8001984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2200      	movs	r2, #0
 8001796:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	691b      	ldr	r3, [r3, #16]
 800179e:	2204      	movs	r2, #4
 80017a0:	4013      	ands	r3, r2
 80017a2:	2b04      	cmp	r3, #4
 80017a4:	d125      	bne.n	80017f2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	2204      	movs	r2, #4
 80017ae:	4013      	ands	r3, r2
 80017b0:	2b04      	cmp	r3, #4
 80017b2:	d11e      	bne.n	80017f2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2205      	movs	r2, #5
 80017ba:	4252      	negs	r2, r2
 80017bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2202      	movs	r2, #2
 80017c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	699a      	ldr	r2, [r3, #24]
 80017ca:	23c0      	movs	r3, #192	; 0xc0
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	4013      	ands	r3, r2
 80017d0:	d004      	beq.n	80017dc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	0018      	movs	r0, r3
 80017d6:	f000 f8cd 	bl	8001974 <HAL_TIM_IC_CaptureCallback>
 80017da:	e007      	b.n	80017ec <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	0018      	movs	r0, r3
 80017e0:	f000 f8c0 	bl	8001964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	0018      	movs	r0, r3
 80017e8:	f000 f8cc 	bl	8001984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2200      	movs	r2, #0
 80017f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	691b      	ldr	r3, [r3, #16]
 80017f8:	2208      	movs	r2, #8
 80017fa:	4013      	ands	r3, r2
 80017fc:	2b08      	cmp	r3, #8
 80017fe:	d124      	bne.n	800184a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	68db      	ldr	r3, [r3, #12]
 8001806:	2208      	movs	r2, #8
 8001808:	4013      	ands	r3, r2
 800180a:	2b08      	cmp	r3, #8
 800180c:	d11d      	bne.n	800184a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2209      	movs	r2, #9
 8001814:	4252      	negs	r2, r2
 8001816:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2204      	movs	r2, #4
 800181c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	69db      	ldr	r3, [r3, #28]
 8001824:	2203      	movs	r2, #3
 8001826:	4013      	ands	r3, r2
 8001828:	d004      	beq.n	8001834 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	0018      	movs	r0, r3
 800182e:	f000 f8a1 	bl	8001974 <HAL_TIM_IC_CaptureCallback>
 8001832:	e007      	b.n	8001844 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	0018      	movs	r0, r3
 8001838:	f000 f894 	bl	8001964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	0018      	movs	r0, r3
 8001840:	f000 f8a0 	bl	8001984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	691b      	ldr	r3, [r3, #16]
 8001850:	2210      	movs	r2, #16
 8001852:	4013      	ands	r3, r2
 8001854:	2b10      	cmp	r3, #16
 8001856:	d125      	bne.n	80018a4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	68db      	ldr	r3, [r3, #12]
 800185e:	2210      	movs	r2, #16
 8001860:	4013      	ands	r3, r2
 8001862:	2b10      	cmp	r3, #16
 8001864:	d11e      	bne.n	80018a4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	2211      	movs	r2, #17
 800186c:	4252      	negs	r2, r2
 800186e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2208      	movs	r2, #8
 8001874:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	69da      	ldr	r2, [r3, #28]
 800187c:	23c0      	movs	r3, #192	; 0xc0
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	4013      	ands	r3, r2
 8001882:	d004      	beq.n	800188e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	0018      	movs	r0, r3
 8001888:	f000 f874 	bl	8001974 <HAL_TIM_IC_CaptureCallback>
 800188c:	e007      	b.n	800189e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	0018      	movs	r0, r3
 8001892:	f000 f867 	bl	8001964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	0018      	movs	r0, r3
 800189a:	f000 f873 	bl	8001984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2200      	movs	r2, #0
 80018a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	2201      	movs	r2, #1
 80018ac:	4013      	ands	r3, r2
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d10f      	bne.n	80018d2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	2201      	movs	r2, #1
 80018ba:	4013      	ands	r3, r2
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d108      	bne.n	80018d2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2202      	movs	r2, #2
 80018c6:	4252      	negs	r2, r2
 80018c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	0018      	movs	r0, r3
 80018ce:	f7fe fca7 	bl	8000220 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	691b      	ldr	r3, [r3, #16]
 80018d8:	2280      	movs	r2, #128	; 0x80
 80018da:	4013      	ands	r3, r2
 80018dc:	2b80      	cmp	r3, #128	; 0x80
 80018de:	d10f      	bne.n	8001900 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	68db      	ldr	r3, [r3, #12]
 80018e6:	2280      	movs	r2, #128	; 0x80
 80018e8:	4013      	ands	r3, r2
 80018ea:	2b80      	cmp	r3, #128	; 0x80
 80018ec:	d108      	bne.n	8001900 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	2281      	movs	r2, #129	; 0x81
 80018f4:	4252      	negs	r2, r2
 80018f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	0018      	movs	r0, r3
 80018fc:	f000 f8d0 	bl	8001aa0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	691b      	ldr	r3, [r3, #16]
 8001906:	2240      	movs	r2, #64	; 0x40
 8001908:	4013      	ands	r3, r2
 800190a:	2b40      	cmp	r3, #64	; 0x40
 800190c:	d10f      	bne.n	800192e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	2240      	movs	r2, #64	; 0x40
 8001916:	4013      	ands	r3, r2
 8001918:	2b40      	cmp	r3, #64	; 0x40
 800191a:	d108      	bne.n	800192e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2241      	movs	r2, #65	; 0x41
 8001922:	4252      	negs	r2, r2
 8001924:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	0018      	movs	r0, r3
 800192a:	f000 f833 	bl	8001994 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	691b      	ldr	r3, [r3, #16]
 8001934:	2220      	movs	r2, #32
 8001936:	4013      	ands	r3, r2
 8001938:	2b20      	cmp	r3, #32
 800193a:	d10f      	bne.n	800195c <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	2220      	movs	r2, #32
 8001944:	4013      	ands	r3, r2
 8001946:	2b20      	cmp	r3, #32
 8001948:	d108      	bne.n	800195c <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2221      	movs	r2, #33	; 0x21
 8001950:	4252      	negs	r2, r2
 8001952:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	0018      	movs	r0, r3
 8001958:	f000 f89a 	bl	8001a90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800195c:	46c0      	nop			; (mov r8, r8)
 800195e:	46bd      	mov	sp, r7
 8001960:	b002      	add	sp, #8
 8001962:	bd80      	pop	{r7, pc}

08001964 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800196c:	46c0      	nop			; (mov r8, r8)
 800196e:	46bd      	mov	sp, r7
 8001970:	b002      	add	sp, #8
 8001972:	bd80      	pop	{r7, pc}

08001974 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800197c:	46c0      	nop			; (mov r8, r8)
 800197e:	46bd      	mov	sp, r7
 8001980:	b002      	add	sp, #8
 8001982:	bd80      	pop	{r7, pc}

08001984 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800198c:	46c0      	nop			; (mov r8, r8)
 800198e:	46bd      	mov	sp, r7
 8001990:	b002      	add	sp, #8
 8001992:	bd80      	pop	{r7, pc}

08001994 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800199c:	46c0      	nop			; (mov r8, r8)
 800199e:	46bd      	mov	sp, r7
 80019a0:	b002      	add	sp, #8
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a30      	ldr	r2, [pc, #192]	; (8001a78 <TIM_Base_SetConfig+0xd4>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d008      	beq.n	80019ce <TIM_Base_SetConfig+0x2a>
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	2380      	movs	r3, #128	; 0x80
 80019c0:	05db      	lsls	r3, r3, #23
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d003      	beq.n	80019ce <TIM_Base_SetConfig+0x2a>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a2c      	ldr	r2, [pc, #176]	; (8001a7c <TIM_Base_SetConfig+0xd8>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d108      	bne.n	80019e0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2270      	movs	r2, #112	; 0x70
 80019d2:	4393      	bics	r3, r2
 80019d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	4313      	orrs	r3, r2
 80019de:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4a25      	ldr	r2, [pc, #148]	; (8001a78 <TIM_Base_SetConfig+0xd4>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d014      	beq.n	8001a12 <TIM_Base_SetConfig+0x6e>
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	2380      	movs	r3, #128	; 0x80
 80019ec:	05db      	lsls	r3, r3, #23
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d00f      	beq.n	8001a12 <TIM_Base_SetConfig+0x6e>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a21      	ldr	r2, [pc, #132]	; (8001a7c <TIM_Base_SetConfig+0xd8>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d00b      	beq.n	8001a12 <TIM_Base_SetConfig+0x6e>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a20      	ldr	r2, [pc, #128]	; (8001a80 <TIM_Base_SetConfig+0xdc>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d007      	beq.n	8001a12 <TIM_Base_SetConfig+0x6e>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a1f      	ldr	r2, [pc, #124]	; (8001a84 <TIM_Base_SetConfig+0xe0>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d003      	beq.n	8001a12 <TIM_Base_SetConfig+0x6e>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a1e      	ldr	r2, [pc, #120]	; (8001a88 <TIM_Base_SetConfig+0xe4>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d108      	bne.n	8001a24 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	4a1d      	ldr	r2, [pc, #116]	; (8001a8c <TIM_Base_SetConfig+0xe8>)
 8001a16:	4013      	ands	r3, r2
 8001a18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	2280      	movs	r2, #128	; 0x80
 8001a28:	4393      	bics	r3, r2
 8001a2a:	001a      	movs	r2, r3
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	695b      	ldr	r3, [r3, #20]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	68fa      	ldr	r2, [r7, #12]
 8001a38:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a0a      	ldr	r2, [pc, #40]	; (8001a78 <TIM_Base_SetConfig+0xd4>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d007      	beq.n	8001a62 <TIM_Base_SetConfig+0xbe>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a0b      	ldr	r2, [pc, #44]	; (8001a84 <TIM_Base_SetConfig+0xe0>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d003      	beq.n	8001a62 <TIM_Base_SetConfig+0xbe>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a0a      	ldr	r2, [pc, #40]	; (8001a88 <TIM_Base_SetConfig+0xe4>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d103      	bne.n	8001a6a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	691a      	ldr	r2, [r3, #16]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	615a      	str	r2, [r3, #20]
}
 8001a70:	46c0      	nop			; (mov r8, r8)
 8001a72:	46bd      	mov	sp, r7
 8001a74:	b004      	add	sp, #16
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40012c00 	.word	0x40012c00
 8001a7c:	40000400 	.word	0x40000400
 8001a80:	40002000 	.word	0x40002000
 8001a84:	40014400 	.word	0x40014400
 8001a88:	40014800 	.word	0x40014800
 8001a8c:	fffffcff 	.word	0xfffffcff

08001a90 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001a98:	46c0      	nop			; (mov r8, r8)
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	b002      	add	sp, #8
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001aa8:	46c0      	nop			; (mov r8, r8)
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	b002      	add	sp, #8
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e044      	b.n	8001b4c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d107      	bne.n	8001ada <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2270      	movs	r2, #112	; 0x70
 8001ace:	2100      	movs	r1, #0
 8001ad0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f7fe fd47 	bl	8000568 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2224      	movs	r2, #36	; 0x24
 8001ade:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	6812      	ldr	r2, [r2, #0]
 8001ae8:	6812      	ldr	r2, [r2, #0]
 8001aea:	2101      	movs	r1, #1
 8001aec:	438a      	bics	r2, r1
 8001aee:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	0018      	movs	r0, r3
 8001af4:	f000 f830 	bl	8001b58 <UART_SetConfig>
 8001af8:	0003      	movs	r3, r0
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d101      	bne.n	8001b02 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e024      	b.n	8001b4c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d003      	beq.n	8001b12 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	0018      	movs	r0, r3
 8001b0e:	f000 f991 	bl	8001e34 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	6812      	ldr	r2, [r2, #0]
 8001b1a:	6852      	ldr	r2, [r2, #4]
 8001b1c:	490d      	ldr	r1, [pc, #52]	; (8001b54 <HAL_UART_Init+0xa4>)
 8001b1e:	400a      	ands	r2, r1
 8001b20:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	6812      	ldr	r2, [r2, #0]
 8001b2a:	6892      	ldr	r2, [r2, #8]
 8001b2c:	212a      	movs	r1, #42	; 0x2a
 8001b2e:	438a      	bics	r2, r1
 8001b30:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	6812      	ldr	r2, [r2, #0]
 8001b3a:	6812      	ldr	r2, [r2, #0]
 8001b3c:	2101      	movs	r1, #1
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	0018      	movs	r0, r3
 8001b46:	f000 fa21 	bl	8001f8c <UART_CheckIdleState>
 8001b4a:	0003      	movs	r3, r0
}
 8001b4c:	0018      	movs	r0, r3
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	b002      	add	sp, #8
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	ffffb7ff 	.word	0xffffb7ff

08001b58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b088      	sub	sp, #32
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8001b60:	2300      	movs	r3, #0
 8001b62:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001b64:	2317      	movs	r3, #23
 8001b66:	18fb      	adds	r3, r7, r3
 8001b68:	2200      	movs	r2, #0
 8001b6a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	689a      	ldr	r2, [r3, #8]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	691b      	ldr	r3, [r3, #16]
 8001b74:	431a      	orrs	r2, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	431a      	orrs	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	69db      	ldr	r3, [r3, #28]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	6812      	ldr	r2, [r2, #0]
 8001b8c:	6812      	ldr	r2, [r2, #0]
 8001b8e:	49a2      	ldr	r1, [pc, #648]	; (8001e18 <UART_SetConfig+0x2c0>)
 8001b90:	4011      	ands	r1, r2
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	430a      	orrs	r2, r1
 8001b96:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	6812      	ldr	r2, [r2, #0]
 8001ba0:	6852      	ldr	r2, [r2, #4]
 8001ba2:	499e      	ldr	r1, [pc, #632]	; (8001e1c <UART_SetConfig+0x2c4>)
 8001ba4:	4011      	ands	r1, r2
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	68d2      	ldr	r2, [r2, #12]
 8001baa:	430a      	orrs	r2, r1
 8001bac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6a1b      	ldr	r3, [r3, #32]
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	687a      	ldr	r2, [r7, #4]
 8001bc4:	6812      	ldr	r2, [r2, #0]
 8001bc6:	6892      	ldr	r2, [r2, #8]
 8001bc8:	4995      	ldr	r1, [pc, #596]	; (8001e20 <UART_SetConfig+0x2c8>)
 8001bca:	4011      	ands	r1, r2
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001bd2:	4b94      	ldr	r3, [pc, #592]	; (8001e24 <UART_SetConfig+0x2cc>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	4013      	ands	r3, r2
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d00f      	beq.n	8001bfe <UART_SetConfig+0xa6>
 8001bde:	d304      	bcc.n	8001bea <UART_SetConfig+0x92>
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d011      	beq.n	8001c08 <UART_SetConfig+0xb0>
 8001be4:	2b03      	cmp	r3, #3
 8001be6:	d005      	beq.n	8001bf4 <UART_SetConfig+0x9c>
 8001be8:	e013      	b.n	8001c12 <UART_SetConfig+0xba>
 8001bea:	231f      	movs	r3, #31
 8001bec:	18fb      	adds	r3, r7, r3
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
 8001bf2:	e012      	b.n	8001c1a <UART_SetConfig+0xc2>
 8001bf4:	231f      	movs	r3, #31
 8001bf6:	18fb      	adds	r3, r7, r3
 8001bf8:	2202      	movs	r2, #2
 8001bfa:	701a      	strb	r2, [r3, #0]
 8001bfc:	e00d      	b.n	8001c1a <UART_SetConfig+0xc2>
 8001bfe:	231f      	movs	r3, #31
 8001c00:	18fb      	adds	r3, r7, r3
 8001c02:	2204      	movs	r2, #4
 8001c04:	701a      	strb	r2, [r3, #0]
 8001c06:	e008      	b.n	8001c1a <UART_SetConfig+0xc2>
 8001c08:	231f      	movs	r3, #31
 8001c0a:	18fb      	adds	r3, r7, r3
 8001c0c:	2208      	movs	r2, #8
 8001c0e:	701a      	strb	r2, [r3, #0]
 8001c10:	e003      	b.n	8001c1a <UART_SetConfig+0xc2>
 8001c12:	231f      	movs	r3, #31
 8001c14:	18fb      	adds	r3, r7, r3
 8001c16:	2210      	movs	r2, #16
 8001c18:	701a      	strb	r2, [r3, #0]
 8001c1a:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	69da      	ldr	r2, [r3, #28]
 8001c20:	2380      	movs	r3, #128	; 0x80
 8001c22:	021b      	lsls	r3, r3, #8
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d000      	beq.n	8001c2a <UART_SetConfig+0xd2>
 8001c28:	e080      	b.n	8001d2c <UART_SetConfig+0x1d4>
  {
    switch (clocksource)
 8001c2a:	231f      	movs	r3, #31
 8001c2c:	18fb      	adds	r3, r7, r3
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d01c      	beq.n	8001c6e <UART_SetConfig+0x116>
 8001c34:	dc02      	bgt.n	8001c3c <UART_SetConfig+0xe4>
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d005      	beq.n	8001c46 <UART_SetConfig+0xee>
 8001c3a:	e04b      	b.n	8001cd4 <UART_SetConfig+0x17c>
 8001c3c:	2b04      	cmp	r3, #4
 8001c3e:	d025      	beq.n	8001c8c <UART_SetConfig+0x134>
 8001c40:	2b08      	cmp	r3, #8
 8001c42:	d037      	beq.n	8001cb4 <UART_SetConfig+0x15c>
 8001c44:	e046      	b.n	8001cd4 <UART_SetConfig+0x17c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001c46:	f7ff fc45 	bl	80014d4 <HAL_RCC_GetPCLK1Freq>
 8001c4a:	0003      	movs	r3, r0
 8001c4c:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	005a      	lsls	r2, r3, #1
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	085b      	lsrs	r3, r3, #1
 8001c58:	18d2      	adds	r2, r2, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	0019      	movs	r1, r3
 8001c60:	0010      	movs	r0, r2
 8001c62:	f7fe fa51 	bl	8000108 <__udivsi3>
 8001c66:	0003      	movs	r3, r0
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	61bb      	str	r3, [r7, #24]
        break;
 8001c6c:	e037      	b.n	8001cde <UART_SetConfig+0x186>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	085b      	lsrs	r3, r3, #1
 8001c74:	4a6c      	ldr	r2, [pc, #432]	; (8001e28 <UART_SetConfig+0x2d0>)
 8001c76:	189a      	adds	r2, r3, r2
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	0019      	movs	r1, r3
 8001c7e:	0010      	movs	r0, r2
 8001c80:	f7fe fa42 	bl	8000108 <__udivsi3>
 8001c84:	0003      	movs	r3, r0
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	61bb      	str	r3, [r7, #24]
        break;
 8001c8a:	e028      	b.n	8001cde <UART_SetConfig+0x186>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001c8c:	f7ff fbb8 	bl	8001400 <HAL_RCC_GetSysClockFreq>
 8001c90:	0003      	movs	r3, r0
 8001c92:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	005a      	lsls	r2, r3, #1
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	085b      	lsrs	r3, r3, #1
 8001c9e:	18d2      	adds	r2, r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	0019      	movs	r1, r3
 8001ca6:	0010      	movs	r0, r2
 8001ca8:	f7fe fa2e 	bl	8000108 <__udivsi3>
 8001cac:	0003      	movs	r3, r0
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	61bb      	str	r3, [r7, #24]
        break;
 8001cb2:	e014      	b.n	8001cde <UART_SetConfig+0x186>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	085b      	lsrs	r3, r3, #1
 8001cba:	2280      	movs	r2, #128	; 0x80
 8001cbc:	0252      	lsls	r2, r2, #9
 8001cbe:	189a      	adds	r2, r3, r2
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	0019      	movs	r1, r3
 8001cc6:	0010      	movs	r0, r2
 8001cc8:	f7fe fa1e 	bl	8000108 <__udivsi3>
 8001ccc:	0003      	movs	r3, r0
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	61bb      	str	r3, [r7, #24]
        break;
 8001cd2:	e004      	b.n	8001cde <UART_SetConfig+0x186>
      default:
        ret = HAL_ERROR;
 8001cd4:	2317      	movs	r3, #23
 8001cd6:	18fb      	adds	r3, r7, r3
 8001cd8:	2201      	movs	r2, #1
 8001cda:	701a      	strb	r2, [r3, #0]
        break;
 8001cdc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	2b0f      	cmp	r3, #15
 8001ce2:	d91e      	bls.n	8001d22 <UART_SetConfig+0x1ca>
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	4a51      	ldr	r2, [pc, #324]	; (8001e2c <UART_SetConfig+0x2d4>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d81a      	bhi.n	8001d22 <UART_SetConfig+0x1ca>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	b29a      	uxth	r2, r3
 8001cf0:	230a      	movs	r3, #10
 8001cf2:	18fb      	adds	r3, r7, r3
 8001cf4:	210f      	movs	r1, #15
 8001cf6:	438a      	bics	r2, r1
 8001cf8:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	085b      	lsrs	r3, r3, #1
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	2207      	movs	r2, #7
 8001d02:	4013      	ands	r3, r2
 8001d04:	b299      	uxth	r1, r3
 8001d06:	230a      	movs	r3, #10
 8001d08:	18fb      	adds	r3, r7, r3
 8001d0a:	220a      	movs	r2, #10
 8001d0c:	18ba      	adds	r2, r7, r2
 8001d0e:	8812      	ldrh	r2, [r2, #0]
 8001d10:	430a      	orrs	r2, r1
 8001d12:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	220a      	movs	r2, #10
 8001d1a:	18ba      	adds	r2, r7, r2
 8001d1c:	8812      	ldrh	r2, [r2, #0]
 8001d1e:	60da      	str	r2, [r3, #12]
 8001d20:	e06c      	b.n	8001dfc <UART_SetConfig+0x2a4>
    }
    else
    {
      ret = HAL_ERROR;
 8001d22:	2317      	movs	r3, #23
 8001d24:	18fb      	adds	r3, r7, r3
 8001d26:	2201      	movs	r2, #1
 8001d28:	701a      	strb	r2, [r3, #0]
 8001d2a:	e067      	b.n	8001dfc <UART_SetConfig+0x2a4>
    }
  }
  else
  {
    switch (clocksource)
 8001d2c:	231f      	movs	r3, #31
 8001d2e:	18fb      	adds	r3, r7, r3
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d01b      	beq.n	8001d6e <UART_SetConfig+0x216>
 8001d36:	dc02      	bgt.n	8001d3e <UART_SetConfig+0x1e6>
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d005      	beq.n	8001d48 <UART_SetConfig+0x1f0>
 8001d3c:	e049      	b.n	8001dd2 <UART_SetConfig+0x27a>
 8001d3e:	2b04      	cmp	r3, #4
 8001d40:	d024      	beq.n	8001d8c <UART_SetConfig+0x234>
 8001d42:	2b08      	cmp	r3, #8
 8001d44:	d035      	beq.n	8001db2 <UART_SetConfig+0x25a>
 8001d46:	e044      	b.n	8001dd2 <UART_SetConfig+0x27a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001d48:	f7ff fbc4 	bl	80014d4 <HAL_RCC_GetPCLK1Freq>
 8001d4c:	0003      	movs	r3, r0
 8001d4e:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	085a      	lsrs	r2, r3, #1
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	18d2      	adds	r2, r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	0019      	movs	r1, r3
 8001d60:	0010      	movs	r0, r2
 8001d62:	f7fe f9d1 	bl	8000108 <__udivsi3>
 8001d66:	0003      	movs	r3, r0
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	61bb      	str	r3, [r7, #24]
        break;
 8001d6c:	e036      	b.n	8001ddc <UART_SetConfig+0x284>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	085b      	lsrs	r3, r3, #1
 8001d74:	4a2e      	ldr	r2, [pc, #184]	; (8001e30 <UART_SetConfig+0x2d8>)
 8001d76:	189a      	adds	r2, r3, r2
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	0019      	movs	r1, r3
 8001d7e:	0010      	movs	r0, r2
 8001d80:	f7fe f9c2 	bl	8000108 <__udivsi3>
 8001d84:	0003      	movs	r3, r0
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	61bb      	str	r3, [r7, #24]
        break;
 8001d8a:	e027      	b.n	8001ddc <UART_SetConfig+0x284>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001d8c:	f7ff fb38 	bl	8001400 <HAL_RCC_GetSysClockFreq>
 8001d90:	0003      	movs	r3, r0
 8001d92:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	085a      	lsrs	r2, r3, #1
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	18d2      	adds	r2, r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	0019      	movs	r1, r3
 8001da4:	0010      	movs	r0, r2
 8001da6:	f7fe f9af 	bl	8000108 <__udivsi3>
 8001daa:	0003      	movs	r3, r0
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	61bb      	str	r3, [r7, #24]
        break;
 8001db0:	e014      	b.n	8001ddc <UART_SetConfig+0x284>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	085b      	lsrs	r3, r3, #1
 8001db8:	2280      	movs	r2, #128	; 0x80
 8001dba:	0212      	lsls	r2, r2, #8
 8001dbc:	189a      	adds	r2, r3, r2
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	0019      	movs	r1, r3
 8001dc4:	0010      	movs	r0, r2
 8001dc6:	f7fe f99f 	bl	8000108 <__udivsi3>
 8001dca:	0003      	movs	r3, r0
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	61bb      	str	r3, [r7, #24]
        break;
 8001dd0:	e004      	b.n	8001ddc <UART_SetConfig+0x284>
      default:
        ret = HAL_ERROR;
 8001dd2:	2317      	movs	r3, #23
 8001dd4:	18fb      	adds	r3, r7, r3
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	701a      	strb	r2, [r3, #0]
        break;
 8001dda:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	2b0f      	cmp	r3, #15
 8001de0:	d908      	bls.n	8001df4 <UART_SetConfig+0x29c>
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	4a11      	ldr	r2, [pc, #68]	; (8001e2c <UART_SetConfig+0x2d4>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d804      	bhi.n	8001df4 <UART_SetConfig+0x29c>
    {
      huart->Instance->BRR = usartdiv;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	60da      	str	r2, [r3, #12]
 8001df2:	e003      	b.n	8001dfc <UART_SetConfig+0x2a4>
    }
    else
    {
      ret = HAL_ERROR;
 8001df4:	2317      	movs	r3, #23
 8001df6:	18fb      	adds	r3, r7, r3
 8001df8:	2201      	movs	r2, #1
 8001dfa:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8001e08:	2317      	movs	r3, #23
 8001e0a:	18fb      	adds	r3, r7, r3
 8001e0c:	781b      	ldrb	r3, [r3, #0]
}
 8001e0e:	0018      	movs	r0, r3
 8001e10:	46bd      	mov	sp, r7
 8001e12:	b008      	add	sp, #32
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	46c0      	nop			; (mov r8, r8)
 8001e18:	ffff69f3 	.word	0xffff69f3
 8001e1c:	ffffcfff 	.word	0xffffcfff
 8001e20:	fffff4ff 	.word	0xfffff4ff
 8001e24:	40021000 	.word	0x40021000
 8001e28:	00f42400 	.word	0x00f42400
 8001e2c:	0000ffff 	.word	0x0000ffff
 8001e30:	007a1200 	.word	0x007a1200

08001e34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e40:	2201      	movs	r2, #1
 8001e42:	4013      	ands	r3, r2
 8001e44:	d00a      	beq.n	8001e5c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	6812      	ldr	r2, [r2, #0]
 8001e4e:	6852      	ldr	r2, [r2, #4]
 8001e50:	4945      	ldr	r1, [pc, #276]	; (8001f68 <UART_AdvFeatureConfig+0x134>)
 8001e52:	4011      	ands	r1, r2
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e60:	2202      	movs	r2, #2
 8001e62:	4013      	ands	r3, r2
 8001e64:	d00a      	beq.n	8001e7c <UART_AdvFeatureConfig+0x48>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	6812      	ldr	r2, [r2, #0]
 8001e6e:	6852      	ldr	r2, [r2, #4]
 8001e70:	493e      	ldr	r1, [pc, #248]	; (8001f6c <UART_AdvFeatureConfig+0x138>)
 8001e72:	4011      	ands	r1, r2
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e80:	2204      	movs	r2, #4
 8001e82:	4013      	ands	r3, r2
 8001e84:	d00a      	beq.n	8001e9c <UART_AdvFeatureConfig+0x68>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	6812      	ldr	r2, [r2, #0]
 8001e8e:	6852      	ldr	r2, [r2, #4]
 8001e90:	4937      	ldr	r1, [pc, #220]	; (8001f70 <UART_AdvFeatureConfig+0x13c>)
 8001e92:	4011      	ands	r1, r2
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea0:	2208      	movs	r2, #8
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	d00a      	beq.n	8001ebc <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	6812      	ldr	r2, [r2, #0]
 8001eae:	6852      	ldr	r2, [r2, #4]
 8001eb0:	4930      	ldr	r1, [pc, #192]	; (8001f74 <UART_AdvFeatureConfig+0x140>)
 8001eb2:	4011      	ands	r1, r2
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec0:	2210      	movs	r2, #16
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d00a      	beq.n	8001edc <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	6812      	ldr	r2, [r2, #0]
 8001ece:	6892      	ldr	r2, [r2, #8]
 8001ed0:	4929      	ldr	r1, [pc, #164]	; (8001f78 <UART_AdvFeatureConfig+0x144>)
 8001ed2:	4011      	ands	r1, r2
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee0:	2220      	movs	r2, #32
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	d00a      	beq.n	8001efc <UART_AdvFeatureConfig+0xc8>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	6812      	ldr	r2, [r2, #0]
 8001eee:	6892      	ldr	r2, [r2, #8]
 8001ef0:	4922      	ldr	r1, [pc, #136]	; (8001f7c <UART_AdvFeatureConfig+0x148>)
 8001ef2:	4011      	ands	r1, r2
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f00:	2240      	movs	r2, #64	; 0x40
 8001f02:	4013      	ands	r3, r2
 8001f04:	d01b      	beq.n	8001f3e <UART_AdvFeatureConfig+0x10a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	6812      	ldr	r2, [r2, #0]
 8001f0e:	6852      	ldr	r2, [r2, #4]
 8001f10:	491b      	ldr	r1, [pc, #108]	; (8001f80 <UART_AdvFeatureConfig+0x14c>)
 8001f12:	4011      	ands	r1, r2
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f20:	2380      	movs	r3, #128	; 0x80
 8001f22:	035b      	lsls	r3, r3, #13
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d10a      	bne.n	8001f3e <UART_AdvFeatureConfig+0x10a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	6812      	ldr	r2, [r2, #0]
 8001f30:	6852      	ldr	r2, [r2, #4]
 8001f32:	4914      	ldr	r1, [pc, #80]	; (8001f84 <UART_AdvFeatureConfig+0x150>)
 8001f34:	4011      	ands	r1, r2
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f42:	2280      	movs	r2, #128	; 0x80
 8001f44:	4013      	ands	r3, r2
 8001f46:	d00a      	beq.n	8001f5e <UART_AdvFeatureConfig+0x12a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	6812      	ldr	r2, [r2, #0]
 8001f50:	6852      	ldr	r2, [r2, #4]
 8001f52:	490d      	ldr	r1, [pc, #52]	; (8001f88 <UART_AdvFeatureConfig+0x154>)
 8001f54:	4011      	ands	r1, r2
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	605a      	str	r2, [r3, #4]
  }
}
 8001f5e:	46c0      	nop			; (mov r8, r8)
 8001f60:	46bd      	mov	sp, r7
 8001f62:	b002      	add	sp, #8
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	46c0      	nop			; (mov r8, r8)
 8001f68:	fffdffff 	.word	0xfffdffff
 8001f6c:	fffeffff 	.word	0xfffeffff
 8001f70:	fffbffff 	.word	0xfffbffff
 8001f74:	ffff7fff 	.word	0xffff7fff
 8001f78:	ffffefff 	.word	0xffffefff
 8001f7c:	ffffdfff 	.word	0xffffdfff
 8001f80:	ffefffff 	.word	0xffefffff
 8001f84:	ff9fffff 	.word	0xff9fffff
 8001f88:	fff7ffff 	.word	0xfff7ffff

08001f8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af02      	add	r7, sp, #8
 8001f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8001f9a:	f7fe fbbf 	bl	800071c <HAL_GetTick>
 8001f9e:	0003      	movs	r3, r0
 8001fa0:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2208      	movs	r2, #8
 8001faa:	4013      	ands	r3, r2
 8001fac:	2b08      	cmp	r3, #8
 8001fae:	d10d      	bne.n	8001fcc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001fb0:	68fa      	ldr	r2, [r7, #12]
 8001fb2:	2380      	movs	r3, #128	; 0x80
 8001fb4:	0399      	lsls	r1, r3, #14
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	4b16      	ldr	r3, [pc, #88]	; (8002014 <UART_CheckIdleState+0x88>)
 8001fba:	9300      	str	r3, [sp, #0]
 8001fbc:	0013      	movs	r3, r2
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f000 f82a 	bl	8002018 <UART_WaitOnFlagUntilTimeout>
 8001fc4:	1e03      	subs	r3, r0, #0
 8001fc6:	d001      	beq.n	8001fcc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e01f      	b.n	800200c <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2204      	movs	r2, #4
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	d10d      	bne.n	8001ff6 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001fda:	68fa      	ldr	r2, [r7, #12]
 8001fdc:	2380      	movs	r3, #128	; 0x80
 8001fde:	03d9      	lsls	r1, r3, #15
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	4b0c      	ldr	r3, [pc, #48]	; (8002014 <UART_CheckIdleState+0x88>)
 8001fe4:	9300      	str	r3, [sp, #0]
 8001fe6:	0013      	movs	r3, r2
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f000 f815 	bl	8002018 <UART_WaitOnFlagUntilTimeout>
 8001fee:	1e03      	subs	r3, r0, #0
 8001ff0:	d001      	beq.n	8001ff6 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e00a      	b.n	800200c <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2220      	movs	r2, #32
 8001ffa:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2220      	movs	r2, #32
 8002000:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2270      	movs	r2, #112	; 0x70
 8002006:	2100      	movs	r1, #0
 8002008:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800200a:	2300      	movs	r3, #0
}
 800200c:	0018      	movs	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	b004      	add	sp, #16
 8002012:	bd80      	pop	{r7, pc}
 8002014:	01ffffff 	.word	0x01ffffff

08002018 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	603b      	str	r3, [r7, #0]
 8002024:	1dfb      	adds	r3, r7, #7
 8002026:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002028:	e05d      	b.n	80020e6 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800202a:	69bb      	ldr	r3, [r7, #24]
 800202c:	3301      	adds	r3, #1
 800202e:	d05a      	beq.n	80020e6 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002030:	f7fe fb74 	bl	800071c <HAL_GetTick>
 8002034:	0002      	movs	r2, r0
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	1ad2      	subs	r2, r2, r3
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	429a      	cmp	r2, r3
 800203e:	d802      	bhi.n	8002046 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d11b      	bne.n	800207e <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	6812      	ldr	r2, [r2, #0]
 800204e:	6812      	ldr	r2, [r2, #0]
 8002050:	492f      	ldr	r1, [pc, #188]	; (8002110 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002052:	400a      	ands	r2, r1
 8002054:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68fa      	ldr	r2, [r7, #12]
 800205c:	6812      	ldr	r2, [r2, #0]
 800205e:	6892      	ldr	r2, [r2, #8]
 8002060:	2101      	movs	r1, #1
 8002062:	438a      	bics	r2, r1
 8002064:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2220      	movs	r2, #32
 800206a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2220      	movs	r2, #32
 8002070:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2270      	movs	r2, #112	; 0x70
 8002076:	2100      	movs	r1, #0
 8002078:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e043      	b.n	8002106 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2204      	movs	r2, #4
 8002086:	4013      	ands	r3, r2
 8002088:	d02d      	beq.n	80020e6 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	69da      	ldr	r2, [r3, #28]
 8002090:	2380      	movs	r3, #128	; 0x80
 8002092:	011b      	lsls	r3, r3, #4
 8002094:	401a      	ands	r2, r3
 8002096:	2380      	movs	r3, #128	; 0x80
 8002098:	011b      	lsls	r3, r3, #4
 800209a:	429a      	cmp	r2, r3
 800209c:	d123      	bne.n	80020e6 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2280      	movs	r2, #128	; 0x80
 80020a4:	0112      	lsls	r2, r2, #4
 80020a6:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	68fa      	ldr	r2, [r7, #12]
 80020ae:	6812      	ldr	r2, [r2, #0]
 80020b0:	6812      	ldr	r2, [r2, #0]
 80020b2:	4917      	ldr	r1, [pc, #92]	; (8002110 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80020b4:	400a      	ands	r2, r1
 80020b6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	68fa      	ldr	r2, [r7, #12]
 80020be:	6812      	ldr	r2, [r2, #0]
 80020c0:	6892      	ldr	r2, [r2, #8]
 80020c2:	2101      	movs	r1, #1
 80020c4:	438a      	bics	r2, r1
 80020c6:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2220      	movs	r2, #32
 80020cc:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2220      	movs	r2, #32
 80020d2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2220      	movs	r2, #32
 80020d8:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2270      	movs	r2, #112	; 0x70
 80020de:	2100      	movs	r1, #0
 80020e0:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e00f      	b.n	8002106 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	69db      	ldr	r3, [r3, #28]
 80020ec:	68ba      	ldr	r2, [r7, #8]
 80020ee:	401a      	ands	r2, r3
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	425a      	negs	r2, r3
 80020f6:	4153      	adcs	r3, r2
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	001a      	movs	r2, r3
 80020fc:	1dfb      	adds	r3, r7, #7
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	429a      	cmp	r2, r3
 8002102:	d092      	beq.n	800202a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	0018      	movs	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	b004      	add	sp, #16
 800210c:	bd80      	pop	{r7, pc}
 800210e:	46c0      	nop			; (mov r8, r8)
 8002110:	fffffe5f 	.word	0xfffffe5f

08002114 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002114:	480d      	ldr	r0, [pc, #52]	; (800214c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002116:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002118:	480d      	ldr	r0, [pc, #52]	; (8002150 <LoopForever+0x6>)
  ldr r1, =_edata
 800211a:	490e      	ldr	r1, [pc, #56]	; (8002154 <LoopForever+0xa>)
  ldr r2, =_sidata
 800211c:	4a0e      	ldr	r2, [pc, #56]	; (8002158 <LoopForever+0xe>)
  movs r3, #0
 800211e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002120:	e002      	b.n	8002128 <LoopCopyDataInit>

08002122 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002122:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002124:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002126:	3304      	adds	r3, #4

08002128 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002128:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800212a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800212c:	d3f9      	bcc.n	8002122 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800212e:	4a0b      	ldr	r2, [pc, #44]	; (800215c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002130:	4c0b      	ldr	r4, [pc, #44]	; (8002160 <LoopForever+0x16>)
  movs r3, #0
 8002132:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002134:	e001      	b.n	800213a <LoopFillZerobss>

08002136 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002136:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002138:	3204      	adds	r2, #4

0800213a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800213a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800213c:	d3fb      	bcc.n	8002136 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800213e:	f7fe fa8d 	bl	800065c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002142:	f000 f811 	bl	8002168 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002146:	f7fe f881 	bl	800024c <main>

0800214a <LoopForever>:

LoopForever:
    b LoopForever
 800214a:	e7fe      	b.n	800214a <LoopForever>
  ldr   r0, =_estack
 800214c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8002150:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002154:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002158:	08002218 	.word	0x08002218
  ldr r2, =_sbss
 800215c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002160:	200000ec 	.word	0x200000ec

08002164 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002164:	e7fe      	b.n	8002164 <ADC1_IRQHandler>
	...

08002168 <__libc_init_array>:
 8002168:	b570      	push	{r4, r5, r6, lr}
 800216a:	2600      	movs	r6, #0
 800216c:	4d0c      	ldr	r5, [pc, #48]	; (80021a0 <__libc_init_array+0x38>)
 800216e:	4c0d      	ldr	r4, [pc, #52]	; (80021a4 <__libc_init_array+0x3c>)
 8002170:	1b64      	subs	r4, r4, r5
 8002172:	10a4      	asrs	r4, r4, #2
 8002174:	42a6      	cmp	r6, r4
 8002176:	d109      	bne.n	800218c <__libc_init_array+0x24>
 8002178:	2600      	movs	r6, #0
 800217a:	f000 f821 	bl	80021c0 <_init>
 800217e:	4d0a      	ldr	r5, [pc, #40]	; (80021a8 <__libc_init_array+0x40>)
 8002180:	4c0a      	ldr	r4, [pc, #40]	; (80021ac <__libc_init_array+0x44>)
 8002182:	1b64      	subs	r4, r4, r5
 8002184:	10a4      	asrs	r4, r4, #2
 8002186:	42a6      	cmp	r6, r4
 8002188:	d105      	bne.n	8002196 <__libc_init_array+0x2e>
 800218a:	bd70      	pop	{r4, r5, r6, pc}
 800218c:	00b3      	lsls	r3, r6, #2
 800218e:	58eb      	ldr	r3, [r5, r3]
 8002190:	4798      	blx	r3
 8002192:	3601      	adds	r6, #1
 8002194:	e7ee      	b.n	8002174 <__libc_init_array+0xc>
 8002196:	00b3      	lsls	r3, r6, #2
 8002198:	58eb      	ldr	r3, [r5, r3]
 800219a:	4798      	blx	r3
 800219c:	3601      	adds	r6, #1
 800219e:	e7f2      	b.n	8002186 <__libc_init_array+0x1e>
 80021a0:	08002210 	.word	0x08002210
 80021a4:	08002210 	.word	0x08002210
 80021a8:	08002210 	.word	0x08002210
 80021ac:	08002214 	.word	0x08002214

080021b0 <memset>:
 80021b0:	0003      	movs	r3, r0
 80021b2:	1882      	adds	r2, r0, r2
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d100      	bne.n	80021ba <memset+0xa>
 80021b8:	4770      	bx	lr
 80021ba:	7019      	strb	r1, [r3, #0]
 80021bc:	3301      	adds	r3, #1
 80021be:	e7f9      	b.n	80021b4 <memset+0x4>

080021c0 <_init>:
 80021c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021c2:	46c0      	nop			; (mov r8, r8)
 80021c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021c6:	bc08      	pop	{r3}
 80021c8:	469e      	mov	lr, r3
 80021ca:	4770      	bx	lr

080021cc <_fini>:
 80021cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ce:	46c0      	nop			; (mov r8, r8)
 80021d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021d2:	bc08      	pop	{r3}
 80021d4:	469e      	mov	lr, r3
 80021d6:	4770      	bx	lr
