-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity optical_flow_gradient_xy_calc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    frame3_a_V_dout : IN STD_LOGIC_VECTOR (16 downto 0);
    frame3_a_V_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    frame3_a_V_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    frame3_a_V_empty_n : IN STD_LOGIC;
    frame3_a_V_read : OUT STD_LOGIC;
    gradient_x_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    gradient_x_V_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    gradient_x_V_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    gradient_x_V_full_n : IN STD_LOGIC;
    gradient_x_V_write : OUT STD_LOGIC;
    gradient_y_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    gradient_y_V_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    gradient_y_V_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    gradient_y_V_full_n : IN STD_LOGIC;
    gradient_y_V_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of optical_flow_gradient_xy_calc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv9_1B4 : STD_LOGIC_VECTOR (8 downto 0) := "110110100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv19_6DB6C : STD_LOGIC_VECTOR (18 downto 0) := "1101101101101101100";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv11_402 : STD_LOGIC_VECTOR (10 downto 0) := "10000000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv65_155555556 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000101010101010101010101010101010110";
    constant ap_const_lv65_0 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln40_reg_1136 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln49_reg_1169 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op115_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal and_ln88_1_reg_1173 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln88_1_reg_1173_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln98_reg_1177 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln98_reg_1177_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op183_write_state3 : BOOLEAN;
    signal ap_predicate_op184_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln40_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce0 : STD_LOGIC;
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_we0 : STD_LOGIC;
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce1 : STD_LOGIC;
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_q1 : STD_LOGIC_VECTOR (27 downto 0);
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce0 : STD_LOGIC;
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_we0 : STD_LOGIC;
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce1 : STD_LOGIC;
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_q1 : STD_LOGIC_VECTOR (27 downto 0);
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce0 : STD_LOGIC;
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_we0 : STD_LOGIC;
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce1 : STD_LOGIC;
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_q1 : STD_LOGIC_VECTOR (27 downto 0);
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce0 : STD_LOGIC;
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_we0 : STD_LOGIC;
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_d0 : STD_LOGIC_VECTOR (27 downto 0);
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce1 : STD_LOGIC;
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_q1 : STD_LOGIC_VECTOR (27 downto 0);
    signal frame3_a_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gradient_x_V_blk_n : STD_LOGIC;
    signal gradient_y_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_reg_1140 : STD_LOGIC_VECTOR (9 downto 0);
    signal gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_reg_1146 : STD_LOGIC_VECTOR (9 downto 0);
    signal gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_reg_1152 : STD_LOGIC_VECTOR (9 downto 0);
    signal gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ad_reg_1158 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_35_fu_513_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_1164 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln49_fu_527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln88_1_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln98_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_grad_V_fu_782_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_grad_V_reg_1181 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_reg_1186 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1303_4_fu_904_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1303_4_reg_1192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_phi_mux_conv_i_i_i350_4108_i_phi_fu_277_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_conv_i_i_i350_4108_i_reg_273 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter0_conv_i_i_i350_4108_i_reg_273 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_conv_i_i_i350_3101_i_phi_fu_289_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_conv_i_i_i350_3101_i_reg_285 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter0_conv_i_i_i350_3101_i_reg_285 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_empty_62_phi_fu_300_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_62_reg_296 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_62_reg_296 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_conv_i_i_i350_189_i_phi_fu_311_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_conv_i_i_i350_189_i_reg_307 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter0_conv_i_i_i350_189_i_reg_307 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_conv_i_i_i35087_i_phi_fu_322_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_conv_i_i_i35087_i_reg_318 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter0_conv_i_i_i35087_i_reg_318 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln42_fu_505_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln51_fu_628_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_fu_654_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0604_36070_i_fu_120 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_0_0_0604_1_373_i_fu_124 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_59_fu_128 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_0_0_0604_3_398_i_fu_132 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_0_0_0604_4_3105_i_fu_136 : STD_LOGIC_VECTOR (16 downto 0);
    signal c_fu_140 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln42_fu_583_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_c_load : STD_LOGIC_VECTOR (10 downto 0);
    signal r_fu_144 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln40_4_fu_497_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_r_2 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_fu_148 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln40_1_fu_400_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_i_i_i35086_i_fu_152 : STD_LOGIC_VECTOR (16 downto 0);
    signal conv_i_i_i350_188_i_fu_156 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_0_0_0604_2_291_i_fu_160 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_60_fu_164 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_61_fu_168 : STD_LOGIC_VECTOR (16 downto 0);
    signal conv_i_i_i350_3100_i_fu_172 : STD_LOGIC_VECTOR (16 downto 0);
    signal conv_i_i_i350_4107_i_fu_176 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln1303_2_fu_1028_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln60_fu_635_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln_fu_645_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_30_fu_356_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_372_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal cmp27_i_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp31_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln40_fu_409_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cmp27_i_mid1_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_443_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp43_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_467_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp46_fu_477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln88_3_fu_483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln88_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln40_fu_421_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln40_1_fu_435_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln49_fu_521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_533_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln88_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln88_2_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln40_3_fu_489_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_561_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln40_2_fu_459_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_cast24_i_fu_722_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_0_0_0604_36070_cast_i_fu_726_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln813_2_i_fu_730_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln813_3_i_fu_734_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln813_4_i_fu_738_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln813_5_i_fu_742_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_cast24_i_fu_722_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_cast25_i_fu_746_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_fu_750_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_fu_756_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln813_4_i_fu_738_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln813_2_i_fu_730_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp17_i_fu_768_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp15_i_fu_764_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp18_i_fu_774_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0604_4_3105_cast_i_fu_788_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln813_5_i_fu_742_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln813_3_i_fu_734_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp20_i_fu_792_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0_0_0604_36070_cast_i_fu_726_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0_0_0604_4_3105_cast_i_fu_788_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp23_i_fu_806_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_s_fu_812_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp24_i_fu_820_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp21_i_fu_798_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_grad_V_fu_824_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1303_1_fu_842_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln1303_1_fu_842_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal sub_ln1303_3_fu_848_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_42_fu_872_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_40_fu_854_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_862_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal select_ln1303_fu_886_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln1303_7_fu_894_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1303_4_fu_898_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1303_6_fu_882_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1303_fu_975_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln1303_fu_975_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal sub_ln1303_fu_981_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_39_fu_997_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_38_fu_987_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal select_ln1303_5_fu_1011_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln1303_4_fu_1018_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1303_2_fu_1022_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1303_3_fu_1007_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_245 : BOOLEAN;
    signal ap_condition_281 : BOOLEAN;
    signal ap_condition_753 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component optical_flow_mul_32s_34ns_65_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (33 downto 0);
        dout : OUT STD_LOGIC_VECTOR (64 downto 0) );
    end component;


    component optical_flow_gradient_xy_calc_gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_bbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (27 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component optical_flow_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_U : component optical_flow_gradient_xy_calc_gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_bbkb
    generic map (
        DataWidth => 28,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_reg_1140,
        ce0 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce0,
        we0 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_we0,
        d0 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_q1,
        address1 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_address1,
        ce1 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce1,
        q1 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_q1);

    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_U : component optical_flow_gradient_xy_calc_gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_bbkb
    generic map (
        DataWidth => 28,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_reg_1146,
        ce0 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce0,
        we0 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_we0,
        d0 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_q1,
        address1 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_address1,
        ce1 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce1,
        q1 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_q1);

    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_U : component optical_flow_gradient_xy_calc_gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_bbkb
    generic map (
        DataWidth => 28,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_reg_1152,
        ce0 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce0,
        we0 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_we0,
        d0 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_q1,
        address1 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_address1,
        ce1 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce1,
        q1 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_q1);

    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_U : component optical_flow_gradient_xy_calc_gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_bbkb
    generic map (
        DataWidth => 28,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ad_reg_1158,
        ce0 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce0,
        we0 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_we0,
        d0 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_d0,
        address1 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_address1,
        ce1 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce1,
        q1 => gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_q1);

    mul_32s_34ns_65_1_1_U7 : component optical_flow_mul_32s_34ns_65_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 34,
        dout_WIDTH => 65)
    port map (
        din0 => y_grad_V_fu_824_p2,
        din1 => mul_ln1303_1_fu_842_p1,
        dout => mul_ln1303_1_fu_842_p2);

    mul_32s_34ns_65_1_1_U8 : component optical_flow_mul_32s_34ns_65_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 34,
        dout_WIDTH => 65)
    port map (
        din0 => x_grad_V_reg_1181,
        din1 => mul_ln1303_fu_975_p1,
        dout => mul_ln1303_fu_975_p2);

    flow_control_loop_pipe_U : component optical_flow_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_conv_i_i_i35087_i_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_245)) then
                if (((ap_const_lv1_0 = and_ln49_fu_527_p2) and (icmp_ln40_fu_394_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_conv_i_i_i35087_i_reg_318 <= ap_const_lv17_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_conv_i_i_i35087_i_reg_318 <= ap_phi_reg_pp0_iter0_conv_i_i_i35087_i_reg_318;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_conv_i_i_i350_189_i_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_245)) then
                if (((ap_const_lv1_0 = and_ln49_fu_527_p2) and (icmp_ln40_fu_394_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_conv_i_i_i350_189_i_reg_307 <= ap_const_lv17_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_conv_i_i_i350_189_i_reg_307 <= ap_phi_reg_pp0_iter0_conv_i_i_i350_189_i_reg_307;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_conv_i_i_i350_3101_i_reg_285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_245)) then
                if (((ap_const_lv1_0 = and_ln49_fu_527_p2) and (icmp_ln40_fu_394_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_conv_i_i_i350_3101_i_reg_285 <= ap_const_lv17_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_conv_i_i_i350_3101_i_reg_285 <= ap_phi_reg_pp0_iter0_conv_i_i_i350_3101_i_reg_285;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_conv_i_i_i350_4108_i_reg_273_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_245)) then
                if (((ap_const_lv1_0 = and_ln49_fu_527_p2) and (icmp_ln40_fu_394_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_conv_i_i_i350_4108_i_reg_273 <= ap_const_lv17_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_conv_i_i_i350_4108_i_reg_273 <= ap_phi_reg_pp0_iter0_conv_i_i_i350_4108_i_reg_273;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_empty_62_reg_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_245)) then
                if (((ap_const_lv1_0 = and_ln49_fu_527_p2) and (icmp_ln40_fu_394_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_empty_62_reg_296 <= ap_const_lv17_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_empty_62_reg_296 <= ap_phi_reg_pp0_iter0_empty_62_reg_296;
                end if;
            end if; 
        end if;
    end process;

    c_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_245)) then
                if ((icmp_ln40_fu_394_p2 = ap_const_lv1_0)) then 
                    c_fu_140 <= add_ln42_fu_583_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    c_fu_140 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    empty_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_281)) then
                if ((ap_const_lv1_1 = and_ln49_reg_1169)) then 
                    empty_fu_116 <= sext_ln57_fu_654_p1;
                elsif ((ap_const_lv1_0 = and_ln49_reg_1169)) then 
                    empty_fu_116 <= select_ln51_fu_628_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_245)) then
                if ((icmp_ln40_fu_394_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_148 <= add_ln40_1_fu_400_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_148 <= ap_const_lv19_0;
                end if;
            end if; 
        end if;
    end process;

    r_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_245)) then
                if ((icmp_ln40_fu_394_p2 = ap_const_lv1_0)) then 
                    r_fu_144 <= select_ln40_4_fu_497_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    r_fu_144 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln40_fu_394_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln49_reg_1169 <= and_ln49_fu_527_p2;
                and_ln88_1_reg_1173 <= and_ln88_1_fu_555_p2;
                gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_reg_1152 <= zext_ln42_fu_505_p1(10 - 1 downto 0);
                gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_reg_1146 <= zext_ln42_fu_505_p1(10 - 1 downto 0);
                gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_reg_1140 <= zext_ln42_fu_505_p1(10 - 1 downto 0);
                gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ad_reg_1158 <= zext_ln42_fu_505_p1(10 - 1 downto 0);
                tmp_35_reg_1164 <= select_ln40_fu_421_p3(10 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln88_1_reg_1173_pp0_iter1_reg <= and_ln88_1_reg_1173;
                and_ln98_reg_1177_pp0_iter1_reg <= and_ln98_reg_1177;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln40_reg_1136 <= icmp_ln40_fu_394_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln88_1_fu_555_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln40_fu_394_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln98_reg_1177 <= and_ln98_fu_577_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                conv_i_i_i35086_i_fu_152 <= ap_phi_mux_conv_i_i_i35087_i_phi_fu_322_p4;
                conv_i_i_i350_188_i_fu_156 <= ap_phi_mux_conv_i_i_i350_189_i_phi_fu_311_p4;
                conv_i_i_i350_3100_i_fu_172 <= ap_phi_mux_conv_i_i_i350_3101_i_phi_fu_289_p4;
                conv_i_i_i350_4107_i_fu_176 <= ap_phi_mux_conv_i_i_i350_4108_i_phi_fu_277_p4;
                empty_59_fu_128 <= p_0_0_0604_2_291_i_fu_160;
                empty_60_fu_164 <= empty_61_fu_168;
                empty_61_fu_168 <= ap_phi_mux_empty_62_phi_fu_300_p4;
                p_0_0_0604_1_373_i_fu_124 <= conv_i_i_i350_188_i_fu_156;
                p_0_0_0604_2_291_i_fu_160 <= empty_60_fu_164;
                p_0_0_0604_36070_i_fu_120 <= conv_i_i_i35086_i_fu_152;
                p_0_0_0604_3_398_i_fu_132 <= conv_i_i_i350_3100_i_fu_172;
                p_0_0_0604_4_3105_i_fu_136 <= conv_i_i_i350_4107_i_fu_176;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln88_1_reg_1173) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln1303_4_reg_1192 <= select_ln1303_4_fu_904_p3;
                tmp_37_reg_1186 <= x_grad_V_fu_782_p2(31 downto 31);
                    x_grad_V_reg_1181(31 downto 11) <= x_grad_V_fu_782_p2(31 downto 11);
            end if;
        end if;
    end process;
    x_grad_V_reg_1181(10 downto 0) <= "00000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln40_1_fu_400_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv19_1));
    add_ln40_fu_409_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_r_2) + unsigned(ap_const_lv9_1));
    add_ln42_fu_583_p2 <= std_logic_vector(unsigned(select_ln40_fu_421_p3) + unsigned(ap_const_lv11_1));
    and_ln49_fu_527_p2 <= (xor_ln49_fu_521_p2 and select_ln40_1_fu_435_p3);
    and_ln88_1_fu_555_p2 <= (select_ln40_3_fu_489_p3 and and_ln88_2_fu_549_p2);
    and_ln88_2_fu_549_p2 <= (xor_ln49_fu_521_p2 and icmp_ln88_fu_543_p2);
    and_ln88_3_fu_483_p2 <= (icmp46_fu_477_p2 and cmp27_i_mid1_fu_429_p2);
    and_ln88_fu_388_p2 <= (icmp31_fu_382_p2 and cmp27_i_fu_350_p2);
    and_ln98_fu_577_p2 <= (select_ln40_2_fu_459_p3 and icmp_ln98_fu_571_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, frame3_a_V_empty_n, ap_predicate_op115_read_state2, gradient_x_V_full_n, and_ln88_1_reg_1173_pp0_iter1_reg, ap_predicate_op183_write_state3, gradient_y_V_full_n, ap_predicate_op184_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op115_read_state2 = ap_const_boolean_1) and (frame3_a_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op184_write_state3 = ap_const_boolean_1) and (gradient_y_V_full_n = ap_const_logic_0)) or ((gradient_y_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg)) or ((ap_predicate_op183_write_state3 = ap_const_boolean_1) and (gradient_x_V_full_n = ap_const_logic_0)) or ((gradient_x_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, frame3_a_V_empty_n, ap_predicate_op115_read_state2, gradient_x_V_full_n, and_ln88_1_reg_1173_pp0_iter1_reg, ap_predicate_op183_write_state3, gradient_y_V_full_n, ap_predicate_op184_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op115_read_state2 = ap_const_boolean_1) and (frame3_a_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op184_write_state3 = ap_const_boolean_1) and (gradient_y_V_full_n = ap_const_logic_0)) or ((gradient_y_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg)) or ((ap_predicate_op183_write_state3 = ap_const_boolean_1) and (gradient_x_V_full_n = ap_const_logic_0)) or ((gradient_x_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, frame3_a_V_empty_n, ap_predicate_op115_read_state2, gradient_x_V_full_n, and_ln88_1_reg_1173_pp0_iter1_reg, ap_predicate_op183_write_state3, gradient_y_V_full_n, ap_predicate_op184_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op115_read_state2 = ap_const_boolean_1) and (frame3_a_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op184_write_state3 = ap_const_boolean_1) and (gradient_y_V_full_n = ap_const_logic_0)) or ((gradient_y_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg)) or ((ap_predicate_op183_write_state3 = ap_const_boolean_1) and (gradient_x_V_full_n = ap_const_logic_0)) or ((gradient_x_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(frame3_a_V_empty_n, ap_predicate_op115_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op115_read_state2 = ap_const_boolean_1) and (frame3_a_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(gradient_x_V_full_n, and_ln88_1_reg_1173_pp0_iter1_reg, ap_predicate_op183_write_state3, gradient_y_V_full_n, ap_predicate_op184_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((ap_predicate_op184_write_state3 = ap_const_boolean_1) and (gradient_y_V_full_n = ap_const_logic_0)) or ((gradient_y_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg)) or ((ap_predicate_op183_write_state3 = ap_const_boolean_1) and (gradient_x_V_full_n = ap_const_logic_0)) or ((gradient_x_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg)));
    end process;


    ap_condition_245_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_245 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_281_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln40_reg_1136, ap_block_pp0_stage0_11001)
    begin
                ap_condition_281 <= ((icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_753_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln40_reg_1136, ap_block_pp0_stage0)
    begin
                ap_condition_753 <= ((icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln40_fu_394_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln40_fu_394_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln40_reg_1136, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln40_reg_1136 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_conv_i_i_i35087_i_phi_fu_322_p4_assign_proc : process(icmp_ln40_reg_1136, and_ln49_reg_1169, gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_q1, ap_phi_reg_pp0_iter1_conv_i_i_i35087_i_reg_318)
    begin
        if (((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0))) then 
            ap_phi_mux_conv_i_i_i35087_i_phi_fu_322_p4 <= gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_q1(27 downto 11);
        else 
            ap_phi_mux_conv_i_i_i35087_i_phi_fu_322_p4 <= ap_phi_reg_pp0_iter1_conv_i_i_i35087_i_reg_318;
        end if; 
    end process;


    ap_phi_mux_conv_i_i_i350_189_i_phi_fu_311_p4_assign_proc : process(icmp_ln40_reg_1136, and_ln49_reg_1169, gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_q1, ap_phi_reg_pp0_iter1_conv_i_i_i350_189_i_reg_307)
    begin
        if (((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0))) then 
            ap_phi_mux_conv_i_i_i350_189_i_phi_fu_311_p4 <= gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_q1(27 downto 11);
        else 
            ap_phi_mux_conv_i_i_i350_189_i_phi_fu_311_p4 <= ap_phi_reg_pp0_iter1_conv_i_i_i350_189_i_reg_307;
        end if; 
    end process;


    ap_phi_mux_conv_i_i_i350_3101_i_phi_fu_289_p4_assign_proc : process(icmp_ln40_reg_1136, and_ln49_reg_1169, gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_q1, ap_phi_reg_pp0_iter1_conv_i_i_i350_3101_i_reg_285)
    begin
        if (((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0))) then 
            ap_phi_mux_conv_i_i_i350_3101_i_phi_fu_289_p4 <= gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_q1(27 downto 11);
        else 
            ap_phi_mux_conv_i_i_i350_3101_i_phi_fu_289_p4 <= ap_phi_reg_pp0_iter1_conv_i_i_i350_3101_i_reg_285;
        end if; 
    end process;


    ap_phi_mux_conv_i_i_i350_4108_i_phi_fu_277_p4_assign_proc : process(frame3_a_V_dout, icmp_ln40_reg_1136, and_ln49_reg_1169, ap_phi_reg_pp0_iter1_conv_i_i_i350_4108_i_reg_273)
    begin
        if (((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0))) then 
            ap_phi_mux_conv_i_i_i350_4108_i_phi_fu_277_p4 <= frame3_a_V_dout;
        else 
            ap_phi_mux_conv_i_i_i350_4108_i_phi_fu_277_p4 <= ap_phi_reg_pp0_iter1_conv_i_i_i350_4108_i_reg_273;
        end if; 
    end process;


    ap_phi_mux_empty_62_phi_fu_300_p4_assign_proc : process(icmp_ln40_reg_1136, and_ln49_reg_1169, gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_q1, ap_phi_reg_pp0_iter1_empty_62_reg_296)
    begin
        if (((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0))) then 
            ap_phi_mux_empty_62_phi_fu_300_p4 <= gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_q1(27 downto 11);
        else 
            ap_phi_mux_empty_62_phi_fu_300_p4 <= ap_phi_reg_pp0_iter1_empty_62_reg_296;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_conv_i_i_i35087_i_reg_318 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_conv_i_i_i350_189_i_reg_307 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_conv_i_i_i350_3101_i_reg_285 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_conv_i_i_i350_4108_i_reg_273 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_62_reg_296 <= "XXXXXXXXXXXXXXXXX";

    ap_predicate_op115_read_state2_assign_proc : process(icmp_ln40_reg_1136, and_ln49_reg_1169)
    begin
                ap_predicate_op115_read_state2 <= ((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0));
    end process;


    ap_predicate_op183_write_state3_assign_proc : process(and_ln88_1_reg_1173_pp0_iter1_reg, and_ln98_reg_1177_pp0_iter1_reg)
    begin
                ap_predicate_op183_write_state3 <= ((ap_const_lv1_1 = and_ln98_reg_1177_pp0_iter1_reg) and (ap_const_lv1_0 = and_ln88_1_reg_1173_pp0_iter1_reg));
    end process;


    ap_predicate_op184_write_state3_assign_proc : process(and_ln88_1_reg_1173_pp0_iter1_reg, and_ln98_reg_1177_pp0_iter1_reg)
    begin
                ap_predicate_op184_write_state3 <= ((ap_const_lv1_1 = and_ln98_reg_1177_pp0_iter1_reg) and (ap_const_lv1_0 = and_ln88_1_reg_1173_pp0_iter1_reg));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_c_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, c_fu_140, ap_loop_init, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_c_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_c_load <= c_fu_140;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_148, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv19_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_148;
        end if; 
    end process;


    ap_sig_allocacmp_r_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, r_fu_144, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_r_2 <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_r_2 <= r_fu_144;
        end if; 
    end process;

    cmp27_i_fu_350_p2 <= "1" when (unsigned(ap_sig_allocacmp_r_2) < unsigned(ap_const_lv9_1B4)) else "0";
    cmp27_i_mid1_fu_429_p2 <= "1" when (unsigned(add_ln40_fu_409_p2) < unsigned(ap_const_lv9_1B4)) else "0";

    frame3_a_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, frame3_a_V_empty_n, ap_predicate_op115_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op115_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            frame3_a_V_blk_n <= frame3_a_V_empty_n;
        else 
            frame3_a_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    frame3_a_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op115_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op115_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            frame3_a_V_read <= ap_const_logic_1;
        else 
            frame3_a_V_read <= ap_const_logic_0;
        end if; 
    end process;


    gradient_x_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, gradient_x_V_full_n, and_ln88_1_reg_1173_pp0_iter1_reg, ap_predicate_op183_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op183_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            gradient_x_V_blk_n <= gradient_x_V_full_n;
        else 
            gradient_x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    gradient_x_V_din_assign_proc : process(ap_enable_reg_pp0_iter2, and_ln88_1_reg_1173_pp0_iter1_reg, ap_predicate_op183_write_state3, ap_block_pp0_stage0_01001, select_ln1303_2_fu_1028_p3)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg)) then 
                gradient_x_V_din <= select_ln1303_2_fu_1028_p3;
            elsif ((ap_predicate_op183_write_state3 = ap_const_boolean_1)) then 
                gradient_x_V_din <= ap_const_lv32_0;
            else 
                gradient_x_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            gradient_x_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gradient_x_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, and_ln88_1_reg_1173_pp0_iter1_reg, ap_predicate_op183_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op183_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            gradient_x_V_write <= ap_const_logic_1;
        else 
            gradient_x_V_write <= ap_const_logic_0;
        end if; 
    end process;

    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_address1 <= zext_ln42_fu_505_p1(10 - 1 downto 0);

    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln40_reg_1136, and_ln49_reg_1169, ap_block_pp0_stage0_11001, tmp_35_reg_1164)
    begin
        if ((((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_35_reg_1164 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce0 <= ap_const_logic_1;
        else 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce1 <= ap_const_logic_1;
        else 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln40_reg_1136, and_ln49_reg_1169, ap_block_pp0_stage0_11001, tmp_35_reg_1164)
    begin
        if ((((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_35_reg_1164 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_we0 <= ap_const_logic_1;
        else 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_address1 <= zext_ln42_fu_505_p1(10 - 1 downto 0);

    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln40_reg_1136, and_ln49_reg_1169, ap_block_pp0_stage0_11001, tmp_35_reg_1164)
    begin
        if ((((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_35_reg_1164 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce0 <= ap_const_logic_1;
        else 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce1 <= ap_const_logic_1;
        else 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln40_reg_1136, and_ln49_reg_1169, ap_block_pp0_stage0_11001, tmp_35_reg_1164)
    begin
        if ((((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_35_reg_1164 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_we0 <= ap_const_logic_1;
        else 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_address1 <= zext_ln42_fu_505_p1(10 - 1 downto 0);

    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln40_reg_1136, and_ln49_reg_1169, ap_block_pp0_stage0_11001, tmp_35_reg_1164)
    begin
        if ((((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_35_reg_1164 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce0 <= ap_const_logic_1;
        else 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce1 <= ap_const_logic_1;
        else 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln40_reg_1136, and_ln49_reg_1169, ap_block_pp0_stage0_11001, tmp_35_reg_1164)
    begin
        if ((((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_35_reg_1164 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_we0 <= ap_const_logic_1;
        else 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_address1 <= zext_ln42_fu_505_p1(10 - 1 downto 0);

    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln40_reg_1136, and_ln49_reg_1169, ap_block_pp0_stage0_11001, tmp_35_reg_1164)
    begin
        if ((((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_35_reg_1164 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce0 <= ap_const_logic_1;
        else 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce1 <= ap_const_logic_1;
        else 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_d0_assign_proc : process(and_ln49_reg_1169, tmp_35_reg_1164, trunc_ln60_fu_635_p1, shl_ln_fu_645_p3, ap_condition_753)
    begin
        if ((ap_const_boolean_1 = ap_condition_753)) then
            if ((ap_const_lv1_1 = and_ln49_reg_1169)) then 
                gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_d0 <= shl_ln_fu_645_p3;
            elsif (((ap_const_lv1_0 = and_ln49_reg_1169) and (tmp_35_reg_1164 = ap_const_lv1_0))) then 
                gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_d0 <= trunc_ln60_fu_635_p1;
            else 
                gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln40_reg_1136, and_ln49_reg_1169, ap_block_pp0_stage0_11001, tmp_35_reg_1164)
    begin
        if ((((ap_const_lv1_1 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln49_reg_1169) and (icmp_ln40_reg_1136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_35_reg_1164 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_we0 <= ap_const_logic_1;
        else 
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gradient_y_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, and_ln88_1_reg_1173_pp0_iter1_reg, gradient_y_V_full_n, ap_predicate_op184_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op184_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            gradient_y_V_blk_n <= gradient_y_V_full_n;
        else 
            gradient_y_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    gradient_y_V_din_assign_proc : process(ap_enable_reg_pp0_iter2, and_ln88_1_reg_1173_pp0_iter1_reg, ap_predicate_op184_write_state3, select_ln1303_4_reg_1192, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg)) then 
                gradient_y_V_din <= select_ln1303_4_reg_1192;
            elsif ((ap_predicate_op184_write_state3 = ap_const_boolean_1)) then 
                gradient_y_V_din <= ap_const_lv32_0;
            else 
                gradient_y_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            gradient_y_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gradient_y_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, and_ln88_1_reg_1173_pp0_iter1_reg, ap_predicate_op184_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_lv1_1 = and_ln88_1_reg_1173_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op184_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            gradient_y_V_write <= ap_const_logic_1;
        else 
            gradient_y_V_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp31_fu_382_p2 <= "0" when (tmp_32_fu_372_p4 = ap_const_lv7_0) else "1";
    icmp43_fu_453_p2 <= "0" when (tmp_33_fu_443_p4 = ap_const_lv8_0) else "1";
    icmp46_fu_477_p2 <= "0" when (tmp_34_fu_467_p4 = ap_const_lv7_0) else "1";
    icmp_fu_366_p2 <= "0" when (tmp_30_fu_356_p4 = ap_const_lv8_0) else "1";
    icmp_ln40_fu_394_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv19_6DB6C) else "0";
    icmp_ln42_fu_415_p2 <= "1" when (ap_sig_allocacmp_c_load = ap_const_lv11_402) else "0";
    icmp_ln88_fu_543_p2 <= "0" when (tmp_36_fu_533_p4 = ap_const_lv9_0) else "1";
    icmp_ln98_fu_571_p2 <= "0" when (tmp_43_fu_561_p4 = ap_const_lv10_0) else "1";
    mul_ln1303_1_fu_842_p1 <= ap_const_lv65_155555556(34 - 1 downto 0);
    mul_ln1303_fu_975_p1 <= ap_const_lv65_155555556(34 - 1 downto 0);
    p_0_0_0604_36070_cast_i_fu_726_p0 <= p_0_0_0604_36070_i_fu_120;
        p_0_0_0604_36070_cast_i_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_0_0604_36070_cast_i_fu_726_p0),18));

    p_0_0_0604_4_3105_cast_i_fu_788_p0 <= p_0_0_0604_4_3105_i_fu_136;
        p_0_0_0604_4_3105_cast_i_fu_788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_0_0604_4_3105_cast_i_fu_788_p0),18));

    p_cast24_i_fu_722_p0 <= empty_59_fu_128;
        p_cast24_i_fu_722_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast24_i_fu_722_p0),18));

        p_cast25_i_fu_746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_empty_62_phi_fu_300_p4),18));


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln1303_2_fu_1028_p3 <= 
        sub_ln1303_2_fu_1022_p2 when (tmp_37_reg_1186(0) = '1') else 
        sext_ln1303_3_fu_1007_p1;
    select_ln1303_4_fu_904_p3 <= 
        sub_ln1303_4_fu_898_p2 when (tmp_40_fu_854_p3(0) = '1') else 
        sext_ln1303_6_fu_882_p1;
    select_ln1303_5_fu_1011_p3 <= 
        tmp_38_fu_987_p4 when (tmp_37_reg_1186(0) = '1') else 
        tmp_39_fu_997_p4;
    select_ln1303_fu_886_p3 <= 
        tmp_41_fu_862_p4 when (tmp_40_fu_854_p3(0) = '1') else 
        tmp_42_fu_872_p4;
    select_ln40_1_fu_435_p3 <= 
        cmp27_i_mid1_fu_429_p2 when (icmp_ln42_fu_415_p2(0) = '1') else 
        cmp27_i_fu_350_p2;
    select_ln40_2_fu_459_p3 <= 
        icmp43_fu_453_p2 when (icmp_ln42_fu_415_p2(0) = '1') else 
        icmp_fu_366_p2;
    select_ln40_3_fu_489_p3 <= 
        and_ln88_3_fu_483_p2 when (icmp_ln42_fu_415_p2(0) = '1') else 
        and_ln88_fu_388_p2;
    select_ln40_4_fu_497_p3 <= 
        add_ln40_fu_409_p2 when (icmp_ln42_fu_415_p2(0) = '1') else 
        ap_sig_allocacmp_r_2;
    select_ln40_fu_421_p3 <= 
        ap_const_lv11_0 when (icmp_ln42_fu_415_p2(0) = '1') else 
        ap_sig_allocacmp_c_load;
    select_ln51_fu_628_p3 <= 
        empty_fu_116 when (tmp_35_reg_1164(0) = '1') else 
        ap_const_lv32_0;
        sext_ln1303_3_fu_1007_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_39_fu_997_p4),32));

        sext_ln1303_4_fu_1018_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1303_5_fu_1011_p3),32));

        sext_ln1303_6_fu_882_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_42_fu_872_p4),32));

        sext_ln1303_7_fu_894_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1303_fu_886_p3),32));

        sext_ln57_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_645_p3),32));

    sext_ln813_2_i_fu_730_p0 <= p_0_0_0604_2_291_i_fu_160;
        sext_ln813_2_i_fu_730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln813_2_i_fu_730_p0),18));

    sext_ln813_3_i_fu_734_p0 <= p_0_0_0604_1_373_i_fu_124;
        sext_ln813_3_i_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln813_3_i_fu_734_p0),18));

    sext_ln813_4_i_fu_738_p0 <= empty_61_fu_168;
        sext_ln813_4_i_fu_738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln813_4_i_fu_738_p0),18));

    sext_ln813_5_i_fu_742_p0 <= p_0_0_0604_3_398_i_fu_132;
        sext_ln813_5_i_fu_742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln813_5_i_fu_742_p0),18));

    shl_ln_fu_645_p3 <= (frame3_a_V_dout & ap_const_lv11_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1303_2_fu_1022_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sext_ln1303_4_fu_1018_p1));
    sub_ln1303_3_fu_848_p2 <= std_logic_vector(unsigned(ap_const_lv65_0) - unsigned(mul_ln1303_1_fu_842_p2));
    sub_ln1303_4_fu_898_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sext_ln1303_7_fu_894_p1));
    sub_ln1303_fu_981_p2 <= std_logic_vector(unsigned(ap_const_lv65_0) - unsigned(mul_ln1303_fu_975_p2));
        tmp15_i_fu_764_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_756_p3),32));

    tmp17_i_fu_768_p2 <= std_logic_vector(signed(sext_ln813_4_i_fu_738_p1) - signed(sext_ln813_2_i_fu_730_p1));
    tmp18_i_fu_774_p3 <= (tmp17_i_fu_768_p2 & ap_const_lv14_0);
    tmp20_i_fu_792_p2 <= std_logic_vector(signed(sext_ln813_5_i_fu_742_p1) - signed(sext_ln813_3_i_fu_734_p1));
    tmp21_i_fu_798_p3 <= (tmp20_i_fu_792_p2 & ap_const_lv14_0);
    tmp23_i_fu_806_p2 <= std_logic_vector(signed(p_0_0_0604_36070_cast_i_fu_726_p1) - signed(p_0_0_0604_4_3105_cast_i_fu_788_p1));
        tmp24_i_fu_820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_812_p3),32));

    tmp_30_fu_356_p4 <= ap_sig_allocacmp_r_2(8 downto 1);
    tmp_32_fu_372_p4 <= ap_sig_allocacmp_r_2(8 downto 2);
    tmp_33_fu_443_p4 <= add_ln40_fu_409_p2(8 downto 1);
    tmp_34_fu_467_p4 <= add_ln40_fu_409_p2(8 downto 2);
    tmp_35_fu_513_p3 <= select_ln40_fu_421_p3(10 downto 10);
    tmp_36_fu_533_p4 <= select_ln40_fu_421_p3(10 downto 2);
    tmp_38_fu_987_p4 <= sub_ln1303_fu_981_p2(64 downto 36);
    tmp_39_fu_997_p4 <= mul_ln1303_fu_975_p2(64 downto 36);
    tmp_40_fu_854_p3 <= y_grad_V_fu_824_p2(31 downto 31);
    tmp_41_fu_862_p4 <= sub_ln1303_3_fu_848_p2(64 downto 36);
    tmp_42_fu_872_p4 <= mul_ln1303_1_fu_842_p2(64 downto 36);
    tmp_43_fu_561_p4 <= select_ln40_fu_421_p3(10 downto 1);
    tmp_fu_756_p3 <= (tmp_i_fu_750_p2 & ap_const_lv11_0);
    tmp_i_fu_750_p2 <= std_logic_vector(signed(p_cast24_i_fu_722_p1) - signed(p_cast25_i_fu_746_p1));
    tmp_s_fu_812_p3 <= (tmp23_i_fu_806_p2 & ap_const_lv11_0);
    trunc_ln60_fu_635_p1 <= select_ln51_fu_628_p3(28 - 1 downto 0);
    x_grad_V_fu_782_p2 <= std_logic_vector(signed(tmp15_i_fu_764_p1) + signed(tmp18_i_fu_774_p3));
    xor_ln49_fu_521_p2 <= (tmp_35_fu_513_p3 xor ap_const_lv1_1);
    y_grad_V_fu_824_p2 <= std_logic_vector(signed(tmp24_i_fu_820_p1) + signed(tmp21_i_fu_798_p3));
    zext_ln42_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln40_fu_421_p3),64));
end behav;
