/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* but1 */
#define but1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define but1__0__MASK 0x04u
#define but1__0__PC CYREG_PRT2_PC2
#define but1__0__PORT 2u
#define but1__0__SHIFT 2u
#define but1__AG CYREG_PRT2_AG
#define but1__AMUX CYREG_PRT2_AMUX
#define but1__BIE CYREG_PRT2_BIE
#define but1__BIT_MASK CYREG_PRT2_BIT_MASK
#define but1__BYP CYREG_PRT2_BYP
#define but1__CTL CYREG_PRT2_CTL
#define but1__DM0 CYREG_PRT2_DM0
#define but1__DM1 CYREG_PRT2_DM1
#define but1__DM2 CYREG_PRT2_DM2
#define but1__DR CYREG_PRT2_DR
#define but1__INP_DIS CYREG_PRT2_INP_DIS
#define but1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define but1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define but1__LCD_EN CYREG_PRT2_LCD_EN
#define but1__MASK 0x04u
#define but1__PORT 2u
#define but1__PRT CYREG_PRT2_PRT
#define but1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define but1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define but1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define but1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define but1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define but1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define but1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define but1__PS CYREG_PRT2_PS
#define but1__SHIFT 2u
#define but1__SLW CYREG_PRT2_SLW
#define but1_isr_neg__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define but1_isr_neg__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define but1_isr_neg__INTC_MASK 0x04u
#define but1_isr_neg__INTC_NUMBER 2u
#define but1_isr_neg__INTC_PRIOR_NUM 7u
#define but1_isr_neg__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define but1_isr_neg__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define but1_isr_neg__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define but1_isr_pos__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define but1_isr_pos__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define but1_isr_pos__INTC_MASK 0x08u
#define but1_isr_pos__INTC_NUMBER 3u
#define but1_isr_pos__INTC_PRIOR_NUM 7u
#define but1_isr_pos__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define but1_isr_pos__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define but1_isr_pos__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* but2 */
#define but2__0__INTTYPE CYREG_PICU2_INTTYPE3
#define but2__0__MASK 0x08u
#define but2__0__PC CYREG_PRT2_PC3
#define but2__0__PORT 2u
#define but2__0__SHIFT 3u
#define but2__AG CYREG_PRT2_AG
#define but2__AMUX CYREG_PRT2_AMUX
#define but2__BIE CYREG_PRT2_BIE
#define but2__BIT_MASK CYREG_PRT2_BIT_MASK
#define but2__BYP CYREG_PRT2_BYP
#define but2__CTL CYREG_PRT2_CTL
#define but2__DM0 CYREG_PRT2_DM0
#define but2__DM1 CYREG_PRT2_DM1
#define but2__DM2 CYREG_PRT2_DM2
#define but2__DR CYREG_PRT2_DR
#define but2__INP_DIS CYREG_PRT2_INP_DIS
#define but2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define but2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define but2__LCD_EN CYREG_PRT2_LCD_EN
#define but2__MASK 0x08u
#define but2__PORT 2u
#define but2__PRT CYREG_PRT2_PRT
#define but2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define but2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define but2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define but2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define but2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define but2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define but2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define but2__PS CYREG_PRT2_PS
#define but2__SHIFT 3u
#define but2__SLW CYREG_PRT2_SLW
#define but2_isr_neg__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define but2_isr_neg__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define but2_isr_neg__INTC_MASK 0x10u
#define but2_isr_neg__INTC_NUMBER 4u
#define but2_isr_neg__INTC_PRIOR_NUM 7u
#define but2_isr_neg__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define but2_isr_neg__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define but2_isr_neg__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define but2_isr_pos__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define but2_isr_pos__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define but2_isr_pos__INTC_MASK 0x20u
#define but2_isr_pos__INTC_NUMBER 5u
#define but2_isr_pos__INTC_PRIOR_NUM 7u
#define but2_isr_pos__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define but2_isr_pos__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define but2_isr_pos__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* but3 */
#define but3__0__INTTYPE CYREG_PICU2_INTTYPE4
#define but3__0__MASK 0x10u
#define but3__0__PC CYREG_PRT2_PC4
#define but3__0__PORT 2u
#define but3__0__SHIFT 4u
#define but3__AG CYREG_PRT2_AG
#define but3__AMUX CYREG_PRT2_AMUX
#define but3__BIE CYREG_PRT2_BIE
#define but3__BIT_MASK CYREG_PRT2_BIT_MASK
#define but3__BYP CYREG_PRT2_BYP
#define but3__CTL CYREG_PRT2_CTL
#define but3__DM0 CYREG_PRT2_DM0
#define but3__DM1 CYREG_PRT2_DM1
#define but3__DM2 CYREG_PRT2_DM2
#define but3__DR CYREG_PRT2_DR
#define but3__INP_DIS CYREG_PRT2_INP_DIS
#define but3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define but3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define but3__LCD_EN CYREG_PRT2_LCD_EN
#define but3__MASK 0x10u
#define but3__PORT 2u
#define but3__PRT CYREG_PRT2_PRT
#define but3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define but3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define but3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define but3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define but3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define but3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define but3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define but3__PS CYREG_PRT2_PS
#define but3__SHIFT 4u
#define but3__SLW CYREG_PRT2_SLW
#define but3_isr_neg__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define but3_isr_neg__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define but3_isr_neg__INTC_MASK 0x40u
#define but3_isr_neg__INTC_NUMBER 6u
#define but3_isr_neg__INTC_PRIOR_NUM 7u
#define but3_isr_neg__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define but3_isr_neg__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define but3_isr_neg__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define but3_isr_pos__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define but3_isr_pos__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define but3_isr_pos__INTC_MASK 0x100u
#define but3_isr_pos__INTC_NUMBER 8u
#define but3_isr_pos__INTC_PRIOR_NUM 7u
#define but3_isr_pos__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define but3_isr_pos__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define but3_isr_pos__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB11_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB11_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* ADC_isr */
#define ADC_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_isr__INTC_MASK 0x20000000u
#define ADC_isr__INTC_NUMBER 29u
#define ADC_isr__INTC_PRIOR_NUM 7u
#define ADC_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* analogX */
#define analogX__0__INTTYPE CYREG_PICU1_INTTYPE6
#define analogX__0__MASK 0x40u
#define analogX__0__PC CYREG_PRT1_PC6
#define analogX__0__PORT 1u
#define analogX__0__SHIFT 6u
#define analogX__AG CYREG_PRT1_AG
#define analogX__AMUX CYREG_PRT1_AMUX
#define analogX__BIE CYREG_PRT1_BIE
#define analogX__BIT_MASK CYREG_PRT1_BIT_MASK
#define analogX__BYP CYREG_PRT1_BYP
#define analogX__CTL CYREG_PRT1_CTL
#define analogX__DM0 CYREG_PRT1_DM0
#define analogX__DM1 CYREG_PRT1_DM1
#define analogX__DM2 CYREG_PRT1_DM2
#define analogX__DR CYREG_PRT1_DR
#define analogX__INP_DIS CYREG_PRT1_INP_DIS
#define analogX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define analogX__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define analogX__LCD_EN CYREG_PRT1_LCD_EN
#define analogX__MASK 0x40u
#define analogX__PORT 1u
#define analogX__PRT CYREG_PRT1_PRT
#define analogX__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define analogX__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define analogX__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define analogX__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define analogX__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define analogX__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define analogX__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define analogX__PS CYREG_PRT1_PS
#define analogX__SHIFT 6u
#define analogX__SLW CYREG_PRT1_SLW

/* analogY */
#define analogY__0__INTTYPE CYREG_PICU1_INTTYPE7
#define analogY__0__MASK 0x80u
#define analogY__0__PC CYREG_PRT1_PC7
#define analogY__0__PORT 1u
#define analogY__0__SHIFT 7u
#define analogY__AG CYREG_PRT1_AG
#define analogY__AMUX CYREG_PRT1_AMUX
#define analogY__BIE CYREG_PRT1_BIE
#define analogY__BIT_MASK CYREG_PRT1_BIT_MASK
#define analogY__BYP CYREG_PRT1_BYP
#define analogY__CTL CYREG_PRT1_CTL
#define analogY__DM0 CYREG_PRT1_DM0
#define analogY__DM1 CYREG_PRT1_DM1
#define analogY__DM2 CYREG_PRT1_DM2
#define analogY__DR CYREG_PRT1_DR
#define analogY__INP_DIS CYREG_PRT1_INP_DIS
#define analogY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define analogY__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define analogY__LCD_EN CYREG_PRT1_LCD_EN
#define analogY__MASK 0x80u
#define analogY__PORT 1u
#define analogY__PRT CYREG_PRT1_PRT
#define analogY__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define analogY__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define analogY__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define analogY__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define analogY__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define analogY__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define analogY__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define analogY__PS CYREG_PRT1_PS
#define analogY__SHIFT 7u
#define analogY__SLW CYREG_PRT1_SLW

/* P00_Vout */
#define P00_Vout__0__INTTYPE CYREG_PICU3_INTTYPE6
#define P00_Vout__0__MASK 0x40u
#define P00_Vout__0__PC CYREG_PRT3_PC6
#define P00_Vout__0__PORT 3u
#define P00_Vout__0__SHIFT 6u
#define P00_Vout__AG CYREG_PRT3_AG
#define P00_Vout__AMUX CYREG_PRT3_AMUX
#define P00_Vout__BIE CYREG_PRT3_BIE
#define P00_Vout__BIT_MASK CYREG_PRT3_BIT_MASK
#define P00_Vout__BYP CYREG_PRT3_BYP
#define P00_Vout__CTL CYREG_PRT3_CTL
#define P00_Vout__DM0 CYREG_PRT3_DM0
#define P00_Vout__DM1 CYREG_PRT3_DM1
#define P00_Vout__DM2 CYREG_PRT3_DM2
#define P00_Vout__DR CYREG_PRT3_DR
#define P00_Vout__INP_DIS CYREG_PRT3_INP_DIS
#define P00_Vout__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P00_Vout__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P00_Vout__LCD_EN CYREG_PRT3_LCD_EN
#define P00_Vout__MASK 0x40u
#define P00_Vout__PORT 3u
#define P00_Vout__PRT CYREG_PRT3_PRT
#define P00_Vout__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P00_Vout__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P00_Vout__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P00_Vout__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P00_Vout__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P00_Vout__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P00_Vout__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P00_Vout__PS CYREG_PRT3_PS
#define P00_Vout__SHIFT 6u
#define P00_Vout__SLW CYREG_PRT3_SLW

/* isr_Echo */
#define isr_Echo__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Echo__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Echo__INTC_MASK 0x80u
#define isr_Echo__INTC_NUMBER 7u
#define isr_Echo__INTC_PRIOR_NUM 7u
#define isr_Echo__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_Echo__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Echo__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* analogADC */
#define analogADC_DEC__COHER CYREG_DEC_COHER
#define analogADC_DEC__CR CYREG_DEC_CR
#define analogADC_DEC__DR1 CYREG_DEC_DR1
#define analogADC_DEC__DR2 CYREG_DEC_DR2
#define analogADC_DEC__DR2H CYREG_DEC_DR2H
#define analogADC_DEC__GCOR CYREG_DEC_GCOR
#define analogADC_DEC__GCORH CYREG_DEC_GCORH
#define analogADC_DEC__GVAL CYREG_DEC_GVAL
#define analogADC_DEC__OCOR CYREG_DEC_OCOR
#define analogADC_DEC__OCORH CYREG_DEC_OCORH
#define analogADC_DEC__OCORM CYREG_DEC_OCORM
#define analogADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define analogADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define analogADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define analogADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define analogADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define analogADC_DEC__PM_ACT_MSK 0x01u
#define analogADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define analogADC_DEC__PM_STBY_MSK 0x01u
#define analogADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define analogADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define analogADC_DEC__SR CYREG_DEC_SR
#define analogADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define analogADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define analogADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define analogADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define analogADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define analogADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define analogADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define analogADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define analogADC_DSM__BUF0 CYREG_DSM0_BUF0
#define analogADC_DSM__BUF1 CYREG_DSM0_BUF1
#define analogADC_DSM__BUF2 CYREG_DSM0_BUF2
#define analogADC_DSM__BUF3 CYREG_DSM0_BUF3
#define analogADC_DSM__CLK CYREG_DSM0_CLK
#define analogADC_DSM__CR0 CYREG_DSM0_CR0
#define analogADC_DSM__CR1 CYREG_DSM0_CR1
#define analogADC_DSM__CR10 CYREG_DSM0_CR10
#define analogADC_DSM__CR11 CYREG_DSM0_CR11
#define analogADC_DSM__CR12 CYREG_DSM0_CR12
#define analogADC_DSM__CR13 CYREG_DSM0_CR13
#define analogADC_DSM__CR14 CYREG_DSM0_CR14
#define analogADC_DSM__CR15 CYREG_DSM0_CR15
#define analogADC_DSM__CR16 CYREG_DSM0_CR16
#define analogADC_DSM__CR17 CYREG_DSM0_CR17
#define analogADC_DSM__CR2 CYREG_DSM0_CR2
#define analogADC_DSM__CR3 CYREG_DSM0_CR3
#define analogADC_DSM__CR4 CYREG_DSM0_CR4
#define analogADC_DSM__CR5 CYREG_DSM0_CR5
#define analogADC_DSM__CR6 CYREG_DSM0_CR6
#define analogADC_DSM__CR7 CYREG_DSM0_CR7
#define analogADC_DSM__CR8 CYREG_DSM0_CR8
#define analogADC_DSM__CR9 CYREG_DSM0_CR9
#define analogADC_DSM__DEM0 CYREG_DSM0_DEM0
#define analogADC_DSM__DEM1 CYREG_DSM0_DEM1
#define analogADC_DSM__MISC CYREG_DSM0_MISC
#define analogADC_DSM__OUT0 CYREG_DSM0_OUT0
#define analogADC_DSM__OUT1 CYREG_DSM0_OUT1
#define analogADC_DSM__REF0 CYREG_DSM0_REF0
#define analogADC_DSM__REF1 CYREG_DSM0_REF1
#define analogADC_DSM__REF2 CYREG_DSM0_REF2
#define analogADC_DSM__REF3 CYREG_DSM0_REF3
#define analogADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define analogADC_DSM__SW0 CYREG_DSM0_SW0
#define analogADC_DSM__SW2 CYREG_DSM0_SW2
#define analogADC_DSM__SW3 CYREG_DSM0_SW3
#define analogADC_DSM__SW4 CYREG_DSM0_SW4
#define analogADC_DSM__SW6 CYREG_DSM0_SW6
#define analogADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define analogADC_DSM__TST0 CYREG_DSM0_TST0
#define analogADC_DSM__TST1 CYREG_DSM0_TST1
#define analogADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define analogADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define analogADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define analogADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define analogADC_Ext_CP_Clk__INDEX 0x00u
#define analogADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define analogADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define analogADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define analogADC_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define analogADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define analogADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define analogADC_IRQ__INTC_MASK 0x01u
#define analogADC_IRQ__INTC_NUMBER 0u
#define analogADC_IRQ__INTC_PRIOR_NUM 7u
#define analogADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define analogADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define analogADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define analogADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define analogADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define analogADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define analogADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define analogADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define analogADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define analogADC_theACLK__INDEX 0x00u
#define analogADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define analogADC_theACLK__PM_ACT_MSK 0x01u
#define analogADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define analogADC_theACLK__PM_STBY_MSK 0x01u

/* analogBut */
#define analogBut__0__INTTYPE CYREG_PICU1_INTTYPE5
#define analogBut__0__MASK 0x20u
#define analogBut__0__PC CYREG_PRT1_PC5
#define analogBut__0__PORT 1u
#define analogBut__0__SHIFT 5u
#define analogBut__AG CYREG_PRT1_AG
#define analogBut__AMUX CYREG_PRT1_AMUX
#define analogBut__BIE CYREG_PRT1_BIE
#define analogBut__BIT_MASK CYREG_PRT1_BIT_MASK
#define analogBut__BYP CYREG_PRT1_BYP
#define analogBut__CTL CYREG_PRT1_CTL
#define analogBut__DM0 CYREG_PRT1_DM0
#define analogBut__DM1 CYREG_PRT1_DM1
#define analogBut__DM2 CYREG_PRT1_DM2
#define analogBut__DR CYREG_PRT1_DR
#define analogBut__INP_DIS CYREG_PRT1_INP_DIS
#define analogBut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define analogBut__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define analogBut__LCD_EN CYREG_PRT1_LCD_EN
#define analogBut__MASK 0x20u
#define analogBut__PORT 1u
#define analogBut__PRT CYREG_PRT1_PRT
#define analogBut__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define analogBut__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define analogBut__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define analogBut__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define analogBut__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define analogBut__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define analogBut__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define analogBut__PS CYREG_PRT1_PS
#define analogBut__SHIFT 5u
#define analogBut__SLW CYREG_PRT1_SLW
#define analogBut_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define analogBut_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define analogBut_isr__INTC_MASK 0x02u
#define analogBut_isr__INTC_NUMBER 1u
#define analogBut_isr__INTC_PRIOR_NUM 7u
#define analogBut_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define analogBut_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define analogBut_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_Echo */
#define Clock_Echo__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_Echo__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_Echo__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_Echo__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Echo__INDEX 0x03u
#define Clock_Echo__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Echo__PM_ACT_MSK 0x08u
#define Clock_Echo__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Echo__PM_STBY_MSK 0x08u

/* Clock_Mode */
#define Clock_Mode__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_Mode__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_Mode__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_Mode__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Mode__INDEX 0x05u
#define Clock_Mode__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Mode__PM_ACT_MSK 0x20u
#define Clock_Mode__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Mode__PM_STBY_MSK 0x20u

/* Pin_Dice_1 */
#define Pin_Dice_1__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Pin_Dice_1__0__MASK 0x08u
#define Pin_Dice_1__0__PC CYREG_PRT12_PC3
#define Pin_Dice_1__0__PORT 12u
#define Pin_Dice_1__0__SHIFT 3u
#define Pin_Dice_1__AG CYREG_PRT12_AG
#define Pin_Dice_1__BIE CYREG_PRT12_BIE
#define Pin_Dice_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_Dice_1__BYP CYREG_PRT12_BYP
#define Pin_Dice_1__DM0 CYREG_PRT12_DM0
#define Pin_Dice_1__DM1 CYREG_PRT12_DM1
#define Pin_Dice_1__DM2 CYREG_PRT12_DM2
#define Pin_Dice_1__DR CYREG_PRT12_DR
#define Pin_Dice_1__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_Dice_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_Dice_1__MASK 0x08u
#define Pin_Dice_1__PORT 12u
#define Pin_Dice_1__PRT CYREG_PRT12_PRT
#define Pin_Dice_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_Dice_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_Dice_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_Dice_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_Dice_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_Dice_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_Dice_1__PS CYREG_PRT12_PS
#define Pin_Dice_1__SHIFT 3u
#define Pin_Dice_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_Dice_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_Dice_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_Dice_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_Dice_1__SLW CYREG_PRT12_SLW

/* Pin_Dice_2 */
#define Pin_Dice_2__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Pin_Dice_2__0__MASK 0x20u
#define Pin_Dice_2__0__PC CYREG_PRT2_PC5
#define Pin_Dice_2__0__PORT 2u
#define Pin_Dice_2__0__SHIFT 5u
#define Pin_Dice_2__AG CYREG_PRT2_AG
#define Pin_Dice_2__AMUX CYREG_PRT2_AMUX
#define Pin_Dice_2__BIE CYREG_PRT2_BIE
#define Pin_Dice_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Dice_2__BYP CYREG_PRT2_BYP
#define Pin_Dice_2__CTL CYREG_PRT2_CTL
#define Pin_Dice_2__DM0 CYREG_PRT2_DM0
#define Pin_Dice_2__DM1 CYREG_PRT2_DM1
#define Pin_Dice_2__DM2 CYREG_PRT2_DM2
#define Pin_Dice_2__DR CYREG_PRT2_DR
#define Pin_Dice_2__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Dice_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Dice_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Dice_2__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Dice_2__MASK 0x20u
#define Pin_Dice_2__PORT 2u
#define Pin_Dice_2__PRT CYREG_PRT2_PRT
#define Pin_Dice_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Dice_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Dice_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Dice_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Dice_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Dice_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Dice_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Dice_2__PS CYREG_PRT2_PS
#define Pin_Dice_2__SHIFT 5u
#define Pin_Dice_2__SLW CYREG_PRT2_SLW

/* Timer_Echo */
#define Timer_Echo_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Echo_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Echo_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_Echo_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Timer_Echo_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Echo_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Echo_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Echo_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Echo_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_Echo_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB05_F1

/* Timer_Mode */
#define Timer_Mode_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_Mode_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_Mode_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_Mode_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_Mode_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_Mode_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_Mode_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_Mode_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_Mode_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_Mode_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_Mode_TimerHW__PM_ACT_MSK 0x01u
#define Timer_Mode_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_Mode_TimerHW__PM_STBY_MSK 0x01u
#define Timer_Mode_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_Mode_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_Mode_TimerHW__SR0 CYREG_TMR0_SR0

/* WaveDAC8_1 */
#define WaveDAC8_1_BuffAmp_ABuf__CR CYREG_OPAMP1_CR
#define WaveDAC8_1_BuffAmp_ABuf__MX CYREG_OPAMP1_MX
#define WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK 0x02u
#define WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK 0x02u
#define WaveDAC8_1_BuffAmp_ABuf__RSVD CYREG_OPAMP1_RSVD
#define WaveDAC8_1_BuffAmp_ABuf__SW CYREG_OPAMP1_SW
#define WaveDAC8_1_BuffAmp_ABuf__TR0 CYREG_OPAMP1_TR0
#define WaveDAC8_1_BuffAmp_ABuf__TR1 CYREG_OPAMP1_TR1
#define WaveDAC8_1_VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define WaveDAC8_1_VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define WaveDAC8_1_VDAC8_viDAC8__D CYREG_DAC3_D
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define WaveDAC8_1_VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define WaveDAC8_1_VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define WaveDAC8_1_VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define WaveDAC8_1_VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define WaveDAC8_1_VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define WaveDAC8_1_VDAC8_viDAC8__TR CYREG_DAC3_TR
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define WaveDAC8_1_VDAC8_viDAC8__TST CYREG_DAC3_TST
#define WaveDAC8_1_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_1_Wave1_DMA__DRQ_NUMBER 0u
#define WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave1_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL 0u
#define WaveDAC8_1_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_1_Wave2_DMA__DRQ_NUMBER 1u
#define WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave2_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL 0u

/* Pin_EchoTrig */
#define Pin_EchoTrig__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Pin_EchoTrig__0__MASK 0x01u
#define Pin_EchoTrig__0__PC CYREG_PRT3_PC0
#define Pin_EchoTrig__0__PORT 3u
#define Pin_EchoTrig__0__SHIFT 0u
#define Pin_EchoTrig__AG CYREG_PRT3_AG
#define Pin_EchoTrig__AMUX CYREG_PRT3_AMUX
#define Pin_EchoTrig__BIE CYREG_PRT3_BIE
#define Pin_EchoTrig__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_EchoTrig__BYP CYREG_PRT3_BYP
#define Pin_EchoTrig__CTL CYREG_PRT3_CTL
#define Pin_EchoTrig__DM0 CYREG_PRT3_DM0
#define Pin_EchoTrig__DM1 CYREG_PRT3_DM1
#define Pin_EchoTrig__DM2 CYREG_PRT3_DM2
#define Pin_EchoTrig__DR CYREG_PRT3_DR
#define Pin_EchoTrig__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_EchoTrig__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_EchoTrig__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_EchoTrig__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_EchoTrig__MASK 0x01u
#define Pin_EchoTrig__PORT 3u
#define Pin_EchoTrig__PRT CYREG_PRT3_PRT
#define Pin_EchoTrig__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_EchoTrig__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_EchoTrig__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_EchoTrig__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_EchoTrig__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_EchoTrig__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_EchoTrig__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_EchoTrig__PS CYREG_PRT3_PS
#define Pin_EchoTrig__SHIFT 0u
#define Pin_EchoTrig__SLW CYREG_PRT3_SLW

/* isr_checkMode */
#define isr_checkMode__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_checkMode__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_checkMode__INTC_MASK 0x20000u
#define isr_checkMode__INTC_NUMBER 17u
#define isr_checkMode__INTC_PRIOR_NUM 7u
#define isr_checkMode__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr_checkMode__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_checkMode__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_Dice_LED_1 */
#define Pin_Dice_LED_1__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Pin_Dice_LED_1__0__MASK 0x04u
#define Pin_Dice_LED_1__0__PC CYREG_PRT12_PC2
#define Pin_Dice_LED_1__0__PORT 12u
#define Pin_Dice_LED_1__0__SHIFT 2u
#define Pin_Dice_LED_1__AG CYREG_PRT12_AG
#define Pin_Dice_LED_1__BIE CYREG_PRT12_BIE
#define Pin_Dice_LED_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_Dice_LED_1__BYP CYREG_PRT12_BYP
#define Pin_Dice_LED_1__DM0 CYREG_PRT12_DM0
#define Pin_Dice_LED_1__DM1 CYREG_PRT12_DM1
#define Pin_Dice_LED_1__DM2 CYREG_PRT12_DM2
#define Pin_Dice_LED_1__DR CYREG_PRT12_DR
#define Pin_Dice_LED_1__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_Dice_LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_Dice_LED_1__MASK 0x04u
#define Pin_Dice_LED_1__PORT 12u
#define Pin_Dice_LED_1__PRT CYREG_PRT12_PRT
#define Pin_Dice_LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_Dice_LED_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_Dice_LED_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_Dice_LED_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_Dice_LED_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_Dice_LED_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_Dice_LED_1__PS CYREG_PRT12_PS
#define Pin_Dice_LED_1__SHIFT 2u
#define Pin_Dice_LED_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_Dice_LED_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_Dice_LED_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_Dice_LED_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_Dice_LED_1__SLW CYREG_PRT12_SLW

/* Pin_Dice_LED_2 */
#define Pin_Dice_LED_2__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Pin_Dice_LED_2__0__MASK 0x40u
#define Pin_Dice_LED_2__0__PC CYREG_PRT2_PC6
#define Pin_Dice_LED_2__0__PORT 2u
#define Pin_Dice_LED_2__0__SHIFT 6u
#define Pin_Dice_LED_2__AG CYREG_PRT2_AG
#define Pin_Dice_LED_2__AMUX CYREG_PRT2_AMUX
#define Pin_Dice_LED_2__BIE CYREG_PRT2_BIE
#define Pin_Dice_LED_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Dice_LED_2__BYP CYREG_PRT2_BYP
#define Pin_Dice_LED_2__CTL CYREG_PRT2_CTL
#define Pin_Dice_LED_2__DM0 CYREG_PRT2_DM0
#define Pin_Dice_LED_2__DM1 CYREG_PRT2_DM1
#define Pin_Dice_LED_2__DM2 CYREG_PRT2_DM2
#define Pin_Dice_LED_2__DR CYREG_PRT2_DR
#define Pin_Dice_LED_2__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Dice_LED_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Dice_LED_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Dice_LED_2__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Dice_LED_2__MASK 0x40u
#define Pin_Dice_LED_2__PORT 2u
#define Pin_Dice_LED_2__PRT CYREG_PRT2_PRT
#define Pin_Dice_LED_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Dice_LED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Dice_LED_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Dice_LED_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Dice_LED_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Dice_LED_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Dice_LED_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Dice_LED_2__PS CYREG_PRT2_PS
#define Pin_Dice_LED_2__SHIFT 6u
#define Pin_Dice_LED_2__SLW CYREG_PRT2_SLW

/* Pin_EchoReturn */
#define Pin_EchoReturn__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Pin_EchoReturn__0__MASK 0x02u
#define Pin_EchoReturn__0__PC CYREG_PRT3_PC1
#define Pin_EchoReturn__0__PORT 3u
#define Pin_EchoReturn__0__SHIFT 1u
#define Pin_EchoReturn__AG CYREG_PRT3_AG
#define Pin_EchoReturn__AMUX CYREG_PRT3_AMUX
#define Pin_EchoReturn__BIE CYREG_PRT3_BIE
#define Pin_EchoReturn__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_EchoReturn__BYP CYREG_PRT3_BYP
#define Pin_EchoReturn__CTL CYREG_PRT3_CTL
#define Pin_EchoReturn__DM0 CYREG_PRT3_DM0
#define Pin_EchoReturn__DM1 CYREG_PRT3_DM1
#define Pin_EchoReturn__DM2 CYREG_PRT3_DM2
#define Pin_EchoReturn__DR CYREG_PRT3_DR
#define Pin_EchoReturn__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_EchoReturn__INTSTAT CYREG_PICU3_INTSTAT
#define Pin_EchoReturn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_EchoReturn__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_EchoReturn__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_EchoReturn__MASK 0x02u
#define Pin_EchoReturn__PORT 3u
#define Pin_EchoReturn__PRT CYREG_PRT3_PRT
#define Pin_EchoReturn__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_EchoReturn__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_EchoReturn__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_EchoReturn__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_EchoReturn__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_EchoReturn__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_EchoReturn__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_EchoReturn__PS CYREG_PRT3_PS
#define Pin_EchoReturn__SHIFT 1u
#define Pin_EchoReturn__SLW CYREG_PRT3_SLW
#define Pin_EchoReturn__SNAP CYREG_PICU3_SNAP

/* debouncerClock */
#define debouncerClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define debouncerClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define debouncerClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define debouncerClock__CFG2_SRC_SEL_MASK 0x07u
#define debouncerClock__INDEX 0x04u
#define debouncerClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define debouncerClock__PM_ACT_MSK 0x10u
#define debouncerClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define debouncerClock__PM_STBY_MSK 0x10u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "PSoC_Audio_MIDI"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0002017Eu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
