

================================================================
== Vitis HLS Report for 'epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_3'
================================================================
* Date:           Tue Apr  4 19:45:21 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  33.137 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       62|  1.320 us|  3.720 us|   22|   62|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_72_2_VITIS_LOOP_74_3  |       20|       60|         5|          4|          1|  5 ~ 15|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     350|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     5|        0|     303|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     109|    -|
|Register             |        -|     -|      158|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     5|      158|     762|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |fadd_32ns_32ns_32_1_full_dsp_1_U82  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U83   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                               |                                |        0|   5|  0|  303|    0|
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln72_2_fu_283_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln72_3_fu_327_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln72_4_fu_230_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln72_fu_239_p2       |         +|   0|  0|  71|          64|           1|
    |add_ln74_fu_375_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln76_1_fu_364_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln76_fu_354_p2       |         +|   0|  0|  12|           4|           4|
    |empty_178_fu_219_p2      |         -|   0|  0|  15|           8|           8|
    |p_mid125_fu_313_p2       |         -|   0|  0|  15|           8|           8|
    |sub_ln76_fu_348_p2       |         -|   0|  0|  12|           4|           4|
    |cmp19_i_fu_202_p2        |      icmp|   0|  0|  29|          64|          64|
    |cmp19_i_mid1_fu_288_p2   |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln72_fu_225_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln74_fu_245_p2      |      icmp|   0|  0|   8|           3|           3|
    |select_ln72_1_fu_259_p3  |    select|   0|  0|  63|           1|          64|
    |select_ln72_2_fu_275_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln72_3_fu_293_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln72_4_fu_319_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln72_fu_251_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 350|         256|         266|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |PW0tPW0_address0             |  20|          4|    8|         32|
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |indvar_flatten29_fu_70       |   9|          2|    4|          8|
    |j_fu_66                      |   9|          2|   64|        128|
    |k_6_fu_62                    |   9|          2|    3|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 109|         23|   84|        187|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |PW0tPW0_addr_1_reg_489       |   8|   0|    8|          0|
    |PW0tPW0_addr_reg_484         |   8|   0|    8|          0|
    |a_reg_479                    |  32|   0|   32|          0|
    |add_ln72_2_reg_455           |   8|   0|    8|          0|
    |add_ln72_3_reg_464           |   8|   0|    8|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln72_reg_451            |   1|   0|    1|          0|
    |indvar_flatten29_fu_70       |   4|   0|    4|          0|
    |j_fu_66                      |  64|   0|   64|          0|
    |k_6_fu_62                    |   3|   0|    3|          0|
    |select_ln72_3_reg_460        |   1|   0|    1|          0|
    |sext_ln72_cast_reg_440       |   8|   0|    8|          0|
    |zext_ln70_1_cast_reg_435     |   2|   0|    8|          6|
    |zext_ln70_3_cast_reg_430     |   2|   0|    4|          2|
    |zext_ln70_cast_reg_445       |   2|   0|   64|         62|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 158|   0|  228|         70|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_72_2_VITIS_LOOP_74_3|  return value|
|zext_ln70         |   in|    2|     ap_none|                                      zext_ln70|        scalar|
|mul_ln70          |   in|    4|     ap_none|                                       mul_ln70|        scalar|
|sext_ln72         |   in|    5|     ap_none|                                      sext_ln72|        scalar|
|zext_ln70_1       |   in|    2|     ap_none|                                    zext_ln70_1|        scalar|
|zext_ln70_3       |   in|    2|     ap_none|                                    zext_ln70_3|        scalar|
|PW0_address0      |  out|    4|   ap_memory|                                            PW0|         array|
|PW0_ce0           |  out|    1|   ap_memory|                                            PW0|         array|
|PW0_q0            |   in|   32|   ap_memory|                                            PW0|         array|
|PW0_address1      |  out|    4|   ap_memory|                                            PW0|         array|
|PW0_ce1           |  out|    1|   ap_memory|                                            PW0|         array|
|PW0_q1            |   in|   32|   ap_memory|                                            PW0|         array|
|PW0tPW0_address0  |  out|    8|   ap_memory|                                        PW0tPW0|         array|
|PW0tPW0_ce0       |  out|    1|   ap_memory|                                        PW0tPW0|         array|
|PW0tPW0_we0       |  out|    1|   ap_memory|                                        PW0tPW0|         array|
|PW0tPW0_d0        |  out|   32|   ap_memory|                                        PW0tPW0|         array|
|PW0tPW0_q0        |   in|   32|   ap_memory|                                        PW0tPW0|         array|
+------------------+-----+-----+------------+-----------------------------------------------+--------------+

