
ControleInterno.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003bec  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08003bec  0c003bec  0000bbec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000114  08003bfc  0c003bfc  0000bbfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  4 .data         00000008  20000000  0c003d10  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          0000003c  20000008  0c003d18  00010008  2**2
                  ALLOC
  6 .debug_aranges 00000440  00000000  00000000  00010008  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00005924  00000000  00000000  00010448  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001079  00000000  00000000  00015d6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000085f4  00000000  00000000  00016de5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000a6c  00000000  00000000  0001f3dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009739a  00000000  00000000  0001fe48  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000011ac  00000000  00000000  000b71e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000320  00000000  00000000  000b8390  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000003ac  00000000  00000000  000b86b0  2**0
                  CONTENTS, READONLY
 15 .debug_macro  000198bb  00000000  00000000  000b8a5c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 c9 02 00 08 cb 02 00 08     ................
 8000010:	cd 02 00 08 cf 02 00 08 d1 02 00 08 00 00 00 00     ................
	...
 800002c:	d3 02 00 08 d5 02 00 08 00 00 00 00 d7 02 00 08     ................
 800003c:	d9 02 00 08 db 02 00 08 dd 02 00 08 df 02 00 08     ................
 800004c:	e1 02 00 08 e3 02 00 08 e5 02 00 08 e7 02 00 08     ................
 800005c:	e9 02 00 08 eb 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 ed 02 00 08 00 00 00 00 ef 02 00 08     ................
 800007c:	f1 02 00 08 f3 02 00 08 f5 02 00 08 f7 02 00 08     ................
 800008c:	f9 02 00 08 fb 02 00 08 fd 02 00 08 ff 02 00 08     ................
 800009c:	01 03 00 08 03 03 00 08 05 03 00 08 07 03 00 08     ................
 80000ac:	09 03 00 08 0b 03 00 08 0d 03 00 08 0f 03 00 08     ................
 80000bc:	11 03 00 08 13 03 00 08 15 03 00 08 17 03 00 08     ................
 80000cc:	19 03 00 08 1b 03 00 08 1d 03 00 08 1f 03 00 08     ................
 80000dc:	21 03 00 08 23 03 00 08 25 03 00 08 27 03 00 08     !...#...%...'...
 80000ec:	29 03 00 08 2b 03 00 08 2d 03 00 08 2f 03 00 08     )...+...-.../...
 80000fc:	31 03 00 08 33 03 00 08 35 03 00 08 37 03 00 08     1...3...5...7...
 800010c:	39 03 00 08 3b 03 00 08 3d 03 00 08 3f 03 00 08     9...;...=...?...
 800011c:	41 03 00 08 43 03 00 08 45 03 00 08 47 03 00 08     A...C...E...G...
 800012c:	49 03 00 08 4b 03 00 08 4d 03 00 08 4f 03 00 08     I...K...M...O...
 800013c:	51 03 00 08 53 03 00 08 55 03 00 08 57 03 00 08     Q...S...U...W...
 800014c:	59 03 00 08 5b 03 00 08 5d 03 00 08 5f 03 00 08     Y...[...]..._...
 800015c:	61 03 00 08 00 00 00 00 00 00 00 00 00 00 00 00     a...............
 800016c:	00 00 00 00 63 03 00 08 65 03 00 08 67 03 00 08     ....c...e...g...
 800017c:	69 03 00 08 6b 03 00 08 6d 03 00 08 6f 03 00 08     i...k...m...o...
 800018c:	71 03 00 08 73 03 00 08 75 03 00 08 77 03 00 08     q...s...u...w...
 800019c:	79 03 00 08 7b 03 00 08 7d 03 00 08 7f 03 00 08     y...{...}.......
 80001ac:	81 03 00 08 83 03 00 08 85 03 00 08 87 03 00 08     ................
 80001bc:	89 03 00 08 8b 03 00 08 8d 03 00 08 8f 03 00 08     ................
 80001cc:	91 03 00 08 93 03 00 08 95 03 00 08 97 03 00 08     ................
 80001dc:	00 00 00 00 99 03 00 08 9b 03 00 08 9d 03 00 08     ................
 80001ec:	9f 03 00 08 a1 03 00 08 00 00 00 00 a3 03 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	080003ad 	.word	0x080003ad

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	0800348d 	.word	0x0800348d

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c003d10 	.word	0x0c003d10
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000008 	.word	0x00000008
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c003d18 	.word	0x0c003d18
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000008 	.word	0x20000008
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	0000003c 	.word	0x0000003c
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08003b59 	.word	0x08003b59
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08000a5d 	.word	0x08000a5d
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80002c8:	e7fe      	b.n	80002c8 <NMI_Handler>

080002ca <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80002ca:	e7fe      	b.n	80002ca <HardFault_Handler>

080002cc <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80002cc:	e7fe      	b.n	80002cc <MemManage_Handler>

080002ce <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80002ce:	e7fe      	b.n	80002ce <BusFault_Handler>

080002d0 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 80002d0:	e7fe      	b.n	80002d0 <UsageFault_Handler>

080002d2 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 80002d2:	e7fe      	b.n	80002d2 <SVC_Handler>

080002d4 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 80002d4:	e7fe      	b.n	80002d4 <DebugMon_Handler>

080002d6 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 80002d6:	e7fe      	b.n	80002d6 <PendSV_Handler>

080002d8 <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 80002d8:	e7fe      	b.n	80002d8 <SysTick_Handler>

080002da <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 80002da:	e7fe      	b.n	80002da <SCU_0_IRQHandler>

080002dc <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 80002dc:	e7fe      	b.n	80002dc <ERU0_0_IRQHandler>

080002de <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 80002de:	e7fe      	b.n	80002de <ERU0_1_IRQHandler>

080002e0 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 80002e0:	e7fe      	b.n	80002e0 <ERU0_2_IRQHandler>

080002e2 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 80002e2:	e7fe      	b.n	80002e2 <ERU0_3_IRQHandler>

080002e4 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80002e4:	e7fe      	b.n	80002e4 <ERU1_0_IRQHandler>

080002e6 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80002e6:	e7fe      	b.n	80002e6 <ERU1_1_IRQHandler>

080002e8 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80002e8:	e7fe      	b.n	80002e8 <ERU1_2_IRQHandler>

080002ea <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80002ea:	e7fe      	b.n	80002ea <ERU1_3_IRQHandler>

080002ec <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80002ec:	e7fe      	b.n	80002ec <PMU0_0_IRQHandler>

080002ee <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80002ee:	e7fe      	b.n	80002ee <VADC0_C0_0_IRQHandler>

080002f0 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 80002f0:	e7fe      	b.n	80002f0 <VADC0_C0_1_IRQHandler>

080002f2 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 80002f2:	e7fe      	b.n	80002f2 <VADC0_C0_2_IRQHandler>

080002f4 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 80002f4:	e7fe      	b.n	80002f4 <VADC0_C0_3_IRQHandler>

080002f6 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 80002f6:	e7fe      	b.n	80002f6 <VADC0_G0_0_IRQHandler>

080002f8 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 80002f8:	e7fe      	b.n	80002f8 <VADC0_G0_1_IRQHandler>

080002fa <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 80002fa:	e7fe      	b.n	80002fa <VADC0_G0_2_IRQHandler>

080002fc <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 80002fc:	e7fe      	b.n	80002fc <VADC0_G0_3_IRQHandler>

080002fe <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 80002fe:	e7fe      	b.n	80002fe <VADC0_G1_0_IRQHandler>

08000300 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000300:	e7fe      	b.n	8000300 <VADC0_G1_1_IRQHandler>

08000302 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000302:	e7fe      	b.n	8000302 <VADC0_G1_2_IRQHandler>

08000304 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000304:	e7fe      	b.n	8000304 <VADC0_G1_3_IRQHandler>

08000306 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000306:	e7fe      	b.n	8000306 <VADC0_G2_0_IRQHandler>

08000308 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000308:	e7fe      	b.n	8000308 <VADC0_G2_1_IRQHandler>

0800030a <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 800030a:	e7fe      	b.n	800030a <VADC0_G2_2_IRQHandler>

0800030c <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 800030c:	e7fe      	b.n	800030c <VADC0_G2_3_IRQHandler>

0800030e <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 800030e:	e7fe      	b.n	800030e <VADC0_G3_0_IRQHandler>

08000310 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000310:	e7fe      	b.n	8000310 <VADC0_G3_1_IRQHandler>

08000312 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000312:	e7fe      	b.n	8000312 <VADC0_G3_2_IRQHandler>

08000314 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000314:	e7fe      	b.n	8000314 <VADC0_G3_3_IRQHandler>

08000316 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000316:	e7fe      	b.n	8000316 <DSD0_0_IRQHandler>

08000318 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000318:	e7fe      	b.n	8000318 <DSD0_1_IRQHandler>

0800031a <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 800031a:	e7fe      	b.n	800031a <DSD0_2_IRQHandler>

0800031c <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 800031c:	e7fe      	b.n	800031c <DSD0_3_IRQHandler>

0800031e <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 800031e:	e7fe      	b.n	800031e <DSD0_4_IRQHandler>

08000320 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000320:	e7fe      	b.n	8000320 <DSD0_5_IRQHandler>

08000322 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000322:	e7fe      	b.n	8000322 <DSD0_6_IRQHandler>

08000324 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000324:	e7fe      	b.n	8000324 <DSD0_7_IRQHandler>

08000326 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000326:	e7fe      	b.n	8000326 <DAC0_0_IRQHandler>

08000328 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000328:	e7fe      	b.n	8000328 <DAC0_1_IRQHandler>

0800032a <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 800032a:	e7fe      	b.n	800032a <CCU40_0_IRQHandler>

0800032c <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 800032c:	e7fe      	b.n	800032c <CCU40_1_IRQHandler>

0800032e <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 800032e:	e7fe      	b.n	800032e <CCU40_2_IRQHandler>

08000330 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000330:	e7fe      	b.n	8000330 <CCU40_3_IRQHandler>

08000332 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000332:	e7fe      	b.n	8000332 <CCU41_0_IRQHandler>

08000334 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000334:	e7fe      	b.n	8000334 <CCU41_1_IRQHandler>

08000336 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000336:	e7fe      	b.n	8000336 <CCU41_2_IRQHandler>

08000338 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000338:	e7fe      	b.n	8000338 <CCU41_3_IRQHandler>

0800033a <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 800033a:	e7fe      	b.n	800033a <CCU42_0_IRQHandler>

0800033c <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800033c:	e7fe      	b.n	800033c <CCU42_1_IRQHandler>

0800033e <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 800033e:	e7fe      	b.n	800033e <CCU42_2_IRQHandler>

08000340 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000340:	e7fe      	b.n	8000340 <CCU42_3_IRQHandler>

08000342 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000342:	e7fe      	b.n	8000342 <CCU43_0_IRQHandler>

08000344 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000344:	e7fe      	b.n	8000344 <CCU43_1_IRQHandler>

08000346 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000346:	e7fe      	b.n	8000346 <CCU43_2_IRQHandler>

08000348 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000348:	e7fe      	b.n	8000348 <CCU43_3_IRQHandler>

0800034a <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 800034a:	e7fe      	b.n	800034a <CCU80_0_IRQHandler>

0800034c <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 800034c:	e7fe      	b.n	800034c <CCU80_1_IRQHandler>

0800034e <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 800034e:	e7fe      	b.n	800034e <CCU80_2_IRQHandler>

08000350 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000350:	e7fe      	b.n	8000350 <CCU80_3_IRQHandler>

08000352 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000352:	e7fe      	b.n	8000352 <CCU81_0_IRQHandler>

08000354 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000354:	e7fe      	b.n	8000354 <CCU81_1_IRQHandler>

08000356 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000356:	e7fe      	b.n	8000356 <CCU81_2_IRQHandler>

08000358 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000358:	e7fe      	b.n	8000358 <CCU81_3_IRQHandler>

0800035a <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 800035a:	e7fe      	b.n	800035a <POSIF0_0_IRQHandler>

0800035c <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 800035c:	e7fe      	b.n	800035c <POSIF0_1_IRQHandler>

0800035e <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 800035e:	e7fe      	b.n	800035e <POSIF1_0_IRQHandler>

08000360 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000360:	e7fe      	b.n	8000360 <POSIF1_1_IRQHandler>

08000362 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000362:	e7fe      	b.n	8000362 <CAN0_0_IRQHandler>

08000364 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000364:	e7fe      	b.n	8000364 <CAN0_1_IRQHandler>

08000366 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000366:	e7fe      	b.n	8000366 <CAN0_2_IRQHandler>

08000368 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000368:	e7fe      	b.n	8000368 <CAN0_3_IRQHandler>

0800036a <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 800036a:	e7fe      	b.n	800036a <CAN0_4_IRQHandler>

0800036c <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 800036c:	e7fe      	b.n	800036c <CAN0_5_IRQHandler>

0800036e <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 800036e:	e7fe      	b.n	800036e <CAN0_6_IRQHandler>

08000370 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000370:	e7fe      	b.n	8000370 <CAN0_7_IRQHandler>

08000372 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000372:	e7fe      	b.n	8000372 <USIC0_0_IRQHandler>

08000374 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000374:	e7fe      	b.n	8000374 <USIC0_1_IRQHandler>

08000376 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000376:	e7fe      	b.n	8000376 <USIC0_2_IRQHandler>

08000378 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000378:	e7fe      	b.n	8000378 <USIC0_3_IRQHandler>

0800037a <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 800037a:	e7fe      	b.n	800037a <USIC0_4_IRQHandler>

0800037c <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 800037c:	e7fe      	b.n	800037c <USIC0_5_IRQHandler>

0800037e <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 800037e:	e7fe      	b.n	800037e <USIC1_0_IRQHandler>

08000380 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000380:	e7fe      	b.n	8000380 <USIC1_1_IRQHandler>

08000382 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000382:	e7fe      	b.n	8000382 <USIC1_2_IRQHandler>

08000384 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000384:	e7fe      	b.n	8000384 <USIC1_3_IRQHandler>

08000386 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000386:	e7fe      	b.n	8000386 <USIC1_4_IRQHandler>

08000388 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000388:	e7fe      	b.n	8000388 <USIC1_5_IRQHandler>

0800038a <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 800038a:	e7fe      	b.n	800038a <USIC2_0_IRQHandler>

0800038c <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 800038c:	e7fe      	b.n	800038c <USIC2_1_IRQHandler>

0800038e <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 800038e:	e7fe      	b.n	800038e <USIC2_2_IRQHandler>

08000390 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000390:	e7fe      	b.n	8000390 <USIC2_3_IRQHandler>

08000392 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000392:	e7fe      	b.n	8000392 <USIC2_4_IRQHandler>

08000394 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000394:	e7fe      	b.n	8000394 <USIC2_5_IRQHandler>

08000396 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000396:	e7fe      	b.n	8000396 <LEDTS0_0_IRQHandler>

08000398 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000398:	e7fe      	b.n	8000398 <FCE0_0_IRQHandler>

0800039a <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 800039a:	e7fe      	b.n	800039a <GPDMA0_0_IRQHandler>

0800039c <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 800039c:	e7fe      	b.n	800039c <SDMMC0_0_IRQHandler>

0800039e <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 800039e:	e7fe      	b.n	800039e <USB0_0_IRQHandler>

080003a0 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 80003a0:	e7fe      	b.n	80003a0 <ETH0_0_IRQHandler>

080003a2 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 80003a2:	e7fe      	b.n	80003a2 <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 80003a4:	f04f 0001 	mov.w	r0, #1
    BX LR
 80003a8:	4770      	bx	lr
	...

080003ac <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80003b2:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80003b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80003ba:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80003be:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80003c2:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80003c6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80003ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 80003ce:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80003d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80003d6:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80003da:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80003de:	6952      	ldr	r2, [r2, #20]
 80003e0:	f022 0208 	bic.w	r2, r2, #8
 80003e4:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 80003e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80003ea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80003ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80003f2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80003f6:	6852      	ldr	r2, [r2, #4]
 80003f8:	f022 0201 	bic.w	r2, r2, #1
 80003fc:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 80003fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000402:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000406:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800040a:	f103 0314 	add.w	r3, r3, #20
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	f023 030f 	bic.w	r3, r3, #15
 8000418:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	f043 0303 	orr.w	r3, r3, #3
 8000420:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000422:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000426:	f6c5 0300 	movt	r3, #22528	; 0x5800
 800042a:	687a      	ldr	r2, [r7, #4]
 800042c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000430:	f103 0314 	add.w	r3, r3, #20
 8000434:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000436:	f000 f8ab 	bl	8000590 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 800043a:	f000 f805 	bl	8000448 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 800043e:	f107 0708 	add.w	r7, r7, #8
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop

08000448 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000448:	b480      	push	{r7}
 800044a:	b085      	sub	sp, #20
 800044c:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 800044e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000452:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000456:	68db      	ldr	r3, [r3, #12]
 8000458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800045c:	f040 8089 	bne.w	8000572 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000460:	f244 7310 	movw	r3, #18192	; 0x4710
 8000464:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	f003 0304 	and.w	r3, r3, #4
 800046e:	2b00      	cmp	r3, #0
 8000470:	f000 8088 	beq.w	8000584 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000474:	f244 7310 	movw	r3, #18192	; 0x4710
 8000478:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800047c:	689b      	ldr	r3, [r3, #8]
 800047e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000482:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000486:	f103 0301 	add.w	r3, r3, #1
 800048a:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 800048c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000490:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000494:	689b      	ldr	r3, [r3, #8]
 8000496:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800049a:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800049e:	f103 0301 	add.w	r3, r3, #1
 80004a2:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 80004a4:	f244 7310 	movw	r3, #18192	; 0x4710
 80004a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80004ac:	689b      	ldr	r3, [r3, #8]
 80004ae:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80004b2:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80004b6:	f103 0301 	add.w	r3, r3, #1
 80004ba:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 80004bc:	f244 7310 	movw	r3, #18192	; 0x4710
 80004c0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80004c4:	68db      	ldr	r3, [r3, #12]
 80004c6:	f003 0301 	and.w	r3, r3, #1
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d028      	beq.n	8000520 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 80004ce:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 80004d2:	f2c0 136e 	movt	r3, #366	; 0x16e
 80004d6:	68fa      	ldr	r2, [r7, #12]
 80004d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80004dc:	68ba      	ldr	r2, [r7, #8]
 80004de:	fb02 f303 	mul.w	r3, r2, r3
 80004e2:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 80004e4:	683a      	ldr	r2, [r7, #0]
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80004ec:	f240 0300 	movw	r3, #0
 80004f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004f4:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 80004f6:	f240 0300 	movw	r3, #0
 80004fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004fe:	681a      	ldr	r2, [r3, #0]
 8000500:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000504:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000508:	68db      	ldr	r3, [r3, #12]
 800050a:	b2db      	uxtb	r3, r3
 800050c:	f103 0301 	add.w	r3, r3, #1
 8000510:	fbb2 f2f3 	udiv	r2, r2, r3
 8000514:	f240 0300 	movw	r3, #0
 8000518:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800051c:	601a      	str	r2, [r3, #0]
 800051e:	e031      	b.n	8000584 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000520:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000524:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000528:	68fa      	ldr	r2, [r7, #12]
 800052a:	fbb3 f3f2 	udiv	r3, r3, r2
 800052e:	68ba      	ldr	r2, [r7, #8]
 8000530:	fb02 f303 	mul.w	r3, r2, r3
 8000534:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000536:	683a      	ldr	r2, [r7, #0]
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	fbb2 f2f3 	udiv	r2, r2, r3
 800053e:	f240 0300 	movw	r3, #0
 8000542:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000546:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000548:	f240 0300 	movw	r3, #0
 800054c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000556:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800055a:	68db      	ldr	r3, [r3, #12]
 800055c:	b2db      	uxtb	r3, r3
 800055e:	f103 0301 	add.w	r3, r3, #1
 8000562:	fbb2 f2f3 	udiv	r2, r2, r3
 8000566:	f240 0300 	movw	r3, #0
 800056a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800056e:	601a      	str	r2, [r3, #0]
 8000570:	e008      	b.n	8000584 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000572:	f240 0300 	movw	r3, #0
 8000576:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800057a:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 800057e:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000582:	601a      	str	r2, [r3, #0]
}


}
 8000584:	f107 0714 	add.w	r7, r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000596:	f003 fa93 	bl	8003ac0 <AllowPLLInitByStartup>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	f000 8255 	beq.w	8000a4c <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 80005a2:	f244 7310 	movw	r3, #18192	; 0x4710
 80005a6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80005aa:	685a      	ldr	r2, [r3, #4]
 80005ac:	f04f 0302 	mov.w	r3, #2
 80005b0:	f2c0 0301 	movt	r3, #1
 80005b4:	4013      	ands	r3, r2
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d00d      	beq.n	80005d6 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80005ba:	f244 7310 	movw	r3, #18192	; 0x4710
 80005be:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80005c2:	f244 7210 	movw	r2, #18192	; 0x4710
 80005c6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80005ca:	6852      	ldr	r2, [r2, #4]
 80005cc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80005d0:	f022 0202 	bic.w	r2, r2, #2
 80005d4:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 80005d6:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80005da:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80005de:	685b      	ldr	r3, [r3, #4]
 80005e0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d072      	beq.n	80006ce <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 80005e8:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80005ec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80005f0:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 80005f4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80005f8:	6852      	ldr	r2, [r2, #4]
 80005fa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80005fe:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000600:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000604:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000608:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 800060c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000610:	6852      	ldr	r2, [r2, #4]
 8000612:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000616:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000618:	f244 7310 	movw	r3, #18192	; 0x4710
 800061c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000620:	f244 7210 	movw	r2, #18192	; 0x4710
 8000624:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000628:	68d2      	ldr	r2, [r2, #12]
 800062a:	f022 0201 	bic.w	r2, r2, #1
 800062e:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000630:	f244 7310 	movw	r3, #18192	; 0x4710
 8000634:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000638:	f244 7210 	movw	r2, #18192	; 0x4710
 800063c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000640:	6852      	ldr	r2, [r2, #4]
 8000642:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000646:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000648:	f24e 0310 	movw	r3, #57360	; 0xe010
 800064c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000650:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000654:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000658:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800065a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800065e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000662:	f04f 0200 	mov.w	r2, #0
 8000666:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000668:	f24e 0310 	movw	r3, #57360	; 0xe010
 800066c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000670:	f04f 0205 	mov.w	r2, #5
 8000674:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000676:	f244 7310 	movw	r3, #18192	; 0x4710
 800067a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000684:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000688:	d008      	beq.n	800069c <SystemClockSetup+0x10c>
 800068a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800068e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000692:	689a      	ldr	r2, [r3, #8]
 8000694:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000698:	429a      	cmp	r2, r3
 800069a:	d8ec      	bhi.n	8000676 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800069c:	f24e 0310 	movw	r3, #57360	; 0xe010
 80006a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80006a4:	f24e 0210 	movw	r2, #57360	; 0xe010
 80006a8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80006ac:	6812      	ldr	r2, [r2, #0]
 80006ae:	f022 0201 	bic.w	r2, r2, #1
 80006b2:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 80006b4:	f244 7310 	movw	r3, #18192	; 0x4710
 80006b8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80006c2:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80006c6:	d002      	beq.n	80006ce <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 80006c8:	f04f 0300 	mov.w	r3, #0
 80006cc:	e1c0      	b.n	8000a50 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 80006ce:	f244 7310 	movw	r3, #18192	; 0x4710
 80006d2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f003 0304 	and.w	r3, r3, #4
 80006dc:	2b00      	cmp	r3, #0
 80006de:	f040 81b5 	bne.w	8000a4c <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 80006e2:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80006e6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80006ea:	68db      	ldr	r3, [r3, #12]
 80006ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d00b      	beq.n	800070c <SystemClockSetup+0x17c>
 80006f4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80006f8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80006fc:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000700:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000704:	68d2      	ldr	r2, [r2, #12]
 8000706:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800070a:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800070c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000710:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000714:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000716:	687a      	ldr	r2, [r7, #4]
 8000718:	f649 7381 	movw	r3, #40833	; 0x9f81
 800071c:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000720:	fba3 1302 	umull	r1, r3, r3, r2
 8000724:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000728:	f103 33ff 	add.w	r3, r3, #4294967295
 800072c:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 800072e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000732:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000736:	f244 7210 	movw	r2, #18192	; 0x4710
 800073a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800073e:	6852      	ldr	r2, [r2, #4]
 8000740:	f042 0201 	orr.w	r2, r2, #1
 8000744:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000746:	f244 7310 	movw	r3, #18192	; 0x4710
 800074a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800074e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000752:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000756:	6852      	ldr	r2, [r2, #4]
 8000758:	f042 0210 	orr.w	r2, r2, #16
 800075c:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800075e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000762:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800076c:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000770:	f2c0 1300 	movt	r3, #256	; 0x100
 8000774:	430b      	orrs	r3, r1
 8000776:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000778:	f244 7310 	movw	r3, #18192	; 0x4710
 800077c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000780:	f244 7210 	movw	r2, #18192	; 0x4710
 8000784:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000788:	6852      	ldr	r2, [r2, #4]
 800078a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800078e:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000790:	f244 7310 	movw	r3, #18192	; 0x4710
 8000794:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000798:	f244 7210 	movw	r2, #18192	; 0x4710
 800079c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80007a0:	6852      	ldr	r2, [r2, #4]
 80007a2:	f022 0210 	bic.w	r2, r2, #16
 80007a6:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80007a8:	f244 7310 	movw	r3, #18192	; 0x4710
 80007ac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80007b0:	f244 7210 	movw	r2, #18192	; 0x4710
 80007b4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80007b8:	6852      	ldr	r2, [r2, #4]
 80007ba:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80007be:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80007c0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80007c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80007c8:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 80007cc:	f2c0 024c 	movt	r2, #76	; 0x4c
 80007d0:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80007d2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80007d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80007da:	f04f 0200 	mov.w	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007e0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80007e4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80007e8:	f04f 0205 	mov.w	r2, #5
 80007ec:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 80007ee:	bf00      	nop
 80007f0:	f244 7310 	movw	r3, #18192	; 0x4710
 80007f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f003 0304 	and.w	r3, r3, #4
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d108      	bne.n	8000814 <SystemClockSetup+0x284>
 8000802:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000806:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800080a:	689a      	ldr	r2, [r3, #8]
 800080c:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000810:	429a      	cmp	r2, r3
 8000812:	d8ed      	bhi.n	80007f0 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000814:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000818:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800081c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000820:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000824:	6812      	ldr	r2, [r2, #0]
 8000826:	f022 0201 	bic.w	r2, r2, #1
 800082a:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 800082c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000830:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	f003 0304 	and.w	r3, r3, #4
 800083a:	2b00      	cmp	r3, #0
 800083c:	d04e      	beq.n	80008dc <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800083e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000842:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000846:	f244 7210 	movw	r2, #18192	; 0x4710
 800084a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800084e:	6852      	ldr	r2, [r2, #4]
 8000850:	f022 0201 	bic.w	r2, r2, #1
 8000854:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8000856:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800085a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800085e:	f04f 0200 	mov.w	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8000864:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000868:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800086c:	f04f 0200 	mov.w	r2, #0
 8000870:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8000872:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000876:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800087a:	f04f 0200 	mov.w	r2, #0
 800087e:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8000880:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000884:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000888:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800088c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000890:	68d2      	ldr	r2, [r2, #12]
 8000892:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000896:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000898:	f244 7310 	movw	r3, #18192	; 0x4710
 800089c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80008a0:	f244 7210 	movw	r2, #18192	; 0x4710
 80008a4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80008a8:	6852      	ldr	r2, [r2, #4]
 80008aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80008ae:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80008b0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008b8:	f240 5245 	movw	r2, #1349	; 0x545
 80008bc:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80008be:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008c6:	f04f 0200 	mov.w	r2, #0
 80008ca:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008cc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008d4:	f04f 0205 	mov.w	r2, #5
 80008d8:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80008da:	e002      	b.n	80008e2 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 80008dc:	f04f 0300 	mov.w	r3, #0
 80008e0:	e0b6      	b.n	8000a50 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80008e2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	2b63      	cmp	r3, #99	; 0x63
 80008ee:	d8f8      	bhi.n	80008e2 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80008f0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008f8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80008fc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000900:	6812      	ldr	r2, [r2, #0]
 8000902:	f022 0201 	bic.w	r2, r2, #1
 8000906:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000908:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800090c:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000910:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8000918:	f245 43c7 	movw	r3, #21703	; 0x54c7
 800091c:	f2c0 131e 	movt	r3, #286	; 0x11e
 8000920:	fba3 1302 	umull	r1, r3, r3, r2
 8000924:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8000928:	f103 33ff 	add.w	r3, r3, #4294967295
 800092c:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800092e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000932:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800093c:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000940:	f2c0 1300 	movt	r3, #256	; 0x100
 8000944:	430b      	orrs	r3, r1
 8000946:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8000948:	f24e 0310 	movw	r3, #57360	; 0xe010
 800094c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000950:	f640 421b 	movw	r2, #3099	; 0xc1b
 8000954:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000956:	f24e 0310 	movw	r3, #57360	; 0xe010
 800095a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800095e:	f04f 0200 	mov.w	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000964:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000968:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800096c:	f04f 0205 	mov.w	r2, #5
 8000970:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8000972:	bf00      	nop
 8000974:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000978:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800097c:	689b      	ldr	r3, [r3, #8]
 800097e:	2b63      	cmp	r3, #99	; 0x63
 8000980:	d8f8      	bhi.n	8000974 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000982:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000986:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800098a:	f24e 0210 	movw	r2, #57360	; 0xe010
 800098e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000992:	6812      	ldr	r2, [r2, #0]
 8000994:	f022 0201 	bic.w	r2, r2, #1
 8000998:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800099a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800099e:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80009a2:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80009aa:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80009ae:	f2c0 03be 	movt	r3, #190	; 0xbe
 80009b2:	fba3 1302 	umull	r1, r3, r3, r2
 80009b6:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80009be:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80009c0:	f244 7210 	movw	r2, #18192	; 0x4710
 80009c4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80009ce:	f644 7301 	movw	r3, #20225	; 0x4f01
 80009d2:	f2c0 1300 	movt	r3, #256	; 0x100
 80009d6:	430b      	orrs	r3, r1
 80009d8:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80009da:	f24e 0310 	movw	r3, #57360	; 0xe010
 80009de:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80009e2:	f241 3223 	movw	r2, #4899	; 0x1323
 80009e6:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80009e8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80009ec:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80009f0:	f04f 0200 	mov.w	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009f6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80009fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80009fe:	f04f 0205 	mov.w	r2, #5
 8000a02:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8000a04:	bf00      	nop
 8000a06:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000a0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000a0e:	689b      	ldr	r3, [r3, #8]
 8000a10:	2b63      	cmp	r3, #99	; 0x63
 8000a12:	d8f8      	bhi.n	8000a06 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000a14:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000a18:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000a1c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000a20:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000a24:	6812      	ldr	r2, [r2, #0]
 8000a26:	f022 0201 	bic.w	r2, r2, #1
 8000a2a:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8000a2c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000a30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000a34:	f644 7201 	movw	r2, #20225	; 0x4f01
 8000a38:	f2c0 1203 	movt	r2, #259	; 0x103
 8000a3c:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8000a3e:	f244 1360 	movw	r3, #16736	; 0x4160
 8000a42:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000a46:	f04f 0205 	mov.w	r2, #5
 8000a4a:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8000a4c:	f04f 0301 	mov.w	r3, #1

}
 8000a50:	4618      	mov	r0, r3
 8000a52:	f107 0708 	add.w	r7, r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop

08000a5c <main>:

/***************************************************/
/***********************MAIN************************/
/***************************************************/

int main(void) {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)
	DAVE_Init(); // Initialization of DAVE Apps
 8000a62:	f002 fcff 	bl	8003464 <DAVE_Init>
	/*Etapa de inicializacao*/
	configure_R(); //Configura transceptor como receptor
 8000a66:	f000 fa75 	bl	8000f54 <configure_R>
	//IO004_SetPin(LED1); //Leds para debug
	//IO004_SetPin(LED2);

	start_PWM_signals();
 8000a6a:	f000 f889 	bl	8000b80 <start_PWM_signals>
//	start_PWM_signals_test();

	float per_teste = MIN_PER_MOTOR_LOCOMOTION;
 8000a6e:	f241 236f 	movw	r3, #4719	; 0x126f
 8000a72:	f6c3 2383 	movt	r3, #14979	; 0x3a83
 8000a76:	607b      	str	r3, [r7, #4]
	int status = 0;
 8000a78:	f04f 0300 	mov.w	r3, #0
 8000a7c:	603b      	str	r3, [r7, #0]
 8000a7e:	e000      	b.n	8000a82 <main+0x26>
//					else
//						per_teste += 0.00005;
//
//					update_PWM_signals_test( per_teste);
//		}
	}
 8000a80:	bf00      	nop
	float per_teste = MIN_PER_MOTOR_LOCOMOTION;
	int status = 0;

	/*Loop do codigo*/
	while (1) {
		if (IO004_ReadPin(DR1)) {
 8000a82:	f643 43ec 	movw	r3, #15596	; 0x3cec
 8000a86:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000a8e:	f643 43ec 	movw	r3, #15596	; 0x3cec
 8000a92:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000a96:	785b      	ldrb	r3, [r3, #1]
 8000a98:	fa22 f303 	lsr.w	r3, r2, r3
 8000a9c:	f003 0301 	and.w	r3, r3, #1
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d0ed      	beq.n	8000a80 <main+0x24>
			read_R();
 8000aa4:	f000 f9be 	bl	8000e24 <read_R>
			update_PWM_signals();
 8000aa8:	f000 f8bc 	bl	8000c24 <update_PWM_signals>
//					else
//						per_teste += 0.00005;
//
//					update_PWM_signals_test( per_teste);
//		}
	}
 8000aac:	e7e8      	b.n	8000a80 <main+0x24>
 8000aae:	bf00      	nop

08000ab0 <start_PWM_signals_test>:
	return 0;
}

void start_PWM_signals_test(void) {
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0

	PWMSP001_Start(PWM_MOTOR_RIGHT);
 8000ab4:	f643 30fc 	movw	r0, #15356	; 0x3bfc
 8000ab8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000abc:	f001 f846 	bl	8001b4c <PWMSP001_Start>
	PWMSP001_SetPwmFreq(PWM_MOTOR_RIGHT, FREQ_MOTOR_LOCOMOTION);
 8000ac0:	f643 30fc 	movw	r0, #15356	; 0x3bfc
 8000ac4:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000ac8:	f04f 0100 	mov.w	r1, #0
 8000acc:	f2c4 2170 	movt	r1, #17008	; 0x4270
 8000ad0:	f001 fcea 	bl	80024a8 <PWMSP001_SetPwmFreq>
	PWMSP001_SetDutyCycle(PWM_MOTOR_RIGHT,
 8000ad4:	f643 30fc 	movw	r0, #15356	; 0x3bfc
 8000ad8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000adc:	f04f 0100 	mov.w	r1, #0
 8000ae0:	f2c4 1110 	movt	r1, #16656	; 0x4110
 8000ae4:	f001 fa32 	bl	8001f4c <PWMSP001_SetDutyCycle>
			100.0f * ZERO_PER_MOTOR_LOCOMOTION / PER_MOTOR_LOCOMOTION);

	PWMSP001_Start(PWM_MOTOR_LEFT);
 8000ae8:	f643 4044 	movw	r0, #15428	; 0x3c44
 8000aec:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000af0:	f001 f82c 	bl	8001b4c <PWMSP001_Start>
	PWMSP001_SetPwmFreq(PWM_MOTOR_LEFT, FREQ_MOTOR_LOCOMOTION);
 8000af4:	f643 4044 	movw	r0, #15428	; 0x3c44
 8000af8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000afc:	f04f 0100 	mov.w	r1, #0
 8000b00:	f2c4 2170 	movt	r1, #17008	; 0x4270
 8000b04:	f001 fcd0 	bl	80024a8 <PWMSP001_SetPwmFreq>
	PWMSP001_SetDutyCycle(PWM_MOTOR_LEFT,
 8000b08:	f643 4044 	movw	r0, #15428	; 0x3c44
 8000b0c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000b10:	f04f 0100 	mov.w	r1, #0
 8000b14:	f2c4 1110 	movt	r1, #16656	; 0x4110
 8000b18:	f001 fa18 	bl	8001f4c <PWMSP001_SetDutyCycle>
			100.0f * ZERO_PER_MOTOR_LOCOMOTION / PER_MOTOR_LOCOMOTION);

}
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop

08000b20 <update_PWM_signals_test>:
void update_PWM_signals_test(float per_teste) {
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]

	PWMSP001_SetDutyCycle(PWM_MOTOR_RIGHT,
			100.0f * per_teste / PER_MOTOR_LOCOMOTION);
 8000b28:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b2c:	eddf 7a12 	vldr	s15, [pc, #72]	; 8000b78 <update_PWM_signals_test+0x58>
 8000b30:	ee27 7a27 	vmul.f32	s14, s14, s15
			100.0f * ZERO_PER_MOTOR_LOCOMOTION / PER_MOTOR_LOCOMOTION);

}
void update_PWM_signals_test(float per_teste) {

	PWMSP001_SetDutyCycle(PWM_MOTOR_RIGHT,
 8000b34:	eddf 7a11 	vldr	s15, [pc, #68]	; 8000b7c <update_PWM_signals_test+0x5c>
 8000b38:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8000b3c:	f643 30fc 	movw	r0, #15356	; 0x3bfc
 8000b40:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000b44:	ee17 1a90 	vmov	r1, s15
 8000b48:	f001 fa00 	bl	8001f4c <PWMSP001_SetDutyCycle>
			100.0f * per_teste / PER_MOTOR_LOCOMOTION);

	PWMSP001_SetDutyCycle(PWM_MOTOR_LEFT,
			100.0f * per_teste / PER_MOTOR_LOCOMOTION);
 8000b4c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b50:	eddf 7a09 	vldr	s15, [pc, #36]	; 8000b78 <update_PWM_signals_test+0x58>
 8000b54:	ee27 7a27 	vmul.f32	s14, s14, s15
void update_PWM_signals_test(float per_teste) {

	PWMSP001_SetDutyCycle(PWM_MOTOR_RIGHT,
			100.0f * per_teste / PER_MOTOR_LOCOMOTION);

	PWMSP001_SetDutyCycle(PWM_MOTOR_LEFT,
 8000b58:	eddf 7a08 	vldr	s15, [pc, #32]	; 8000b7c <update_PWM_signals_test+0x5c>
 8000b5c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8000b60:	f643 4044 	movw	r0, #15428	; 0x3c44
 8000b64:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000b68:	ee17 1a90 	vmov	r1, s15
 8000b6c:	f001 f9ee 	bl	8001f4c <PWMSP001_SetDutyCycle>
			100.0f * per_teste / PER_MOTOR_LOCOMOTION);
}
 8000b70:	f107 0708 	add.w	r7, r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	42c80000 	.word	0x42c80000
 8000b7c:	3c888889 	.word	0x3c888889

08000b80 <start_PWM_signals>:
/***************************************************/
/**********INICIALIZA OS SINAIS DE PWM COM *********/
/****PERIODOS CORRETOS E CICLOS PARA MOTOR PARADO***/
/***************************************************/

void start_PWM_signals(void) {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0

//	TODO: Pinos dos motores

	PWMSP001_Start(PWM_MOTOR_RIGHT);
 8000b84:	f643 30fc 	movw	r0, #15356	; 0x3bfc
 8000b88:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000b8c:	f000 ffde 	bl	8001b4c <PWMSP001_Start>
	PWMSP001_SetPwmFreq(PWM_MOTOR_RIGHT, FREQ_MOTOR_LOCOMOTION);
 8000b90:	f643 30fc 	movw	r0, #15356	; 0x3bfc
 8000b94:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000b98:	f04f 0100 	mov.w	r1, #0
 8000b9c:	f2c4 2170 	movt	r1, #17008	; 0x4270
 8000ba0:	f001 fc82 	bl	80024a8 <PWMSP001_SetPwmFreq>
	PWMSP001_SetDutyCycle(PWM_MOTOR_RIGHT,
 8000ba4:	f643 30fc 	movw	r0, #15356	; 0x3bfc
 8000ba8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000bac:	f04f 0100 	mov.w	r1, #0
 8000bb0:	f2c4 1110 	movt	r1, #16656	; 0x4110
 8000bb4:	f001 f9ca 	bl	8001f4c <PWMSP001_SetDutyCycle>
			100.0f * ZERO_PER_MOTOR_LOCOMOTION / PER_MOTOR_LOCOMOTION);

	PWMSP001_Start(PWM_MOTOR_LEFT);
 8000bb8:	f643 4044 	movw	r0, #15428	; 0x3c44
 8000bbc:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000bc0:	f000 ffc4 	bl	8001b4c <PWMSP001_Start>
	PWMSP001_SetPwmFreq(PWM_MOTOR_LEFT, FREQ_MOTOR_LOCOMOTION);
 8000bc4:	f643 4044 	movw	r0, #15428	; 0x3c44
 8000bc8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000bcc:	f04f 0100 	mov.w	r1, #0
 8000bd0:	f2c4 2170 	movt	r1, #17008	; 0x4270
 8000bd4:	f001 fc68 	bl	80024a8 <PWMSP001_SetPwmFreq>
	PWMSP001_SetDutyCycle(PWM_MOTOR_LEFT,
 8000bd8:	f643 4044 	movw	r0, #15428	; 0x3c44
 8000bdc:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000be0:	f04f 0100 	mov.w	r1, #0
 8000be4:	f2c4 1110 	movt	r1, #16656	; 0x4110
 8000be8:	f001 f9b0 	bl	8001f4c <PWMSP001_SetDutyCycle>
			100.0f * ZERO_PER_MOTOR_LOCOMOTION / PER_MOTOR_LOCOMOTION);

	PWMSP001_Start(PWM_MOTOR_WEAPON);
 8000bec:	f643 408c 	movw	r0, #15500	; 0x3c8c
 8000bf0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000bf4:	f000 ffaa 	bl	8001b4c <PWMSP001_Start>
	PWMSP001_SetPwmFreq(PWM_MOTOR_WEAPON, FREQ_MOTOR_WEAPON);
 8000bf8:	f643 408c 	movw	r0, #15500	; 0x3c8c
 8000bfc:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000c00:	f04f 0100 	mov.w	r1, #0
 8000c04:	f2c4 2170 	movt	r1, #17008	; 0x4270
 8000c08:	f001 fc4e 	bl	80024a8 <PWMSP001_SetPwmFreq>
	PWMSP001_SetDutyCycle(PWM_MOTOR_WEAPON,
 8000c0c:	f643 408c 	movw	r0, #15500	; 0x3c8c
 8000c10:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000c14:	f04f 0100 	mov.w	r1, #0
 8000c18:	f2c4 01c0 	movt	r1, #16576	; 0x40c0
 8000c1c:	f001 f996 	bl	8001f4c <PWMSP001_SetDutyCycle>
			100.0f * ZERO_PER_MOTOR_WEAPON / PER_MOTOR_WEAPON);

}
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop

08000c24 <update_PWM_signals>:

void update_PWM_signals(void) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
//	TODO: Verificar valor de data_R co direita e esquerda

	//Esquerda data[1]
	//Direita data[2]

	float per_motor_right = ZERO_PER_MOTOR_LOCOMOTION;
 8000c2a:	f649 33a6 	movw	r3, #39846	; 0x9ba6
 8000c2e:	f6c3 23c4 	movt	r3, #15044	; 0x3ac4
 8000c32:	60fb      	str	r3, [r7, #12]
	float per_motor_left = ZERO_PER_MOTOR_LOCOMOTION;
 8000c34:	f649 33a6 	movw	r3, #39846	; 0x9ba6
 8000c38:	f6c3 23c4 	movt	r3, #15044	; 0x3ac4
 8000c3c:	60bb      	str	r3, [r7, #8]
	unsigned char direction = data_R[3];
 8000c3e:	f240 033c 	movw	r3, #60	; 0x3c
 8000c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c46:	78db      	ldrb	r3, [r3, #3]
 8000c48:	71fb      	strb	r3, [r7, #7]
	float per_weapon = (data_R[4])
 8000c4a:	f240 033c 	movw	r3, #60	; 0x3c
 8000c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c52:	791b      	ldrb	r3, [r3, #4]
			* (MAX_PER_MOTOR_WEAPON - MIN_PER_MOTOR_WEAPON)
 8000c54:	ee07 3a90 	vmov	s15, r3
 8000c58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c5c:	eddf 7a6a 	vldr	s15, [pc, #424]	; 8000e08 <update_PWM_signals+0x1e4>
 8000c60:	ee27 7a27 	vmul.f32	s14, s14, s15
			/ 255+ MIN_PER_MOTOR_WEAPON;
 8000c64:	eddf 7a69 	vldr	s15, [pc, #420]	; 8000e0c <update_PWM_signals+0x1e8>
 8000c68:	ee87 7a27 	vdiv.f32	s14, s14, s15
	//Direita data[2]

	float per_motor_right = ZERO_PER_MOTOR_LOCOMOTION;
	float per_motor_left = ZERO_PER_MOTOR_LOCOMOTION;
	unsigned char direction = data_R[3];
	float per_weapon = (data_R[4])
 8000c6c:	eddf 7a66 	vldr	s15, [pc, #408]	; 8000e08 <update_PWM_signals+0x1e4>
 8000c70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c74:	edc7 7a00 	vstr	s15, [r7]
			* (MAX_PER_MOTOR_WEAPON - MIN_PER_MOTOR_WEAPON)
			/ 255+ MIN_PER_MOTOR_WEAPON;

	if (direction & (1 << LEFT_FRONT)) {
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	f003 0308 	and.w	r3, r3, #8
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d01e      	beq.n	8000cc0 <update_PWM_signals+0x9c>

		if (data_R[1] > PWM_MOTOR_CUT_OFF)
 8000c82:	f240 033c 	movw	r3, #60	; 0x3c
 8000c86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c8a:	785b      	ldrb	r3, [r3, #1]
 8000c8c:	2b14      	cmp	r3, #20
 8000c8e:	d93a      	bls.n	8000d06 <update_PWM_signals+0xe2>
			per_motor_left =
					(((float) data_R[1]) / 255)
 8000c90:	f240 033c 	movw	r3, #60	; 0x3c
 8000c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c98:	785b      	ldrb	r3, [r3, #1]
 8000c9a:	ee07 3a90 	vmov	s15, r3
 8000c9e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ca2:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8000e0c <update_PWM_signals+0x1e8>
 8000ca6:	ee87 7a27 	vdiv.f32	s14, s14, s15
							* (MAX_PER_MOTOR_LOCOMOTION
 8000caa:	eddf 7a59 	vldr	s15, [pc, #356]	; 8000e10 <update_PWM_signals+0x1ec>
 8000cae:	ee27 7a27 	vmul.f32	s14, s14, s15
			/ 255+ MIN_PER_MOTOR_WEAPON;

	if (direction & (1 << LEFT_FRONT)) {

		if (data_R[1] > PWM_MOTOR_CUT_OFF)
			per_motor_left =
 8000cb2:	eddf 7a58 	vldr	s15, [pc, #352]	; 8000e14 <update_PWM_signals+0x1f0>
 8000cb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cba:	edc7 7a02 	vstr	s15, [r7, #8]
 8000cbe:	e022      	b.n	8000d06 <update_PWM_signals+0xe2>
					(((float) data_R[1]) / 255)
							* (MAX_PER_MOTOR_LOCOMOTION
									- ZERO_PER_MOTOR_LOCOMOTION)+ ZERO_PER_MOTOR_LOCOMOTION;

	} else if (direction & (1 << LEFT_BACK)) {
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d01d      	beq.n	8000d06 <update_PWM_signals+0xe2>
		if (data_R[1] > PWM_MOTOR_CUT_OFF)
 8000cca:	f240 033c 	movw	r3, #60	; 0x3c
 8000cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cd2:	785b      	ldrb	r3, [r3, #1]
 8000cd4:	2b14      	cmp	r3, #20
 8000cd6:	d916      	bls.n	8000d06 <update_PWM_signals+0xe2>
			per_motor_left =
					(((float) data_R[1]) / 255)
 8000cd8:	f240 033c 	movw	r3, #60	; 0x3c
 8000cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ce0:	785b      	ldrb	r3, [r3, #1]
 8000ce2:	ee07 3a90 	vmov	s15, r3
 8000ce6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cea:	eddf 7a48 	vldr	s15, [pc, #288]	; 8000e0c <update_PWM_signals+0x1e8>
 8000cee:	ee87 7a27 	vdiv.f32	s14, s14, s15
							* (ZERO_PER_MOTOR_LOCOMOTION
 8000cf2:	eddf 7a49 	vldr	s15, [pc, #292]	; 8000e18 <update_PWM_signals+0x1f4>
 8000cf6:	ee27 7a27 	vmul.f32	s14, s14, s15
							* (MAX_PER_MOTOR_LOCOMOTION
									- ZERO_PER_MOTOR_LOCOMOTION)+ ZERO_PER_MOTOR_LOCOMOTION;

	} else if (direction & (1 << LEFT_BACK)) {
		if (data_R[1] > PWM_MOTOR_CUT_OFF)
			per_motor_left =
 8000cfa:	eddf 7a43 	vldr	s15, [pc, #268]	; 8000e08 <update_PWM_signals+0x1e4>
 8000cfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d02:	edc7 7a02 	vstr	s15, [r7, #8]
					(((float) data_R[1]) / 255)
							* (ZERO_PER_MOTOR_LOCOMOTION
									- MIN_PER_MOTOR_LOCOMOTION)+ MIN_PER_MOTOR_LOCOMOTION;
	}

	if (direction & (1 << RIGHT_FRONT)) {
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	f003 0320 	and.w	r3, r3, #32
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d01e      	beq.n	8000d4e <update_PWM_signals+0x12a>

		if (data_R[2] > PWM_MOTOR_CUT_OFF)
 8000d10:	f240 033c 	movw	r3, #60	; 0x3c
 8000d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d18:	789b      	ldrb	r3, [r3, #2]
 8000d1a:	2b14      	cmp	r3, #20
 8000d1c:	d93a      	bls.n	8000d94 <update_PWM_signals+0x170>
			per_motor_right =
					(((float) data_R[2]) / 255)
 8000d1e:	f240 033c 	movw	r3, #60	; 0x3c
 8000d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d26:	789b      	ldrb	r3, [r3, #2]
 8000d28:	ee07 3a90 	vmov	s15, r3
 8000d2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d30:	eddf 7a36 	vldr	s15, [pc, #216]	; 8000e0c <update_PWM_signals+0x1e8>
 8000d34:	ee87 7a27 	vdiv.f32	s14, s14, s15
							* (MAX_PER_MOTOR_LOCOMOTION
 8000d38:	eddf 7a35 	vldr	s15, [pc, #212]	; 8000e10 <update_PWM_signals+0x1ec>
 8000d3c:	ee27 7a27 	vmul.f32	s14, s14, s15
	}

	if (direction & (1 << RIGHT_FRONT)) {

		if (data_R[2] > PWM_MOTOR_CUT_OFF)
			per_motor_right =
 8000d40:	eddf 7a34 	vldr	s15, [pc, #208]	; 8000e14 <update_PWM_signals+0x1f0>
 8000d44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d48:	edc7 7a03 	vstr	s15, [r7, #12]
 8000d4c:	e022      	b.n	8000d94 <update_PWM_signals+0x170>
					(((float) data_R[2]) / 255)
							* (MAX_PER_MOTOR_LOCOMOTION
									- ZERO_PER_MOTOR_LOCOMOTION)+ ZERO_PER_MOTOR_LOCOMOTION;

	} else if (direction & (1 << RIGHT_BACK)) {
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	f003 0310 	and.w	r3, r3, #16
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d01d      	beq.n	8000d94 <update_PWM_signals+0x170>
		if (data_R[2] > PWM_MOTOR_CUT_OFF)
 8000d58:	f240 033c 	movw	r3, #60	; 0x3c
 8000d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d60:	789b      	ldrb	r3, [r3, #2]
 8000d62:	2b14      	cmp	r3, #20
 8000d64:	d916      	bls.n	8000d94 <update_PWM_signals+0x170>
			per_motor_right =
					(((float) data_R[2]) / 255)
 8000d66:	f240 033c 	movw	r3, #60	; 0x3c
 8000d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d6e:	789b      	ldrb	r3, [r3, #2]
 8000d70:	ee07 3a90 	vmov	s15, r3
 8000d74:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d78:	eddf 7a24 	vldr	s15, [pc, #144]	; 8000e0c <update_PWM_signals+0x1e8>
 8000d7c:	ee87 7a27 	vdiv.f32	s14, s14, s15
							* (ZERO_PER_MOTOR_LOCOMOTION
 8000d80:	eddf 7a25 	vldr	s15, [pc, #148]	; 8000e18 <update_PWM_signals+0x1f4>
 8000d84:	ee27 7a27 	vmul.f32	s14, s14, s15
							* (MAX_PER_MOTOR_LOCOMOTION
									- ZERO_PER_MOTOR_LOCOMOTION)+ ZERO_PER_MOTOR_LOCOMOTION;

	} else if (direction & (1 << RIGHT_BACK)) {
		if (data_R[2] > PWM_MOTOR_CUT_OFF)
			per_motor_right =
 8000d88:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8000e08 <update_PWM_signals+0x1e4>
 8000d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d90:	edc7 7a03 	vstr	s15, [r7, #12]
							* (ZERO_PER_MOTOR_LOCOMOTION
									- MIN_PER_MOTOR_LOCOMOTION)+ MIN_PER_MOTOR_LOCOMOTION;
	}

	PWMSP001_SetDutyCycle(PWM_MOTOR_RIGHT,
			100.0f * per_motor_right / PER_MOTOR_LOCOMOTION);
 8000d94:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d98:	eddf 7a20 	vldr	s15, [pc, #128]	; 8000e1c <update_PWM_signals+0x1f8>
 8000d9c:	ee27 7a27 	vmul.f32	s14, s14, s15
					(((float) data_R[2]) / 255)
							* (ZERO_PER_MOTOR_LOCOMOTION
									- MIN_PER_MOTOR_LOCOMOTION)+ MIN_PER_MOTOR_LOCOMOTION;
	}

	PWMSP001_SetDutyCycle(PWM_MOTOR_RIGHT,
 8000da0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8000e20 <update_PWM_signals+0x1fc>
 8000da4:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8000da8:	f643 30fc 	movw	r0, #15356	; 0x3bfc
 8000dac:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000db0:	ee17 1a90 	vmov	r1, s15
 8000db4:	f001 f8ca 	bl	8001f4c <PWMSP001_SetDutyCycle>
			100.0f * per_motor_right / PER_MOTOR_LOCOMOTION);

	PWMSP001_SetDutyCycle(PWM_MOTOR_LEFT,
			100.0f * per_motor_left / PER_MOTOR_LOCOMOTION);
 8000db8:	ed97 7a02 	vldr	s14, [r7, #8]
 8000dbc:	eddf 7a17 	vldr	s15, [pc, #92]	; 8000e1c <update_PWM_signals+0x1f8>
 8000dc0:	ee27 7a27 	vmul.f32	s14, s14, s15
	}

	PWMSP001_SetDutyCycle(PWM_MOTOR_RIGHT,
			100.0f * per_motor_right / PER_MOTOR_LOCOMOTION);

	PWMSP001_SetDutyCycle(PWM_MOTOR_LEFT,
 8000dc4:	eddf 7a16 	vldr	s15, [pc, #88]	; 8000e20 <update_PWM_signals+0x1fc>
 8000dc8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8000dcc:	f643 4044 	movw	r0, #15428	; 0x3c44
 8000dd0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000dd4:	ee17 1a90 	vmov	r1, s15
 8000dd8:	f001 f8b8 	bl	8001f4c <PWMSP001_SetDutyCycle>
			100.0f * per_motor_left / PER_MOTOR_LOCOMOTION);

	PWMSP001_SetDutyCycle(PWM_MOTOR_WEAPON,
			100.0f * per_weapon / PER_MOTOR_WEAPON);
 8000ddc:	ed97 7a00 	vldr	s14, [r7]
 8000de0:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8000e1c <update_PWM_signals+0x1f8>
 8000de4:	ee27 7a27 	vmul.f32	s14, s14, s15
			100.0f * per_motor_right / PER_MOTOR_LOCOMOTION);

	PWMSP001_SetDutyCycle(PWM_MOTOR_LEFT,
			100.0f * per_motor_left / PER_MOTOR_LOCOMOTION);

	PWMSP001_SetDutyCycle(PWM_MOTOR_WEAPON,
 8000de8:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8000e20 <update_PWM_signals+0x1fc>
 8000dec:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8000df0:	f643 408c 	movw	r0, #15500	; 0x3c8c
 8000df4:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000df8:	ee17 1a90 	vmov	r1, s15
 8000dfc:	f001 f8a6 	bl	8001f4c <PWMSP001_SetDutyCycle>
//		PWMSP001_Start(PWM_MOTOR_LEFT);
//			PWMSP001_SetPwmFreq(PWM_MOTOR_LEFT, FREQ_MOTOR_LOCOMOTION);
//			PWMSP001_SetDutyCycle(PWM_MOTOR_LEFT,
//					100.0f * per_teste / PER_MOTOR_LOCOMOTION);

}
 8000e00:	f107 0710 	add.w	r7, r7, #16
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	3a83126f 	.word	0x3a83126f
 8000e0c:	437f0000 	.word	0x437f0000
 8000e10:	3a031270 	.word	0x3a031270
 8000e14:	3ac49ba6 	.word	0x3ac49ba6
 8000e18:	3a03126e 	.word	0x3a03126e
 8000e1c:	42c80000 	.word	0x42c80000
 8000e20:	3c888889 	.word	0x3c888889

08000e24 <read_R>:

/***************************************************/
/***************FUNCOES DO TRANSCEPTOR**************/
/***************************************************/

void read_R() {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
	int i, j;
	IO004_ResetPin(CE);
 8000e2a:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 8000e2e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e32:	685a      	ldr	r2, [r3, #4]
 8000e34:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 8000e38:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e3c:	785b      	ldrb	r3, [r3, #1]
 8000e3e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000e42:	fa01 f303 	lsl.w	r3, r1, r3
 8000e46:	6053      	str	r3, [r2, #4]
	delay(50000);
 8000e48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000e4c:	f000 f982 	bl	8001154 <delay>
	uint8_t temp = 0;
 8000e50:	f04f 0300 	mov.w	r3, #0
 8000e54:	71fb      	strb	r3, [r7, #7]
	for (j = 0; j < BYTES_TO_RECEIVE; j++) {
 8000e56:	f04f 0300 	mov.w	r3, #0
 8000e5a:	60bb      	str	r3, [r7, #8]
 8000e5c:	e036      	b.n	8000ecc <read_R+0xa8>
		for (i = 7; i > -1; i--) {
 8000e5e:	f04f 0307 	mov.w	r3, #7
 8000e62:	60fb      	str	r3, [r7, #12]
 8000e64:	e020      	b.n	8000ea8 <read_R+0x84>
			if (IO004_ReadPin(DATA))
 8000e66:	f643 43e4 	movw	r3, #15588	; 0x3ce4
 8000e6a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e72:	f643 43e4 	movw	r3, #15588	; 0x3ce4
 8000e76:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e7a:	785b      	ldrb	r3, [r3, #1]
 8000e7c:	fa22 f303 	lsr.w	r3, r2, r3
 8000e80:	f003 0301 	and.w	r3, r3, #1
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d009      	beq.n	8000e9c <read_R+0x78>
				temp |= (1 << i);
 8000e88:	f04f 0201 	mov.w	r2, #1
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	b2da      	uxtb	r2, r3
 8000e94:	79fb      	ldrb	r3, [r7, #7]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	71fb      	strb	r3, [r7, #7]
			pulse_R();
 8000e9c:	f000 f830 	bl	8000f00 <pulse_R>
	int i, j;
	IO004_ResetPin(CE);
	delay(50000);
	uint8_t temp = 0;
	for (j = 0; j < BYTES_TO_RECEIVE; j++) {
		for (i = 7; i > -1; i--) {
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	f103 33ff 	add.w	r3, r3, #4294967295
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	dadb      	bge.n	8000e66 <read_R+0x42>
			if (IO004_ReadPin(DATA))
				temp |= (1 << i);
			pulse_R();
		}
		data_R[j] = temp;
 8000eae:	f240 033c 	movw	r3, #60	; 0x3c
 8000eb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eb6:	68ba      	ldr	r2, [r7, #8]
 8000eb8:	189b      	adds	r3, r3, r2
 8000eba:	79fa      	ldrb	r2, [r7, #7]
 8000ebc:	701a      	strb	r2, [r3, #0]
		temp = 0;
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	71fb      	strb	r3, [r7, #7]
void read_R() {
	int i, j;
	IO004_ResetPin(CE);
	delay(50000);
	uint8_t temp = 0;
	for (j = 0; j < BYTES_TO_RECEIVE; j++) {
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	f103 0301 	add.w	r3, r3, #1
 8000eca:	60bb      	str	r3, [r7, #8]
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	2b04      	cmp	r3, #4
 8000ed0:	ddc5      	ble.n	8000e5e <read_R+0x3a>
			pulse_R();
		}
		data_R[j] = temp;
		temp = 0;
	}
	IO004_SetPin(CE);
 8000ed2:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 8000ed6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000eda:	685a      	ldr	r2, [r3, #4]
 8000edc:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 8000ee0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000ee4:	785b      	ldrb	r3, [r3, #1]
 8000ee6:	f04f 0101 	mov.w	r1, #1
 8000eea:	fa01 f303 	lsl.w	r3, r1, r3
 8000eee:	6053      	str	r3, [r2, #4]
	delay(50000);
 8000ef0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000ef4:	f000 f92e 	bl	8001154 <delay>
}
 8000ef8:	f107 0710 	add.w	r7, r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <pulse_R>:

void pulse_R() {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
	delay(300);
 8000f04:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f08:	f000 f924 	bl	8001154 <delay>
	IO004_SetPin(CLK1);
 8000f0c:	f643 43dc 	movw	r3, #15580	; 0x3cdc
 8000f10:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f14:	685a      	ldr	r2, [r3, #4]
 8000f16:	f643 43dc 	movw	r3, #15580	; 0x3cdc
 8000f1a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f1e:	785b      	ldrb	r3, [r3, #1]
 8000f20:	f04f 0101 	mov.w	r1, #1
 8000f24:	fa01 f303 	lsl.w	r3, r1, r3
 8000f28:	6053      	str	r3, [r2, #4]
	delay(300);
 8000f2a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f2e:	f000 f911 	bl	8001154 <delay>
	IO004_ResetPin(CLK1);
 8000f32:	f643 43dc 	movw	r3, #15580	; 0x3cdc
 8000f36:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f3a:	685a      	ldr	r2, [r3, #4]
 8000f3c:	f643 43dc 	movw	r3, #15580	; 0x3cdc
 8000f40:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f44:	785b      	ldrb	r3, [r3, #1]
 8000f46:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4e:	6053      	str	r3, [r2, #4]
}
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop

08000f54 <configure_R>:

void configure_R() {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
	/*Atribuicao de valores ao vetor de configuracao do transceptor*/
	configuration[0] = 0xC5; //RF_CH# e OP_MODE 0b11000101
 8000f5a:	f240 032c 	movw	r3, #44	; 0x2c
 8000f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f62:	f04f 02c5 	mov.w	r2, #197	; 0xc5
 8000f66:	701a      	strb	r2, [r3, #0]
	configuration[1] = 0x4F; //RX2_EN, CM, RFDR_SB13, X0_F, RF_PWR 0b01101111
 8000f68:	f240 032c 	movw	r3, #44	; 0x2c
 8000f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f70:	f04f 024f 	mov.w	r2, #79	; 0x4f
 8000f74:	705a      	strb	r2, [r3, #1]
	configuration[2] = 0xA3; //addr_w
 8000f76:	f240 032c 	movw	r3, #44	; 0x2c
 8000f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f7e:	f04f 02a3 	mov.w	r2, #163	; 0xa3
 8000f82:	709a      	strb	r2, [r3, #2]
	configuration[3] = 0xEE; //Comeco enderco CH1 00000001
 8000f84:	f240 032c 	movw	r3, #44	; 0x2c
 8000f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f8c:	f04f 02ee 	mov.w	r2, #238	; 0xee
 8000f90:	70da      	strb	r2, [r3, #3]
	configuration[4] = 0xDD; //0b00000000
 8000f92:	f240 032c 	movw	r3, #44	; 0x2c
 8000f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f9a:	f04f 02dd 	mov.w	r2, #221	; 0xdd
 8000f9e:	711a      	strb	r2, [r3, #4]
	configuration[5] = 0xCC; //0b11010100
 8000fa0:	f240 032c 	movw	r3, #44	; 0x2c
 8000fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fa8:	f04f 02cc 	mov.w	r2, #204	; 0xcc
 8000fac:	715a      	strb	r2, [r3, #5]
	configuration[6] = 0xBB; //0b11011111
 8000fae:	f240 032c 	movw	r3, #44	; 0x2c
 8000fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fb6:	f04f 02bb 	mov.w	r2, #187	; 0xbb
 8000fba:	719a      	strb	r2, [r3, #6]
	configuration[7] = 0xAA; //Fim enderco CH1 0b11101010
 8000fbc:	f240 032c 	movw	r3, #44	; 0x2c
 8000fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fc4:	f04f 02aa 	mov.w	r2, #170	; 0xaa
 8000fc8:	71da      	strb	r2, [r3, #7]
	configuration[8] = 0b00000000; //Comeco enderco CH2
 8000fca:	f240 032c 	movw	r3, #44	; 0x2c
 8000fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fd2:	f04f 0200 	mov.w	r2, #0
 8000fd6:	721a      	strb	r2, [r3, #8]
	configuration[9] = 0b00000000;
 8000fd8:	f240 032c 	movw	r3, #44	; 0x2c
 8000fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fe0:	f04f 0200 	mov.w	r2, #0
 8000fe4:	725a      	strb	r2, [r3, #9]
	configuration[10] = 0b00000000;
 8000fe6:	f240 032c 	movw	r3, #44	; 0x2c
 8000fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fee:	f04f 0200 	mov.w	r2, #0
 8000ff2:	729a      	strb	r2, [r3, #10]
	configuration[11] = 0b00000000;
 8000ff4:	f240 032c 	movw	r3, #44	; 0x2c
 8000ff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	72da      	strb	r2, [r3, #11]
	configuration[12] = 0b00000000; //Fim enderco CH2
 8001002:	f240 032c 	movw	r3, #44	; 0x2c
 8001006:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800100a:	f04f 0200 	mov.w	r2, #0
 800100e:	731a      	strb	r2, [r3, #12]
	configuration[13] = 0x28; //num bits enviados (1 byte nesse ex) TODO arrumar
 8001010:	f240 032c 	movw	r3, #44	; 0x2c
 8001014:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001018:	f04f 0228 	mov.w	r2, #40	; 0x28
 800101c:	735a      	strb	r2, [r3, #13]
	configuration[14] = 0b00000000;
 800101e:	f240 032c 	movw	r3, #44	; 0x2c
 8001022:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001026:	f04f 0200 	mov.w	r2, #0
 800102a:	739a      	strb	r2, [r3, #14]

	IO004_ResetPin(CE);
 800102c:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 8001030:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001034:	685a      	ldr	r2, [r3, #4]
 8001036:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 800103a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800103e:	785b      	ldrb	r3, [r3, #1]
 8001040:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001044:	fa01 f303 	lsl.w	r3, r1, r3
 8001048:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CS);
 800104a:	f643 43d4 	movw	r3, #15572	; 0x3cd4
 800104e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001052:	685a      	ldr	r2, [r3, #4]
 8001054:	f643 43d4 	movw	r3, #15572	; 0x3cd4
 8001058:	f6c0 0300 	movt	r3, #2048	; 0x800
 800105c:	785b      	ldrb	r3, [r3, #1]
 800105e:	f04f 0101 	mov.w	r1, #1
 8001062:	fa01 f303 	lsl.w	r3, r1, r3
 8001066:	6053      	str	r3, [r2, #4]
	int i, j;
	for (i = 14; i > -1; i--) {
 8001068:	f04f 030e 	mov.w	r3, #14
 800106c:	607b      	str	r3, [r7, #4]
 800106e:	e03f      	b.n	80010f0 <configure_R+0x19c>
		for (j = 7; j > -1; j--) {
 8001070:	f04f 0307 	mov.w	r3, #7
 8001074:	603b      	str	r3, [r7, #0]
 8001076:	e034      	b.n	80010e2 <configure_R+0x18e>
			if ((configuration[i] & (1 << j)) > 0)
 8001078:	f240 032c 	movw	r3, #44	; 0x2c
 800107c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001080:	687a      	ldr	r2, [r7, #4]
 8001082:	189b      	adds	r3, r3, r2
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	461a      	mov	r2, r3
 8001088:	f04f 0101 	mov.w	r1, #1
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	fa01 f303 	lsl.w	r3, r1, r3
 8001092:	4013      	ands	r3, r2
 8001094:	2b00      	cmp	r3, #0
 8001096:	dd0f      	ble.n	80010b8 <configure_R+0x164>
				IO004_SetPin(DATA);
 8001098:	f643 43e4 	movw	r3, #15588	; 0x3ce4
 800109c:	f6c0 0300 	movt	r3, #2048	; 0x800
 80010a0:	685a      	ldr	r2, [r3, #4]
 80010a2:	f643 43e4 	movw	r3, #15588	; 0x3ce4
 80010a6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80010aa:	785b      	ldrb	r3, [r3, #1]
 80010ac:	f04f 0101 	mov.w	r1, #1
 80010b0:	fa01 f303 	lsl.w	r3, r1, r3
 80010b4:	6053      	str	r3, [r2, #4]
 80010b6:	e00e      	b.n	80010d6 <configure_R+0x182>
			else
				IO004_ResetPin(DATA);
 80010b8:	f643 43e4 	movw	r3, #15588	; 0x3ce4
 80010bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80010c0:	685a      	ldr	r2, [r3, #4]
 80010c2:	f643 43e4 	movw	r3, #15588	; 0x3ce4
 80010c6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80010ca:	785b      	ldrb	r3, [r3, #1]
 80010cc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80010d0:	fa01 f303 	lsl.w	r3, r1, r3
 80010d4:	6053      	str	r3, [r2, #4]
			;
			pulse_R();
 80010d6:	f7ff ff13 	bl	8000f00 <pulse_R>

	IO004_ResetPin(CE);
	IO004_SetPin(CS);
	int i, j;
	for (i = 14; i > -1; i--) {
		for (j = 7; j > -1; j--) {
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	f103 33ff 	add.w	r3, r3, #4294967295
 80010e0:	603b      	str	r3, [r7, #0]
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	dac7      	bge.n	8001078 <configure_R+0x124>
	configuration[14] = 0b00000000;

	IO004_ResetPin(CE);
	IO004_SetPin(CS);
	int i, j;
	for (i = 14; i > -1; i--) {
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80010ee:	607b      	str	r3, [r7, #4]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	dabc      	bge.n	8001070 <configure_R+0x11c>
				IO004_ResetPin(DATA);
			;
			pulse_R();
		}
	}
	IO004_DisableOutputDriver(&DATA, IO004_CONT_POLLING);
 80010f6:	f643 40e4 	movw	r0, #15588	; 0x3ce4
 80010fa:	f6c0 0000 	movt	r0, #2048	; 0x800
 80010fe:	f04f 0103 	mov.w	r1, #3
 8001102:	f002 f80b 	bl	800311c <IO004_DisableOutputDriver>
	IO004_ResetPin(CS);
 8001106:	f643 43d4 	movw	r3, #15572	; 0x3cd4
 800110a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800110e:	685a      	ldr	r2, [r3, #4]
 8001110:	f643 43d4 	movw	r3, #15572	; 0x3cd4
 8001114:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001118:	785b      	ldrb	r3, [r3, #1]
 800111a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800111e:	fa01 f303 	lsl.w	r3, r1, r3
 8001122:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CE);
 8001124:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 8001128:	f6c0 0300 	movt	r3, #2048	; 0x800
 800112c:	685a      	ldr	r2, [r3, #4]
 800112e:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 8001132:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001136:	785b      	ldrb	r3, [r3, #1]
 8001138:	f04f 0101 	mov.w	r1, #1
 800113c:	fa01 f303 	lsl.w	r3, r1, r3
 8001140:	6053      	str	r3, [r2, #4]
	delay(50000);
 8001142:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001146:	f000 f805 	bl	8001154 <delay>
}
 800114a:	f107 0708 	add.w	r7, r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop

08001154 <delay>:

/***************************************************/
/*****************FUNCOES GERAIS********************/
/***************************************************/

void delay(long unsigned int i) {
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
	while (i--) {
 800115c:	e000      	b.n	8001160 <delay+0xc>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800115e:	bf00      	nop
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b00      	cmp	r3, #0
 8001164:	bf0c      	ite	eq
 8001166:	2300      	moveq	r3, #0
 8001168:	2301      	movne	r3, #1
 800116a:	b2db      	uxtb	r3, r3
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	f102 32ff 	add.w	r2, r2, #4294967295
 8001172:	607a      	str	r2, [r7, #4]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d1f2      	bne.n	800115e <delay+0xa>

		__NOP();
	}
}
 8001178:	f107 070c 	add.w	r7, r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop

08001184 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8001184:	b480      	push	{r7}
 8001186:	b085      	sub	sp, #20
 8001188:	af00      	add	r7, sp, #0
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8001190:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001194:	4618      	mov	r0, r3
 8001196:	f107 0714 	add.w	r7, r7, #20
 800119a:	46bd      	mov	sp, r7
 800119c:	bc80      	pop	{r7}
 800119e:	4770      	bx	lr

080011a0 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	60f8      	str	r0, [r7, #12]
 80011a8:	60b9      	str	r1, [r7, #8]
 80011aa:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 80011ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	f107 0714 	add.w	r7, r7, #20
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr

080011bc <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 80011c8:	f04f 0300 	mov.w	r3, #0
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	f107 0714 	add.w	r7, r7, #20
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bc80      	pop	{r7}
 80011d6:	4770      	bx	lr

080011d8 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
 return -1;
 80011e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	f107 0714 	add.w	r7, r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr

080011f4 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
 return -1;
 80011f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	46bd      	mov	sp, r7
 8001200:	bc80      	pop	{r7}
 8001202:	4770      	bx	lr

08001204 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d002      	beq.n	800121a <_fstat+0x16>
  return -1;
 8001214:	f04f 33ff 	mov.w	r3, #4294967295
 8001218:	e001      	b.n	800121e <_fstat+0x1a>
 else
  return -2;
 800121a:	f06f 0301 	mvn.w	r3, #1
}
 800121e:	4618      	mov	r0, r3
 8001220:	f107 070c 	add.w	r7, r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop

0800122c <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	6039      	str	r1, [r7, #0]
 if (old == new)
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	429a      	cmp	r2, r3
 800123c:	d102      	bne.n	8001244 <_link+0x18>
  return -1;
 800123e:	f04f 33ff 	mov.w	r3, #4294967295
 8001242:	e001      	b.n	8001248 <_link+0x1c>
 else
  return -2;
 8001244:	f06f 0301 	mvn.w	r3, #1
}
 8001248:	4618      	mov	r0, r3
 800124a:	f107 070c 	add.w	r7, r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr

08001254 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 return -1;
 800125c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001260:	4618      	mov	r0, r3
 8001262:	f107 070c 	add.w	r7, r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	bc80      	pop	{r7}
 800126a:	4770      	bx	lr

0800126c <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 800126c:	b480      	push	{r7}
 800126e:	b087      	sub	sp, #28
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8001274:	f64f 73bc 	movw	r3, #65468	; 0xffbc
 8001278:	f2c0 0300 	movt	r3, #0
 800127c:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 800127e:	f240 030c 	movw	r3, #12
 8001282:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d114      	bne.n	80012b6 <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 800128c:	f240 030c 	movw	r3, #12
 8001290:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001294:	f240 0244 	movw	r2, #68	; 0x44
 8001298:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800129c:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 800129e:	f240 030c 	movw	r3, #12
 80012a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	18d2      	adds	r2, r2, r3
 80012ac:	f240 0310 	movw	r3, #16
 80012b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012b4:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 80012b6:	f240 030c 	movw	r3, #12
 80012ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80012c2:	f240 030c 	movw	r3, #12
 80012c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	461a      	mov	r2, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	18d3      	adds	r3, r2, r3
 80012d2:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 80012d6:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80012da:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 80012dc:	f240 0310 	movw	r3, #16
 80012e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	68fa      	ldr	r2, [r7, #12]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d302      	bcc.n	80012f2 <_sbrk+0x86>
  return ((unsigned char *)NULL);
 80012ec:	f04f 0300 	mov.w	r3, #0
 80012f0:	e006      	b.n	8001300 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 80012f2:	f240 030c 	movw	r3, #12
 80012f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012fa:	68fa      	ldr	r2, [r7, #12]
 80012fc:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 80012fe:	693b      	ldr	r3, [r7, #16]
 }
}
 8001300:	4618      	mov	r0, r3
 8001302:	f107 071c 	add.w	r7, r7, #28
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr

0800130c <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 return -1;
 8001314:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001318:	4618      	mov	r0, r3
 800131a:	f107 070c 	add.w	r7, r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr

08001324 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 return -1;
 800132c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001330:	4618      	mov	r0, r3
 8001332:	f107 070c 	add.w	r7, r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr

0800133c <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8001346:	f04f 33ff 	mov.w	r3, #4294967295
}
 800134a:	4618      	mov	r0, r3
 800134c:	f107 070c 	add.w	r7, r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	bc80      	pop	{r7}
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop

08001358 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
 return -1;
 800135c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001360:	4618      	mov	r0, r3
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
 return -1;
 800136c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001370:	4618      	mov	r0, r3
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr

08001378 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8001380:	e7fe      	b.n	8001380 <_exit+0x8>
 8001382:	bf00      	nop

08001384 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop

08001390 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8001398:	f04f 33ff 	mov.w	r3, #4294967295
}
 800139c:	4618      	mov	r0, r3
 800139e:	f107 070c 	add.w	r7, r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr

080013a8 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 80013a8:	b480      	push	{r7}
 80013aa:	b087      	sub	sp, #28
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 80013b0:	f04f 0300 	mov.w	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 80013b6:	f04f 0300 	mov.w	r3, #0
 80013ba:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 80013bc:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80013c0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80013c4:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80013cc:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	f103 0310 	add.w	r3, r3, #16
 80013d4:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80013d6:	697a      	ldr	r2, [r7, #20]
 80013d8:	4613      	mov	r3, r2
 80013da:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80013de:	189b      	adds	r3, r3, r2
 80013e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 80013e4:	18cb      	adds	r3, r1, r3
 80013e6:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	601a      	str	r2, [r3, #0]
}
 80013f2:	f107 071c 	add.w	r7, r7, #28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr

080013fc <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b087      	sub	sp, #28
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 8001404:	f04f 0300 	mov.w	r3, #0
 8001408:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 800140a:	f04f 0300 	mov.w	r3, #0
 800140e:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 8001410:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8001414:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001418:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8001420:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	f103 0314 	add.w	r3, r3, #20
 8001428:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	4613      	mov	r3, r2
 800142e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001432:	189b      	adds	r3, r3, r2
 8001434:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8001438:	18cb      	adds	r3, r1, r3
 800143a:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	601a      	str	r2, [r3, #0]
}
 8001446:	f107 071c 	add.w	r7, r7, #28
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr

08001450 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8001456:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800145a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800145e:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8001460:	f04f 0300 	mov.w	r3, #0
 8001464:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 800146c:	78fb      	ldrb	r3, [r7, #3]
}
 800146e:	4618      	mov	r0, r3
 8001470:	f107 070c 	add.w	r7, r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	bc80      	pop	{r7}
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop

0800147c <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 800147c:	b480      	push	{r7}
 800147e:	b089      	sub	sp, #36	; 0x24
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8001484:	f04f 030f 	mov.w	r3, #15
 8001488:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 800148a:	f04f 0300 	mov.w	r3, #0
 800148e:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 8001490:	f04f 0300 	mov.w	r3, #0
 8001494:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8001496:	f04f 0300 	mov.w	r3, #0
 800149a:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 800149c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80014a0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80014a4:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80014ac:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	f103 030c 	add.w	r3, r3, #12
 80014b4:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	4613      	mov	r3, r2
 80014ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80014be:	189b      	adds	r3, r3, r2
 80014c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 80014c4:	18cb      	adds	r3, r1, r3
 80014c6:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	4013      	ands	r3, r2
 80014d0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80014d4:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d003      	beq.n	80014e4 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 80014dc:	f04f 0301 	mov.w	r3, #1
 80014e0:	61fb      	str	r3, [r7, #28]
 80014e2:	e002      	b.n	80014ea <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 80014e4:	f04f 0300 	mov.w	r3, #0
 80014e8:	61fb      	str	r3, [r7, #28]
  }
  return status;
 80014ea:	69fb      	ldr	r3, [r7, #28]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bc80      	pop	{r7}
 80014f6:	4770      	bx	lr

080014f8 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 80014fe:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8001502:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001506:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	f043 0201 	orr.w	r2, r3, #1
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	609a      	str	r2, [r3, #8]

}
 8001514:	f107 070c 	add.w	r7, r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop

08001520 <PWMSP001_Init>:
 **                 Function definitions                                       **
 *******************************************************************************/
   
/* This function initializes the app */
void PWMSP001_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
  status_t Error = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8001526:	f04f 0301 	mov.w	r3, #1
 800152a:	607b      	str	r3, [r7, #4]
  CCU4GLOBAL_Init();
 800152c:	f002 fad0 	bl	8003ad0 <CCU4GLOBAL_Init>
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle0);
 8001530:	f643 30fc 	movw	r0, #15356	; 0x3bfc
 8001534:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001538:	f000 f8ca 	bl	80016d0 <PWMSP001_lInit>
 800153c:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d10d      	bne.n	8001560 <PWMSP001_Init+0x40>
  {   
    if (PWMSP001_Handle0.StartControl == (uint8_t)SET)
 8001544:	f643 33fc 	movw	r3, #15356	; 0x3bfc
 8001548:	f6c0 0300 	movt	r3, #2048	; 0x800
 800154c:	785b      	ldrb	r3, [r3, #1]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d106      	bne.n	8001560 <PWMSP001_Init+0x40>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle0);
 8001552:	f643 30fc 	movw	r0, #15356	; 0x3bfc
 8001556:	f6c0 0000 	movt	r0, #2048	; 0x800
 800155a:	f000 faf7 	bl	8001b4c <PWMSP001_Start>
 800155e:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.2 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD2_Msk));
 8001560:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001564:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8001568:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800156c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8001570:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001572:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001576:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD2_Pos) & \
 8001578:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800157c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8001580:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8001584:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8001588:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800158a:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD2_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC2_PO_Msk));
 800158c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001590:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8001594:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8001598:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800159c:	6912      	ldr	r2, [r2, #16]
 800159e:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80015a2:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC2_PO_Pos) & \
 80015a4:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80015a8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80015ac:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80015b0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80015b4:	6912      	ldr	r2, [r2, #16]
 80015b6:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC2_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle1);
 80015b8:	f643 4044 	movw	r0, #15428	; 0x3c44
 80015bc:	f6c0 0000 	movt	r0, #2048	; 0x800
 80015c0:	f000 f886 	bl	80016d0 <PWMSP001_lInit>
 80015c4:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d10d      	bne.n	80015e8 <PWMSP001_Init+0xc8>
  {   
    if (PWMSP001_Handle1.StartControl == (uint8_t)SET)
 80015cc:	f643 4344 	movw	r3, #15428	; 0x3c44
 80015d0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015d4:	785b      	ldrb	r3, [r3, #1]
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d106      	bne.n	80015e8 <PWMSP001_Init+0xc8>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle1);
 80015da:	f643 4044 	movw	r0, #15428	; 0x3c44
 80015de:	f6c0 0000 	movt	r0, #2048	; 0x800
 80015e2:	f000 fab3 	bl	8001b4c <PWMSP001_Start>
 80015e6:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.1 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 80015e8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80015ec:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80015f0:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80015f4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80015f8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80015fa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80015fe:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD1_Pos) & \
 8001600:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001604:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8001608:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800160c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8001610:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001612:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD1_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC1_PO_Msk));
 8001614:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001618:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800161c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8001620:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8001624:	6912      	ldr	r2, [r2, #16]
 8001626:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800162a:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC1_PO_Pos) & \
 800162c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001630:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8001634:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8001638:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800163c:	6912      	ldr	r2, [r2, #16]
 800163e:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC1_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle2);
 8001640:	f643 408c 	movw	r0, #15500	; 0x3c8c
 8001644:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001648:	f000 f842 	bl	80016d0 <PWMSP001_lInit>
 800164c:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d10d      	bne.n	8001670 <PWMSP001_Init+0x150>
  {   
    if (PWMSP001_Handle2.StartControl == (uint8_t)SET)
 8001654:	f643 438c 	movw	r3, #15500	; 0x3c8c
 8001658:	f6c0 0300 	movt	r3, #2048	; 0x800
 800165c:	785b      	ldrb	r3, [r3, #1]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d106      	bne.n	8001670 <PWMSP001_Init+0x150>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle2);
 8001662:	f643 408c 	movw	r0, #15500	; 0x3c8c
 8001666:	f6c0 0000 	movt	r0, #2048	; 0x800
 800166a:	f000 fa6f 	bl	8001b4c <PWMSP001_Start>
 800166e:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.0 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 8001670:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001674:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8001678:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800167c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8001680:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001682:	f022 0207 	bic.w	r2, r2, #7
 8001686:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD0_Pos) & \
 8001688:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800168c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8001690:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8001694:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8001698:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800169a:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD0_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC0_PO_Msk));
 800169c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80016a0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80016a4:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80016a8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80016ac:	6912      	ldr	r2, [r2, #16]
 80016ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80016b2:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC0_PO_Pos) & \
 80016b4:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80016b8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80016bc:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80016c0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80016c4:	6912      	ldr	r2, [r2, #16]
 80016c6:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC0_PO_Msk);
}
 80016c8:	f107 0708 	add.w	r7, r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <PWMSP001_lInit>:

/*<<<DD_PWMSP001_API_1>>>*/
/* This function initializes an instance of the app */
status_t PWMSP001_lInit(const PWMSP001_HandleType* HandlePtr)
{
 80016d0:	b590      	push	{r4, r7, lr}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80016d8:	f04f 0301 	mov.w	r3, #1
 80016dc:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	f040 8169 	bne.w	80019bc <PWMSP001_lInit+0x2ec>
    {
      break;
    }
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	699b      	ldr	r3, [r3, #24]
 80016ee:	f04f 0207 	mov.w	r2, #7
 80016f2:	611a      	str	r2, [r3, #16]

    /*<<<DD_PWMSP001_API_1_3>>>*/
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	7bdb      	ldrb	r3, [r3, #15]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d127      	bne.n	800174c <PWMSP001_lInit+0x7c>
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	699a      	ldr	r2, [r3, #24]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 800170a:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 800170e:	6013      	str	r3, [r2, #0]
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	6992      	ldr	r2, [r2, #24]
 8001718:	6852      	ldr	r2, [r2, #4]
 800171a:	f022 020c 	bic.w	r2, r2, #12
 800171e:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	6992      	ldr	r2, [r2, #24]
 8001728:	6811      	ldr	r1, [r2, #0]
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8001730:	ea4f 4282 	mov.w	r2, r2, lsl #18
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
 8001734:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
 8001738:	430a      	orrs	r2, r1
 800173a:	601a      	str	r2, [r3, #0]
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
		  & (uint32_t)CCU4_CC4_INS_LPF1M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	6992      	ldr	r2, [r2, #24]
 8001744:	6852      	ldr	r2, [r2, #4]
 8001746:	f042 0208 	orr.w	r2, r2, #8
 800174a:	605a      	str	r2, [r3, #4]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	7c5b      	ldrb	r3, [r3, #17]
 8001750:	2b01      	cmp	r3, #1
 8001752:	d12b      	bne.n	80017ac <PWMSP001_lInit+0xdc>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f893 3020 	ldrb.w	r3, [r3, #32]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 800175a:	2b01      	cmp	r3, #1
 800175c:	d026      	beq.n	80017ac <PWMSP001_lInit+0xdc>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	699a      	ldr	r2, [r3, #24]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	699b      	ldr	r3, [r3, #24]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 800176c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001770:	6013      	str	r3, [r2, #0]
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	6992      	ldr	r2, [r2, #24]
 800177a:	6852      	ldr	r2, [r2, #4]
 800177c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001780:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	699b      	ldr	r3, [r3, #24]
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	6992      	ldr	r2, [r2, #24]
 800178a:	6811      	ldr	r1, [r2, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	7812      	ldrb	r2, [r2, #0]
 8001790:	ea4f 6202 	mov.w	r2, r2, lsl #24
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
 8001794:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
 8001798:	430a      	orrs	r2, r1
 800179a:	601a      	str	r2, [r3, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
		    (((uint32_t)0 << (uint32_t)CCU4_CC4_INS_LPF2M_Pos)& \
			  (uint32_t)CCU4_CC4_INS_LPF2M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= ((uint32_t)1 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	6992      	ldr	r2, [r2, #24]
 80017a4:	6852      	ldr	r2, [r2, #4]
 80017a6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80017aa:	605a      	str	r2, [r3, #4]
    }/* End of  if (HandlePtr->kTrapEnable == (uint8_t)SET)*/
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	699a      	ldr	r2, [r3, #24]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	695b      	ldr	r3, [r3, #20]
 80017b6:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 80017ba:	f023 0309 	bic.w	r3, r3, #9
 80017be:	6153      	str	r3, [r2, #20]
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	687a      	ldr	r2, [r7, #4]
 80017c6:	6992      	ldr	r2, [r2, #24]
 80017c8:	6951      	ldr	r1, [r2, #20]
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
 80017d0:	f002 0001 	and.w	r0, r2, #1
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80017da:	ea4f 2282 	mov.w	r2, r2, lsl #10
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 80017de:	f402 6280 	and.w	r2, r2, #1024	; 0x400
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
 80017e2:	4310      	orrs	r0, r2
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 80017ea:	ea4f 2202 	mov.w	r2, r2, lsl #8
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
 80017ee:	f402 7240 	and.w	r2, r2, #768	; 0x300
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 80017f2:	4302      	orrs	r2, r0
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
 80017f4:	430a      	orrs	r2, r1
 80017f6:	615a      	str	r2, [r3, #20]
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
    /*
     * If timer concatenation is enabled during single shot mode lower timer 
     * should be free running
     */
	if (HandlePtr->kTimerConcatenation != (uint8_t)SET)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d00e      	beq.n	8001820 <PWMSP001_lInit+0x150>
	{
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	699b      	ldr	r3, [r3, #24]
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	7b12      	ldrb	r2, [r2, #12]
 800180a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800180e:	f002 0102 	and.w	r1, r2, #2
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	6992      	ldr	r2, [r2, #24]
 8001816:	6952      	ldr	r2, [r2, #20]
 8001818:	f022 0202 	bic.w	r2, r2, #2
 800181c:	430a      	orrs	r2, r1
 800181e:	615a      	str	r2, [r3, #20]
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	699b      	ldr	r3, [r3, #24]
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	6992      	ldr	r2, [r2, #24]
 8001828:	6951      	ldr	r1, [r2, #20]
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8001830:	ea4f 3242 	mov.w	r2, r2, lsl #13
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
 8001834:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
 8001838:	430a      	orrs	r2, r1
 800183a:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
    
    WR_REG(HandlePtr->CC4yRegsPtr->DITS,(uint32_t)CCU4_CC4_DITS_DCVS_Msk,\
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	7b52      	ldrb	r2, [r2, #13]
 8001844:	f002 010f 	and.w	r1, r2, #15
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	6992      	ldr	r2, [r2, #24]
 800184c:	6a12      	ldr	r2, [r2, #32]
 800184e:	f022 020f 	bic.w	r2, r2, #15
 8001852:	430a      	orrs	r2, r1
 8001854:	621a      	str	r2, [r3, #32]
      (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

    /*Configure Trap mode as per GUI*/
    if(HandlePtr->kTimerConcatenation != (uint8_t)SET)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f893 3020 	ldrb.w	r3, [r3, #32]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d02c      	beq.n	80018ba <PWMSP001_lInit+0x1ea>
    {
      /*<<<DD_PWMSP001_API_1_6>>>*/
      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	7c92      	ldrb	r2, [r2, #18]
 8001868:	ea4f 5242 	mov.w	r2, r2, lsl #21
 800186c:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	6992      	ldr	r2, [r2, #24]
 8001874:	6952      	ldr	r2, [r2, #20]
 8001876:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800187a:	430a      	orrs	r2, r1
 800187c:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	699b      	ldr	r3, [r3, #24]
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	7cd2      	ldrb	r2, [r2, #19]
 8001886:	ea4f 5282 	mov.w	r2, r2, lsl #22
 800188a:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	6992      	ldr	r2, [r2, #24]
 8001892:	6952      	ldr	r2, [r2, #20]
 8001894:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8001898:	430a      	orrs	r2, r1
 800189a:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);
      
	  WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk, \
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	7c52      	ldrb	r2, [r2, #17]
 80018a4:	ea4f 4242 	mov.w	r2, r2, lsl #17
 80018a8:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	6992      	ldr	r2, [r2, #24]
 80018b0:	6952      	ldr	r2, [r2, #20]
 80018b2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80018b6:	430a      	orrs	r2, r1
 80018b8:	615a      	str	r2, [r3, #20]
		  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
    }
    /*Set the prescalar divider and passive level of the o/p signal.*/
    WR_REG(HandlePtr->CC4yRegsPtr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk,\
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 80018c4:	f002 010f 	and.w	r1, r2, #15
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	6992      	ldr	r2, [r2, #24]
 80018cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80018ce:	f022 020f 	bic.w	r2, r2, #15
 80018d2:	430a      	orrs	r2, r1
 80018d4:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);
    HandlePtr->CC4yRegsPtr->PSL = HandlePtr->kPassiveLevel;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	699b      	ldr	r3, [r3, #24]
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	7c12      	ldrb	r2, [r2, #16]
 80018de:	619a      	str	r2, [r3, #24]

    /*<<<DD_PWMSP001_API_1_7>>>*/
    /*Setting period register's value*/
    HandlePtr->CC4yRegsPtr->PRS = (uint32_t)(HandlePtr->kPeriodVal & 0xFFFFU);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	699a      	ldr	r2, [r3, #24]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80018ec:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80018f0:	6353      	str	r3, [r2, #52]	; 0x34
    /*Setting compare register's value*/
    HandlePtr->CC4yRegsPtr->CRS = (uint32_t)(HandlePtr->kCompareValue & 0xFFFFU);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	699a      	ldr	r2, [r3, #24]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80018fe:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001902:	63d3      	str	r3, [r2, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->SWR |= PWMSP001_ALL_CCU4_INTR_CLEAR;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	699a      	ldr	r2, [r3, #24]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001910:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8001914:	f043 030f 	orr.w	r3, r3, #15
 8001918:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

    /*Applying register's settings for the second slice if timer concatenation
     * is set */
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d10e      	bne.n	8001944 <PWMSP001_lInit+0x274>
    {
      PWMSP001_lConfigureSecondSlice(HandlePtr);
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f001 f858 	bl	80029dc <PWMSP001_lConfigureSecondSlice>
      HandlePtr->CC4yRegs1Ptr->INTE |= HandlePtr->InterruptControl;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	69db      	ldr	r3, [r3, #28]
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	69d2      	ldr	r2, [r2, #28]
 8001934:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800193c:	430a      	orrs	r2, r1
 800193e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8001942:	e00a      	b.n	800195a <PWMSP001_lInit+0x28a>

    } /*End of if (HandlePtr->kTimerConcatenation == SET)*/
    else
    {
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	6992      	ldr	r2, [r2, #24]
 800194c:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001954:	430a      	orrs	r2, r1
 8001956:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	695b      	ldr	r3, [r3, #20]
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	6952      	ldr	r2, [r2, #20]
 8001962:	6911      	ldr	r1, [r2, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 800196a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800196e:	f04f 0001 	mov.w	r0, #1
 8001972:	fa00 f002 	lsl.w	r0, r0, r2
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 800197c:	ea4f 0282 	mov.w	r2, r2, lsl #2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 8001980:	f102 0201 	add.w	r2, r2, #1
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 8001984:	f04f 0401 	mov.w	r4, #1
 8001988:	fa04 f202 	lsl.w	r2, r4, r2
 800198c:	4310      	orrs	r0, r2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
 8001994:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001998:	f102 0202 	add.w	r2, r2, #2
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 800199c:	f04f 0401 	mov.w	r4, #1
 80019a0:	fa04 f202 	lsl.w	r2, r4, r2
 80019a4:	4302      	orrs	r2, r0
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 80019a6:	430a      	orrs	r2, r1
 80019a8:	611a      	str	r2, [r3, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));

    Status = (uint32_t)DAVEApp_SUCCESS;
 80019aa:	f04f 0300 	mov.w	r3, #0
 80019ae:	60fb      	str	r3, [r7, #12]
    HandlePtr->DynamicDataType->StateType = PWMSP001_INITIALIZED;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019b4:	f04f 0201 	mov.w	r2, #1
 80019b8:	701a      	strb	r2, [r3, #0]
 80019ba:	e000      	b.n	80019be <PWMSP001_lInit+0x2ee>
  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
    {
      break;
 80019bc:	bf00      	nop

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 80019be:	68fb      	ldr	r3, [r7, #12]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	f107 0714 	add.w	r7, r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd90      	pop	{r4, r7, pc}
 80019ca:	bf00      	nop

080019cc <PWMSP001_Deinit>:

/*<<<DD_PWMSP001_API_2>>>*/
/* This function de-initializes the app */
status_t PWMSP001_Deinit(const PWMSP001_HandleType* HandlePtr)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b089      	sub	sp, #36	; 0x24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80019d4:	f04f 0301 	mov.w	r3, #1
 80019d8:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  uint32_t Temp4;

     /*<<<DD_PWMSP001_API_2_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	f000 80ab 	beq.w	8001b3c <PWMSP001_Deinit+0x170>
    {
    /*<<<DD_PWMSP001_API_2_3>>>*/
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	f04f 0207 	mov.w	r2, #7
 80019ee:	611a      	str	r2, [r3, #16]
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	f640 720f 	movw	r2, #3855	; 0xf0f
 80019f8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	f04f 0200 	mov.w	r2, #0
 8001a04:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	695b      	ldr	r3, [r3, #20]
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	6952      	ldr	r2, [r2, #20]
 8001a10:	6891      	ldr	r1, [r2, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
 8001a18:	f04f 0001 	mov.w	r0, #1
 8001a1c:	fa00 f202 	lsl.w	r2, r0, r2
 8001a20:	430a      	orrs	r2, r1
 8001a22:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8001a26:	609a      	str	r2, [r3, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
	    |((uint32_t)1 << (uint32_t)CCU4_GIDLS_PSIC_Pos));

    /*Clear all the registers*/
    HandlePtr->CC4yRegsPtr->INS = 0x00U;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
    HandlePtr->CC4yRegsPtr->CMC = 0x00U;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	699b      	ldr	r3, [r3, #24]
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegsPtr->TC = 0x00U;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	f04f 0200 	mov.w	r2, #0
 8001a44:	615a      	str	r2, [r3, #20]
    HandlePtr->CC4yRegsPtr->PSC = 0x00U;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	699b      	ldr	r3, [r3, #24]
 8001a4a:	f04f 0200 	mov.w	r2, #0
 8001a4e:	625a      	str	r2, [r3, #36]	; 0x24
    HandlePtr->CC4yRegsPtr->PSL = 0x00U;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	f04f 0200 	mov.w	r2, #0
 8001a58:	619a      	str	r2, [r3, #24]
    HandlePtr->CC4yRegsPtr->DITS = 0x00U;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	699b      	ldr	r3, [r3, #24]
 8001a5e:	f04f 0200 	mov.w	r2, #0
 8001a62:	621a      	str	r2, [r3, #32]
    HandlePtr->CC4yRegsPtr->CRS = 0x00U;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	f04f 0200 	mov.w	r2, #0
 8001a6c:	63da      	str	r2, [r3, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->PRS = 0x00U;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	699b      	ldr	r3, [r3, #24]
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	635a      	str	r2, [r3, #52]	; 0x34

    /*<<<DD_PWMSP001_API_2_2>>>*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d154      	bne.n	8001b2c <PWMSP001_Deinit+0x160>
    {
      /*<<<DD_PWMSP001_API_2_3>>>*/
      HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	f04f 0207 	mov.w	r2, #7
 8001a8a:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yRegs1Ptr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	69db      	ldr	r3, [r3, #28]
 8001a90:	f640 720f 	movw	r2, #3855	; 0xf0f
 8001a94:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      HandlePtr->CC4yRegs1Ptr->INTE = 0x00U;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	69db      	ldr	r3, [r3, #28]
 8001a9c:	f04f 0200 	mov.w	r2, #0
 8001aa0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /*Set IDLE mode for selected slice*/
      Temp4 = ((uint32_t)0x01 << (uint32_t)CCU4_GIDLS_PSIC_Pos);
 8001aa4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001aa8:	61bb      	str	r3, [r7, #24]
      Temp3 = ((uint32_t)0x01 << CCU4_GIDLS_CPRB_Pos);
 8001aaa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aae:	617b      	str	r3, [r7, #20]
      Temp2 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ab6:	613b      	str	r3, [r7, #16]
      Temp1 = Temp3 | Temp4;
 8001ab8:	697a      	ldr	r2, [r7, #20]
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | Temp1);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	695b      	ldr	r3, [r3, #20]
 8001ac4:	687a      	ldr	r2, [r7, #4]
 8001ac6:	6952      	ldr	r2, [r2, #20]
 8001ac8:	6891      	ldr	r1, [r2, #8]
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	f04f 0001 	mov.w	r0, #1
 8001ad0:	fa00 f002 	lsl.w	r0, r0, r2
 8001ad4:	68fa      	ldr	r2, [r7, #12]
 8001ad6:	4302      	orrs	r2, r0
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	609a      	str	r2, [r3, #8]
      /*   Temp3 | Temp4 ); */

      /*Clear all the registers*/
      HandlePtr->CC4yRegs1Ptr->INS = 0x00U;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	69db      	ldr	r3, [r3, #28]
 8001ae0:	f04f 0200 	mov.w	r2, #0
 8001ae4:	601a      	str	r2, [r3, #0]
      HandlePtr->CC4yRegs1Ptr->CMC = 0x00U;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	69db      	ldr	r3, [r3, #28]
 8001aea:	f04f 0200 	mov.w	r2, #0
 8001aee:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegs1Ptr->TC = 0x00U;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	69db      	ldr	r3, [r3, #28]
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	615a      	str	r2, [r3, #20]
      HandlePtr->CC4yRegs1Ptr->PSC = 0x00U;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	f04f 0200 	mov.w	r2, #0
 8001b02:	625a      	str	r2, [r3, #36]	; 0x24
      HandlePtr->CC4yRegs1Ptr->PSL = 0x00U;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	69db      	ldr	r3, [r3, #28]
 8001b08:	f04f 0200 	mov.w	r2, #0
 8001b0c:	619a      	str	r2, [r3, #24]
      HandlePtr->CC4yRegs1Ptr->DITS = 0x00U;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	69db      	ldr	r3, [r3, #28]
 8001b12:	f04f 0200 	mov.w	r2, #0
 8001b16:	621a      	str	r2, [r3, #32]
      HandlePtr->CC4yRegs1Ptr->CRS = 0x00U;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	69db      	ldr	r3, [r3, #28]
 8001b1c:	f04f 0200 	mov.w	r2, #0
 8001b20:	63da      	str	r2, [r3, #60]	; 0x3c
      HandlePtr->CC4yRegs1Ptr->PRS = 0x00U;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	69db      	ldr	r3, [r3, #28]
 8001b26:	f04f 0200 	mov.w	r2, #0
 8001b2a:	635a      	str	r2, [r3, #52]	; 0x34
    }/*End of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

    HandlePtr->DynamicDataType->StateType = PWMSP001_UNINITIALIZED;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b30:	f04f 0200 	mov.w	r2, #0
 8001b34:	701a      	strb	r2, [r3, #0]

    Status = (uint32_t)DAVEApp_SUCCESS;
 8001b36:	f04f 0300 	mov.w	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 8001b3c:	69fb      	ldr	r3, [r7, #28]
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bc80      	pop	{r7}
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop

08001b4c <PWMSP001_Start>:

/*<<<DD_PWMSP001_API_3>>>*/
/* This function starts the app. 
 * This needs to be called even if external start is configured.*/
status_t PWMSP001_Start(const PWMSP001_HandleType* HandlePtr)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b085      	sub	sp, #20
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8001b54:	f04f 0301 	mov.w	r3, #1
 8001b58:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d005      	beq.n	8001b70 <PWMSP001_Start+0x24>
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b68:	781b      	ldrb	r3, [r3, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 8001b6a:	2b03      	cmp	r3, #3
 8001b6c:	f040 80a7 	bne.w	8001cbe <PWMSP001_Start+0x172>
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	f640 720f 	movw	r2, #3855	; 0xf0f
 8001b78:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	695b      	ldr	r3, [r3, #20]
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	6952      	ldr	r2, [r2, #20]
 8001b84:	68d1      	ldr	r1, [r2, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
 8001b8c:	f04f 0001 	mov.w	r0, #1
 8001b90:	fa00 f202 	lsl.w	r2, r0, r2
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
 8001b94:	430a      	orrs	r2, r1
 8001b96:	60da      	str	r2, [r3, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d10d      	bne.n	8001bbe <PWMSP001_Start+0x72>
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	695b      	ldr	r3, [r3, #20]
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	6952      	ldr	r2, [r2, #20]
 8001baa:	68d1      	ldr	r1, [r2, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
 8001bb2:	f04f 0001 	mov.w	r0, #1
 8001bb6:	fa00 f202 	lsl.w	r2, r0, r2
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	60da      	str	r2, [r3, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
	} /*End if (HandlePtr->kTimerConcatenation == SET)*/
	
    /*Set run bit of slices if external start is not configured*/
    if (HandlePtr->kExtStartTrig == (uint8_t)RESET)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	7b9b      	ldrb	r3, [r3, #14]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d115      	bne.n	8001bf2 <PWMSP001_Start+0xa6>
    {
      HandlePtr->CC4yRegsPtr->TCSET |= (uint32_t)1;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	6992      	ldr	r2, [r2, #24]
 8001bce:	68d2      	ldr	r2, [r2, #12]
 8001bd0:	f042 0201 	orr.w	r2, r2, #1
 8001bd4:	60da      	str	r2, [r3, #12]
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d165      	bne.n	8001cac <PWMSP001_Start+0x160>
      {
        HandlePtr->CC4yRegs1Ptr->TCSET |= (uint32_t)1;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	69db      	ldr	r3, [r3, #28]
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	69d2      	ldr	r2, [r2, #28]
 8001be8:	68d2      	ldr	r2, [r2, #12]
 8001bea:	f042 0201 	orr.w	r2, r2, #1
 8001bee:	60da      	str	r2, [r3, #12]
 8001bf0:	e05c      	b.n	8001cac <PWMSP001_Start+0x160>
      }
    }/*End of  if (HandlePtr->kExtStartTrig == (uint8_t)RESET)*/
    else
    {
      /*<<<DD_PWMSP001_API_1_2>>>*/
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	7b9b      	ldrb	r3, [r3, #14]
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d127      	bne.n	8001c4a <PWMSP001_Start+0xfe>
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	699a      	ldr	r2, [r3, #24]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001c08:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001c0c:	6013      	str	r3, [r2, #0]
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	6992      	ldr	r2, [r2, #24]
 8001c16:	6852      	ldr	r2, [r2, #4]
 8001c18:	f022 0203 	bic.w	r2, r2, #3
 8001c1c:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegsPtr->INS |=
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	6992      	ldr	r2, [r2, #24]
 8001c26:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8001c2e:	ea4f 4202 	mov.w	r2, r2, lsl #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
 8001c32:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
        HandlePtr->CC4yRegsPtr->INS |=
 8001c36:	430a      	orrs	r2, r1
 8001c38:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	699b      	ldr	r3, [r3, #24]
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	6992      	ldr	r2, [r2, #24]
 8001c42:	6852      	ldr	r2, [r2, #4]
 8001c44:	f042 0201 	orr.w	r2, r2, #1
 8001c48:	605a      	str	r2, [r3, #4]
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	7b9b      	ldrb	r3, [r3, #14]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d12c      	bne.n	8001cac <PWMSP001_Start+0x160>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f893 3020 	ldrb.w	r3, [r3, #32]
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d127      	bne.n	8001cac <PWMSP001_Start+0x160>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	69da      	ldr	r2, [r3, #28]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	69db      	ldr	r3, [r3, #28]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001c6a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001c6e:	6013      	str	r3, [r2, #0]
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	69db      	ldr	r3, [r3, #28]
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	69d2      	ldr	r2, [r2, #28]
 8001c78:	6852      	ldr	r2, [r2, #4]
 8001c7a:	f022 0203 	bic.w	r2, r2, #3
 8001c7e:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegs1Ptr->INS |=
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	69db      	ldr	r3, [r3, #28]
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	69d2      	ldr	r2, [r2, #28]
 8001c88:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8001c90:	ea4f 4202 	mov.w	r2, r2, lsl #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
 8001c94:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
        HandlePtr->CC4yRegs1Ptr->INS |=
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
                    (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_0  << \
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	69db      	ldr	r3, [r3, #28]
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	69d2      	ldr	r2, [r2, #28]
 8001ca4:	6852      	ldr	r2, [r2, #4]
 8001ca6:	f042 0201 	orr.w	r2, r2, #1
 8001caa:	605a      	str	r2, [r3, #4]
		  (uint32_t)CCU4_CC4_CMC_STRTS_Pos) & (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == SET)*/
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cb0:	f04f 0202 	mov.w	r2, #2
 8001cb4:	701a      	strb	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 8001cb6:	f04f 0300 	mov.w	r3, #0
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	e000      	b.n	8001cc0 <PWMSP001_Start+0x174>
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
 8001cbe:	bf00      	nop
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
    Status = (uint32_t)DAVEApp_SUCCESS;
  } while (0);
  return Status;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f107 0714 	add.w	r7, r7, #20
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bc80      	pop	{r7}
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop

08001cd0 <PWMSP001_Stop>:

/*<<<DD_PWMSP001_API_4>>>*/
/* This function stops the app */
status_t PWMSP001_Stop(const PWMSP001_HandleType* HandlePtr)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b087      	sub	sp, #28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8001cd8:	f04f 0301 	mov.w	r3, #1
 8001cdc:	617b      	str	r3, [r7, #20]
  uint32_t Temp2;
  
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d141      	bne.n	8001d6c <PWMSP001_Stop+0x9c>
    {
      break;
    }
    else
    {
      Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->FirstSlice);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8001cee:	613b      	str	r3, [r7, #16]
      Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
 8001cf0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cf4:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	f04f 0207 	mov.w	r2, #7
 8001cfe:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1 ) | Temp2 );
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	695b      	ldr	r3, [r3, #20]
 8001d04:	687a      	ldr	r2, [r7, #4]
 8001d06:	6952      	ldr	r2, [r2, #20]
 8001d08:	6891      	ldr	r1, [r2, #8]
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	f04f 0001 	mov.w	r0, #1
 8001d10:	fa00 f002 	lsl.w	r0, r0, r2
 8001d14:	68fa      	ldr	r2, [r7, #12]
 8001d16:	4302      	orrs	r2, r0
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	609a      	str	r2, [r3, #8]

      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d119      	bne.n	8001d5a <PWMSP001_Stop+0x8a>
      {
        HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	69db      	ldr	r3, [r3, #28]
 8001d2a:	f04f 0207 	mov.w	r2, #7
 8001d2e:	611a      	str	r2, [r3, #16]
        Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001d36:	613b      	str	r3, [r7, #16]
        Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
 8001d38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d3c:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1) | Temp2 );
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	695b      	ldr	r3, [r3, #20]
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	6952      	ldr	r2, [r2, #20]
 8001d46:	6891      	ldr	r1, [r2, #8]
 8001d48:	693a      	ldr	r2, [r7, #16]
 8001d4a:	f04f 0001 	mov.w	r0, #1
 8001d4e:	fa00 f002 	lsl.w	r0, r0, r2
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	4302      	orrs	r2, r0
 8001d56:	430a      	orrs	r2, r1
 8001d58:	609a      	str	r2, [r3, #8]
      }/*End of  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

      HandlePtr->DynamicDataType->StateType = PWMSP001_STOPPED;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d5e:	f04f 0203 	mov.w	r2, #3
 8001d62:	701a      	strb	r2, [r3, #0]
      Status = (uint32_t)DAVEApp_SUCCESS;
 8001d64:	f04f 0300 	mov.w	r3, #0
 8001d68:	617b      	str	r3, [r7, #20]
 8001d6a:	e000      	b.n	8001d6e <PWMSP001_Stop+0x9e>
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
    {
      break;
 8001d6c:	bf00      	nop

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 8001d6e:	697b      	ldr	r3, [r7, #20]
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	f107 071c 	add.w	r7, r7, #28
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bc80      	pop	{r7}
 8001d7a:	4770      	bx	lr

08001d7c <PWMSP001_SetCompare>:
status_t PWMSP001_SetCompare
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Compare
)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8001d86:	f04f 0301 	mov.w	r3, #1
 8001d8a:	60fb      	str	r3, [r7, #12]
  uint32_t period;

  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d10a      	bne.n	8001dac <PWMSP001_SetCompare+0x30>
	  period=(uint32_t)(((uint32_t)HandlePtr->CC4yRegs1Ptr->PRS<<16U)|(uint32_t)HandlePtr->CC4yRegsPtr->PRS);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	69db      	ldr	r3, [r3, #28]
 8001d9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d9c:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001da6:	4313      	orrs	r3, r2
 8001da8:	60bb      	str	r3, [r7, #8]
 8001daa:	e003      	b.n	8001db4 <PWMSP001_SetCompare+0x38>
  else
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001db2:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d01d      	beq.n	8001dfa <PWMSP001_SetCompare+0x7e>
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d208      	bcs.n	8001dda <PWMSP001_SetCompare+0x5e>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f893 3020 	ldrb.w	r3, [r3, #32]
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d103      	bne.n	8001dda <PWMSP001_SetCompare+0x5e>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8001dd2:	f04f 0302 	mov.w	r3, #2
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	e00f      	b.n	8001dfa <PWMSP001_SetCompare+0x7e>
    }
    else
    {
      /*if compare value is greater or equal to the period value, output should be with 0% dutycycle.
	  Since setting exact period value will create the spikes,we are adding 1 and setting to the register*/
	  if (Compare >= (uint32_t)period)
 8001dda:	683a      	ldr	r2, [r7, #0]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d303      	bcc.n	8001dea <PWMSP001_SetCompare+0x6e>
	  {
		  Compare = (uint32_t)period + 1U;
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	f103 0301 	add.w	r3, r3, #1
 8001de8:	603b      	str	r3, [r7, #0]
	  }
      /* Call function as per the configured mode */
      HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	6839      	ldr	r1, [r7, #0]
 8001df2:	4798      	blx	r3
      Status = (uint32_t)DAVEApp_SUCCESS;
 8001df4:	f04f 0300 	mov.w	r3, #0
 8001df8:	60fb      	str	r3, [r7, #12]
    }
  }
  return Status;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f107 0710 	add.w	r7, r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop

08001e08 <PWMSP001_lSetCompareEdgeAlign>:
void PWMSP001_lSetCompareEdgeAlign
(
    void* Handle,
    uint32_t Compare
)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b087      	sub	sp, #28
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	617b      	str	r3, [r7, #20]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	699a      	ldr	r2, [r3, #24]
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8001e20:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001e24:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp2 = (4U*(uint32_t)HandlePtr->FirstSlice);
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8001e2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001e30:	613b      	str	r3, [r7, #16]
  Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + Temp2;
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	695b      	ldr	r3, [r3, #20]
 8001e3a:	697a      	ldr	r2, [r7, #20]
 8001e3c:	6952      	ldr	r2, [r2, #20]
 8001e3e:	6911      	ldr	r1, [r2, #16]
 8001e40:	68fa      	ldr	r2, [r7, #12]
 8001e42:	f04f 0001 	mov.w	r0, #1
 8001e46:	fa00 f202 	lsl.w	r2, r0, r2
 8001e4a:	430a      	orrs	r2, r1
 8001e4c:	611a      	str	r2, [r3, #16]
}
 8001e4e:	f107 071c 	add.w	r7, r7, #28
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr

08001e58 <PWMSP001_lSetCompareEdgeAlignTimerConcat>:
void PWMSP001_lSetCompareEdgeAlignTimerConcat
(
    void* Handle,
    uint32_t Compare
)
{
 8001e58:	b490      	push	{r4, r7}
 8001e5a:	b088      	sub	sp, #32
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = 0x00U;
 8001e62:	f04f 0300 	mov.w	r3, #0
 8001e66:	61fb      	str	r3, [r7, #28]
  uint32_t SecondSliceCompareVal = 0x00U;
 8001e68:	f04f 0300 	mov.w	r3, #0
 8001e6c:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	617b      	str	r3, [r7, #20]
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	699b      	ldr	r3, [r3, #24]
 8001e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e78:	b29b      	uxth	r3, r3
   * compare register of first slice and quotient is written in compare
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001e82:	fb02 f201 	mul.w	r2, r2, r1
 8001e86:	1a9b      	subs	r3, r3, r2
 8001e88:	61fb      	str	r3, [r7, #28]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	699b      	ldr	r3, [r3, #24]
 8001e8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e90:	b29b      	uxth	r3, r3
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e98:	61bb      	str	r3, [r7, #24]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  
  HandlePtr->CC4yRegsPtr->CRS = (FirstSliceCompareVal & 0xFFFFU);
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	699a      	ldr	r2, [r3, #24]
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8001ea4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001ea8:	63d3      	str	r3, [r2, #60]	; 0x3c
  HandlePtr->CC4yRegs1Ptr->CRS = (SecondSliceCompareVal & 0xFFFFU);
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	69da      	ldr	r2, [r3, #28]
 8001eae:	69bb      	ldr	r3, [r7, #24]
 8001eb0:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8001eb4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001eb8:	63d3      	str	r3, [r2, #60]	; 0x3c
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ec0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ec4:	613b      	str	r3, [r7, #16]
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8001ecc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ed0:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | ((uint32_t)0x01 << Temp1));
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	697a      	ldr	r2, [r7, #20]
 8001ed8:	6952      	ldr	r2, [r2, #20]
 8001eda:	6911      	ldr	r1, [r2, #16]
 8001edc:	68fa      	ldr	r2, [r7, #12]
 8001ede:	f04f 0001 	mov.w	r0, #1
 8001ee2:	fa00 f002 	lsl.w	r0, r0, r2
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	f04f 0401 	mov.w	r4, #1
 8001eec:	fa04 f202 	lsl.w	r2, r4, r2
 8001ef0:	4302      	orrs	r2, r0
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	611a      	str	r2, [r3, #16]
}
 8001ef6:	f107 0720 	add.w	r7, r7, #32
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc90      	pop	{r4, r7}
 8001efe:	4770      	bx	lr

08001f00 <PWMSP001_lSetCompareCenterAlign>:
void PWMSP001_lSetCompareCenterAlign
(
    void* Handle,
    uint32_t Compare
)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  /*<<<DD_PWMSP001_API_5_3>>>*/
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	699a      	ldr	r2, [r3, #24]
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8001f18:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001f1c:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U*(uint32_t)HandlePtr->FirstSlice));
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8001f24:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001f28:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	68fa      	ldr	r2, [r7, #12]
 8001f30:	6952      	ldr	r2, [r2, #20]
 8001f32:	6911      	ldr	r1, [r2, #16]
 8001f34:	68ba      	ldr	r2, [r7, #8]
 8001f36:	f04f 0001 	mov.w	r0, #1
 8001f3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	611a      	str	r2, [r3, #16]
}
 8001f42:	f107 0714 	add.w	r7, r7, #20
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bc80      	pop	{r7}
 8001f4a:	4770      	bx	lr

08001f4c <PWMSP001_SetDutyCycle>:
status_t PWMSP001_SetDutyCycle
(
    const PWMSP001_HandleType* HandlePtr,
    float Duty
)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8001f56:	f04f 0301 	mov.w	r3, #1
 8001f5a:	60fb      	str	r3, [r7, #12]

  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d01b      	beq.n	8001f9e <PWMSP001_SetDutyCycle+0x52>
  {
  if((Duty > (float)100) || ((float)Duty < (float)0))
 8001f66:	ed97 7a00 	vldr	s14, [r7]
 8001f6a:	eddf 7a10 	vldr	s15, [pc, #64]	; 8001fac <PWMSP001_SetDutyCycle+0x60>
 8001f6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f76:	dc06      	bgt.n	8001f86 <PWMSP001_SetDutyCycle+0x3a>
 8001f78:	edd7 7a00 	vldr	s15, [r7]
 8001f7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f84:	d503      	bpl.n	8001f8e <PWMSP001_SetDutyCycle+0x42>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8001f86:	f04f 0302 	mov.w	r3, #2
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	e007      	b.n	8001f9e <PWMSP001_SetDutyCycle+0x52>
  }
  else
  {
    /* Call the function as per configured mode */
    HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	6839      	ldr	r1, [r7, #0]
 8001f96:	4798      	blx	r3
    Status = (uint32_t)DAVEApp_SUCCESS;
 8001f98:	f04f 0300 	mov.w	r3, #0
 8001f9c:	60fb      	str	r3, [r7, #12]
  }
  }
  return (Status);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f107 0710 	add.w	r7, r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	42c80000 	.word	0x42c80000

08001fb0 <PWMSP001_lSetDutyEdgeAlign>:
void PWMSP001_lSetDutyEdgeAlign
(
    void* Handle,
    float Duty
)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b089      	sub	sp, #36	; 0x24
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = (uint32_t)0;
 8001fba:	f04f 0300 	mov.w	r3, #0
 8001fbe:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	617b      	str	r3, [r7, #20]
  
  /*<<<DD_PWMSP001_API_15_3>>>*/
  
  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 8001fc8:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002048 <PWMSP001_lSetDutyEdgeAlign+0x98>
 8001fcc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fd0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fd4:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8002048 <PWMSP001_lSetDutyEdgeAlign+0x98>
 8001fd8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001fdc:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)((uint32_t)HandlePtr->CC4yRegsPtr->PRS + 1U);
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fe6:	f103 0301 	add.w	r3, r3, #1
 8001fea:	ee07 3a10 	vmov	s14, r3
 8001fee:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001ff2:	edc7 7a04 	vstr	s15, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
 8001ff6:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ffa:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ffe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002002:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002006:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = FirstSliceCompareVal  & 0xFFFFU;
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	699a      	ldr	r2, [r3, #24]
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002014:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8002018:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /*Shadow transfer */
  Temp1 =  ((uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 *(uint32_t)HandlePtr->FirstSlice));
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002020:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002024:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	695b      	ldr	r3, [r3, #20]
 800202a:	69ba      	ldr	r2, [r7, #24]
 800202c:	6952      	ldr	r2, [r2, #20]
 800202e:	6911      	ldr	r1, [r2, #16]
 8002030:	68fa      	ldr	r2, [r7, #12]
 8002032:	f04f 0001 	mov.w	r0, #1
 8002036:	fa00 f202 	lsl.w	r2, r0, r2
 800203a:	430a      	orrs	r2, r1
 800203c:	611a      	str	r2, [r3, #16]
  /*Update dynamic handle */
}
 800203e:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr
 8002048:	42c80000 	.word	0x42c80000

0800204c <PWMSP001_lSetDutyEdgeAlignTimerConcat>:
void PWMSP001_lSetDutyEdgeAlignTimerConcat
(
    void* Handle,
    float Duty
)
{
 800204c:	b490      	push	{r4, r7}
 800204e:	b08a      	sub	sp, #40	; 0x28
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  uint32_t Compare = (uint32_t)0;
 8002056:	f04f 0300 	mov.w	r3, #0
 800205a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t FirstSliceCompareVal = (uint32_t)0;
 800205c:	f04f 0300 	mov.w	r3, #0
 8002060:	623b      	str	r3, [r7, #32]
  uint32_t SecondSliceCompareVal = (uint32_t)0;
 8002062:	f04f 0300 	mov.w	r3, #0
 8002066:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	61bb      	str	r3, [r7, #24]
  
  fDuty = Duty;
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	617b      	str	r3, [r7, #20]
  /*<<<DD_PWMSP001_API_15_4>>>*/
  /* Find the compare register value from the duty cycle and period register value */
  Compare =(uint32_t)HandlePtr->CC4yRegs1Ptr->PRS + 1U;
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	69db      	ldr	r3, [r3, #28]
 8002074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002076:	f103 0301 	add.w	r3, r3, #1
 800207a:	627b      	str	r3, [r7, #36]	; 0x24
  Compare *= ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U); 
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002082:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002086:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800208a:	f103 0201 	add.w	r2, r3, #1
 800208e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002090:	fb02 f303 	mul.w	r3, r2, r3
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
  Compare +=  (uint32_t)1;
 8002096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002098:	f103 0301 	add.w	r3, r3, #1
 800209c:	627b      	str	r3, [r7, #36]	; 0x24
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
 800209e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8002170 <PWMSP001_lSetDutyEdgeAlignTimerConcat+0x124>
 80020a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80020a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020aa:	eddf 7a31 	vldr	s15, [pc, #196]	; 8002170 <PWMSP001_lSetDutyEdgeAlignTimerConcat+0x124>
 80020ae:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80020b2:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)(Compare);
 80020b6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80020ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020be:	edc7 7a04 	vstr	s15, [r7, #16]
  Compare = (uint32_t)( fPRS * fDuty);
 80020c2:	ed97 7a04 	vldr	s14, [r7, #16]
 80020c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80020ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020d2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	699b      	ldr	r3, [r3, #24]
 80020da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020dc:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80020e0:	ea4f 4313 	mov.w	r3, r3, lsr #16
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
  fPRS = (float)(Compare);
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
 80020e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020e6:	fbb2 f1f3 	udiv	r1, r2, r3
 80020ea:	fb03 f301 	mul.w	r3, r3, r1
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	623b      	str	r3, [r7, #32]
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
 80020f2:	69bb      	ldr	r3, [r7, #24]
 80020f4:	699a      	ldr	r2, [r3, #24]
 80020f6:	6a3b      	ldr	r3, [r7, #32]
 80020f8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80020fc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8002100:	63d3      	str	r3, [r2, #60]	; 0x3c
  SecondSliceCompareVal = (uint32_t)
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002108:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800210c:	ea4f 4313 	mov.w	r3, r3, lsr #16
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
  SecondSliceCompareVal = (uint32_t)
 8002110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002112:	fbb2 f3f3 	udiv	r3, r2, r3
 8002116:	61fb      	str	r3, [r7, #28]
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegs1Ptr->CRS = (uint32_t)SecondSliceCompareVal  & 0xFFFFU;
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	69da      	ldr	r2, [r3, #28]
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002122:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8002126:	63d3      	str	r3, [r2, #60]	; 0x3c

  /** shadow transfer */
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 800212e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002132:	60fb      	str	r3, [r7, #12]
  Temp3 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800213a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800213e:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)1 << (uint32_t)Temp2 ) | ((uint32_t)1 << (uint32_t)Temp3));
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	695b      	ldr	r3, [r3, #20]
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	6952      	ldr	r2, [r2, #20]
 8002148:	6911      	ldr	r1, [r2, #16]
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	f04f 0001 	mov.w	r0, #1
 8002150:	fa00 f002 	lsl.w	r0, r0, r2
 8002154:	68ba      	ldr	r2, [r7, #8]
 8002156:	f04f 0401 	mov.w	r4, #1
 800215a:	fa04 f202 	lsl.w	r2, r4, r2
 800215e:	4302      	orrs	r2, r0
 8002160:	430a      	orrs	r2, r1
 8002162:	611a      	str	r2, [r3, #16]
}
 8002164:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002168:	46bd      	mov	sp, r7
 800216a:	bc90      	pop	{r4, r7}
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	42c80000 	.word	0x42c80000

08002174 <PWMSP001_lSetDutyCenterAlign>:
void PWMSP001_lSetDutyCenterAlign
(
    void* Handle,
    float Duty
)
{
 8002174:	b480      	push	{r7}
 8002176:	b089      	sub	sp, #36	; 0x24
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
  /*<<<DD_PWMSP001_API_15_5>>>*/
  uint32_t FirstSliceCompareVal = (uint32_t)0x00;
 800217e:	f04f 0300 	mov.w	r3, #0
 8002182:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	617b      	str	r3, [r7, #20]

  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 800218c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8002208 <PWMSP001_lSetDutyCenterAlign+0x94>
 8002190:	edd7 7a05 	vldr	s15, [r7, #20]
 8002194:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002198:	eddf 7a1b 	vldr	s15, [pc, #108]	; 8002208 <PWMSP001_lSetDutyCenterAlign+0x94>
 800219c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80021a0:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)HandlePtr->CC4yRegsPtr->PRS;
 80021a4:	69bb      	ldr	r3, [r7, #24]
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80021ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021b0:	edc7 7a04 	vstr	s15, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
 80021b4:	ed97 7a04 	vldr	s14, [r7, #16]
 80021b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80021bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021c4:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
 80021c8:	69bb      	ldr	r3, [r7, #24]
 80021ca:	699a      	ldr	r2, [r3, #24]
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80021d2:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80021d6:	63d3      	str	r3, [r2, #60]	; 0x3c

  /*shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80021de:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80021e2:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	695b      	ldr	r3, [r3, #20]
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	6952      	ldr	r2, [r2, #20]
 80021ec:	6911      	ldr	r1, [r2, #16]
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	f04f 0001 	mov.w	r0, #1
 80021f4:	fa00 f202 	lsl.w	r2, r0, r2
 80021f8:	430a      	orrs	r2, r1
 80021fa:	611a      	str	r2, [r3, #16]
}
 80021fc:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8002200:	46bd      	mov	sp, r7
 8002202:	bc80      	pop	{r7}
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	42c80000 	.word	0x42c80000

0800220c <PWMSP001_SetPeriodAndCompare>:
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period,
    uint32_t Compare
)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002218:	f04f 0301 	mov.w	r3, #1
 800221c:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0UL;
 800221e:	f04f 0300 	mov.w	r3, #0
 8002222:	613b      	str	r3, [r7, #16]
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d03b      	beq.n	80022a6 <PWMSP001_SetPeriodAndCompare+0x9a>
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d009      	beq.n	8002248 <PWMSP001_SetPeriodAndCompare+0x3c>
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	429a      	cmp	r2, r3
 800223c:	d208      	bcs.n	8002250 <PWMSP001_SetPeriodAndCompare+0x44>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f893 3020 	ldrb.w	r3, [r3, #32]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  uint32_t PeriodVal = 0UL;
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 8002244:	2b00      	cmp	r3, #0
 8002246:	d103      	bne.n	8002250 <PWMSP001_SetPeriodAndCompare+0x44>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8002248:	f04f 0302 	mov.w	r3, #2
 800224c:	617b      	str	r3, [r7, #20]
 800224e:	e02a      	b.n	80022a6 <PWMSP001_SetPeriodAndCompare+0x9a>
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	429a      	cmp	r2, r3
 8002258:	d208      	bcs.n	800226c <PWMSP001_SetPeriodAndCompare+0x60>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	f893 3020 	ldrb.w	r3, [r3, #32]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
 8002260:	2b01      	cmp	r3, #1
 8002262:	d003      	beq.n	800226c <PWMSP001_SetPeriodAndCompare+0x60>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
          )
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8002264:	f04f 0302 	mov.w	r3, #2
 8002268:	617b      	str	r3, [r7, #20]
 800226a:	e01c      	b.n	80022a6 <PWMSP001_SetPeriodAndCompare+0x9a>
      }
      else
      {
        PeriodVal = Period;
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002276:	2b01      	cmp	r3, #1
 8002278:	d105      	bne.n	8002286 <PWMSP001_SetPeriodAndCompare+0x7a>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8002284:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /*<<<DD_PWMSP001_API_6_3>>>*/
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	699a      	ldr	r2, [r3, #24]
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002290:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8002294:	6353      	str	r3, [r2, #52]	; 0x34
        /* Call function as per the configured mode */
        HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229a:	68f8      	ldr	r0, [r7, #12]
 800229c:	6879      	ldr	r1, [r7, #4]
 800229e:	4798      	blx	r3
        Status = (uint32_t)DAVEApp_SUCCESS;
 80022a0:	f04f 0300 	mov.w	r3, #0
 80022a4:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
 80022a6:	697b      	ldr	r3, [r7, #20]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	f107 0718 	add.w	r7, r7, #24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop

080022b4 <PWMSP001_SetPeriod>:
status_t PWMSP001_SetPeriod
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period
)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b087      	sub	sp, #28
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80022be:	f04f 0301 	mov.w	r3, #1
 80022c2:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0X00U;
 80022c4:	f04f 0300 	mov.w	r3, #0
 80022c8:	613b      	str	r3, [r7, #16]
  uint32_t Temp1;
  
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d055      	beq.n	8002380 <PWMSP001_SetPeriod+0xcc>
  {
    if(Period == (uint32_t)0)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d103      	bne.n	80022e2 <PWMSP001_SetPeriod+0x2e>
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 80022da:	f04f 0302 	mov.w	r3, #2
 80022de:	617b      	str	r3, [r7, #20]
 80022e0:	e04e      	b.n	8002380 <PWMSP001_SetPeriod+0xcc>
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d208      	bcs.n	80022fe <PWMSP001_SetPeriod+0x4a>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f893 3020 	ldrb.w	r3, [r3, #32]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d003      	beq.n	80022fe <PWMSP001_SetPeriod+0x4a>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 80022f6:	f04f 0302 	mov.w	r3, #2
 80022fa:	617b      	str	r3, [r7, #20]
 80022fc:	e040      	b.n	8002380 <PWMSP001_SetPeriod+0xcc>
      }
      else
      {
        PeriodVal = Period;
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d105      	bne.n	8002318 <PWMSP001_SetPeriod+0x64>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	69db      	ldr	r3, [r3, #28]
 8002310:	693a      	ldr	r2, [r7, #16]
 8002312:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8002316:	635a      	str	r2, [r3, #52]	; 0x34
        }
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	699a      	ldr	r2, [r3, #24]
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002322:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8002326:	6353      	str	r3, [r2, #52]	; 0x34
        /*Request shadow transfer for the First slice*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 800232e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002332:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GCSS |=	((uint32_t)0x01 << Temp1);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	695b      	ldr	r3, [r3, #20]
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	6952      	ldr	r2, [r2, #20]
 800233c:	6911      	ldr	r1, [r2, #16]
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	f04f 0001 	mov.w	r0, #1
 8002344:	fa00 f202 	lsl.w	r2, r0, r2
 8002348:	430a      	orrs	r2, r1
 800234a:	611a      	str	r2, [r3, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002352:	2b01      	cmp	r3, #1
 8002354:	d111      	bne.n	800237a <PWMSP001_SetPeriod+0xc6>
        {
          /*Request shadow transfer for the First slice*/
          Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800235c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002360:	60fb      	str	r3, [r7, #12]
          HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	695b      	ldr	r3, [r3, #20]
 8002366:	687a      	ldr	r2, [r7, #4]
 8002368:	6952      	ldr	r2, [r2, #20]
 800236a:	6911      	ldr	r1, [r2, #16]
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	f04f 0001 	mov.w	r0, #1
 8002372:	fa00 f202 	lsl.w	r2, r0, r2
 8002376:	430a      	orrs	r2, r1
 8002378:	611a      	str	r2, [r3, #16]
        }/*End Of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/
        Status = (uint32_t)DAVEApp_SUCCESS;
 800237a:	f04f 0300 	mov.w	r3, #0
 800237e:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
 8002380:	697b      	ldr	r3, [r7, #20]
}
 8002382:	4618      	mov	r0, r3
 8002384:	f107 071c 	add.w	r7, r7, #28
 8002388:	46bd      	mov	sp, r7
 800238a:	bc80      	pop	{r7}
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop

08002390 <PWMSP001_SetPwmFreqAndDutyCycle>:
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq,
    float Duty
)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b088      	sub	sp, #32
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 800239c:	f04f 0301 	mov.w	r3, #1
 80023a0:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0UL;
 80023a2:	f04f 0300 	mov.w	r3, #0
 80023a6:	61bb      	str	r3, [r7, #24]
  float fPwmFreq ;
  /*<<<DD_PWMSP001_API_16_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d070      	beq.n	8002494 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
  {
  if((PwmFreq == (float)0) || (Duty > (float)100) || (Duty < (float)0))
 80023b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80023b6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023be:	d00f      	beq.n	80023e0 <PWMSP001_SetPwmFreqAndDutyCycle+0x50>
 80023c0:	ed97 7a01 	vldr	s14, [r7, #4]
 80023c4:	eddf 7a36 	vldr	s15, [pc, #216]	; 80024a0 <PWMSP001_SetPwmFreqAndDutyCycle+0x110>
 80023c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d0:	dc06      	bgt.n	80023e0 <PWMSP001_SetPwmFreqAndDutyCycle+0x50>
 80023d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80023d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023de:	d503      	bpl.n	80023e8 <PWMSP001_SetPwmFreqAndDutyCycle+0x58>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 80023e0:	f04f 0302 	mov.w	r3, #2
 80023e4:	61fb      	str	r3, [r7, #28]
 80023e6:	e055      	b.n	8002494 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
  }
  else
  {
      fPwmFreq=(float)HandlePtr->kResolution;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
 80023ee:	ed97 7a05 	vldr	s14, [r7, #20]
 80023f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80023f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023fa:	edc7 7a05 	vstr	s15, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
 80023fe:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80024a4 <PWMSP001_SetPwmFreqAndDutyCycle+0x114>
 8002402:	edd7 7a05 	vldr	s15, [r7, #20]
 8002406:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800240a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800240e:	edc7 7a06 	vstr	s15, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d120      	bne.n	800245e <PWMSP001_SetPwmFreqAndDutyCycle+0xce>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002422:	429a      	cmp	r2, r3
 8002424:	d903      	bls.n	800242e <PWMSP001_SetPwmFreqAndDutyCycle+0x9e>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8002426:	f04f 0302 	mov.w	r3, #2
 800242a:	61fb      	str	r3, [r7, #28]
 800242c:	e02a      	b.n	8002484 <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002434:	2b00      	cmp	r3, #0
 8002436:	d106      	bne.n	8002446 <PWMSP001_SetPwmFreqAndDutyCycle+0xb6>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	f102 32ff 	add.w	r2, r2, #4294967295
 8002442:	635a      	str	r2, [r3, #52]	; 0x34
 8002444:	e007      	b.n	8002456 <PWMSP001_SetPwmFreqAndDutyCycle+0xc6>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	699b      	ldr	r3, [r3, #24]
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	f102 32ff 	add.w	r2, r2, #4294967295
 8002450:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8002454:	635a      	str	r2, [r3, #52]	; 0x34
        }
        Status = (uint32_t)DAVEApp_SUCCESS;
 8002456:	f04f 0300 	mov.w	r3, #0
 800245a:	61fb      	str	r3, [r7, #28]
 800245c:	e012      	b.n	8002484 <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
      }
    }
    else if((HandlePtr->kTimerConcatenation == (uint8_t)SET) &&\
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d108      	bne.n	800247a <PWMSP001_SetPwmFreqAndDutyCycle+0xea>
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800246e:	429a      	cmp	r2, r3
 8002470:	d803      	bhi.n	800247a <PWMSP001_SetPwmFreqAndDutyCycle+0xea>
    		                                   (PwmTime <= PWMSP001_MAX_VALUE))
    {
    	Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8002472:	f04f 0302 	mov.w	r3, #2
 8002476:	61fb      	str	r3, [r7, #28]
 8002478:	e004      	b.n	8002484 <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 800247a:	68f8      	ldr	r0, [r7, #12]
 800247c:	69b9      	ldr	r1, [r7, #24]
 800247e:	f000 f8a9 	bl	80025d4 <PWMSP001_lSetPwmFreqTimerConcat>
 8002482:	61f8      	str	r0, [r7, #28]
    }
    if(Status == (uint32_t)DAVEApp_SUCCESS)
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d104      	bne.n	8002494 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
    {
     /* Call the function as per configured mode */
     HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248e:	68f8      	ldr	r0, [r7, #12]
 8002490:	6879      	ldr	r1, [r7, #4]
 8002492:	4798      	blx	r3
    }
   }
  }
  return (Status);
 8002494:	69fb      	ldr	r3, [r7, #28]
}
 8002496:	4618      	mov	r0, r3
 8002498:	f107 0720 	add.w	r7, r7, #32
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	42c80000 	.word	0x42c80000
 80024a4:	4e6e6b28 	.word	0x4e6e6b28

080024a8 <PWMSP001_SetPwmFreq>:
status_t PWMSP001_SetPwmFreq
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq
)
{
 80024a8:	b590      	push	{r4, r7, lr}
 80024aa:	b089      	sub	sp, #36	; 0x24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80024b2:	f04f 0301 	mov.w	r3, #1
 80024b6:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0x00U;
 80024b8:	f04f 0300 	mov.w	r3, #0
 80024bc:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;
  float fPwmFreq ;
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d07d      	beq.n	80025c4 <PWMSP001_SetPwmFreq+0x11c>
  {
  if(PwmFreq == (float)0)
 80024c8:	edd7 7a00 	vldr	s15, [r7]
 80024cc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d4:	d103      	bne.n	80024de <PWMSP001_SetPwmFreq+0x36>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 80024d6:	f04f 0302 	mov.w	r3, #2
 80024da:	61fb      	str	r3, [r7, #28]
 80024dc:	e072      	b.n	80025c4 <PWMSP001_SetPwmFreq+0x11c>
  }
  else
  {
	  fPwmFreq=(float)HandlePtr->kResolution;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
 80024e4:	ed97 7a05 	vldr	s14, [r7, #20]
 80024e8:	edd7 7a00 	vldr	s15, [r7]
 80024ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f0:	edc7 7a05 	vstr	s15, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
 80024f4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80025d0 <PWMSP001_SetPwmFreq+0x128>
 80024f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80024fc:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8002500:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002504:	edc7 7a06 	vstr	s15, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d132      	bne.n	8002578 <PWMSP001_SetPwmFreq+0xd0>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002518:	429a      	cmp	r2, r3
 800251a:	d903      	bls.n	8002524 <PWMSP001_SetPwmFreq+0x7c>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 800251c:	f04f 0302 	mov.w	r3, #2
 8002520:	61fb      	str	r3, [r7, #28]
 8002522:	e04f      	b.n	80025c4 <PWMSP001_SetPwmFreq+0x11c>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800252a:	2b00      	cmp	r3, #0
 800252c:	d106      	bne.n	800253c <PWMSP001_SetPwmFreq+0x94>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	699b      	ldr	r3, [r3, #24]
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	f102 32ff 	add.w	r2, r2, #4294967295
 8002538:	635a      	str	r2, [r3, #52]	; 0x34
 800253a:	e007      	b.n	800254c <PWMSP001_SetPwmFreq+0xa4>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	f102 32ff 	add.w	r2, r2, #4294967295
 8002546:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800254a:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /** Update dynamic handle*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->FirstSlice); 
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002552:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002556:	613b      	str	r3, [r7, #16]
        HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1 );
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	695b      	ldr	r3, [r3, #20]
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	6952      	ldr	r2, [r2, #20]
 8002560:	6911      	ldr	r1, [r2, #16]
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	f04f 0001 	mov.w	r0, #1
 8002568:	fa00 f202 	lsl.w	r2, r0, r2
 800256c:	430a      	orrs	r2, r1
 800256e:	611a      	str	r2, [r3, #16]
        Status = (uint32_t)DAVEApp_SUCCESS;
 8002570:	f04f 0300 	mov.w	r3, #0
 8002574:	61fb      	str	r3, [r7, #28]
 8002576:	e025      	b.n	80025c4 <PWMSP001_SetPwmFreq+0x11c>
      }
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	69b9      	ldr	r1, [r7, #24]
 800257c:	f000 f82a 	bl	80025d4 <PWMSP001_lSetPwmFreqTimerConcat>
 8002580:	61f8      	str	r0, [r7, #28]
      if(Status == (uint32_t)DAVEApp_SUCCESS)
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d11d      	bne.n	80025c4 <PWMSP001_SetPwmFreq+0x11c>
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 800258e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002592:	60fb      	str	r3, [r7, #12]
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800259a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800259e:	60bb      	str	r3, [r7, #8]
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	695b      	ldr	r3, [r3, #20]
 80025a4:	687a      	ldr	r2, [r7, #4]
 80025a6:	6952      	ldr	r2, [r2, #20]
 80025a8:	6911      	ldr	r1, [r2, #16]
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	f04f 0001 	mov.w	r0, #1
 80025b0:	fa00 f002 	lsl.w	r0, r0, r2
            ((uint32_t)0x01 << Temp3));
 80025b4:	68ba      	ldr	r2, [r7, #8]
 80025b6:	f04f 0401 	mov.w	r4, #1
 80025ba:	fa04 f202 	lsl.w	r2, r4, r2
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
      if(Status == (uint32_t)DAVEApp_SUCCESS)
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
 80025be:	4302      	orrs	r2, r0
 80025c0:	430a      	orrs	r2, r1
 80025c2:	611a      	str	r2, [r3, #16]
            ((uint32_t)0x01 << Temp3));
      }
    }
  }
 }
  return (Status);
 80025c4:	69fb      	ldr	r3, [r7, #28]
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd90      	pop	{r4, r7, pc}
 80025d0:	4e6e6b28 	.word	0x4e6e6b28

080025d4 <PWMSP001_lSetPwmFreqTimerConcat>:
status_t PWMSP001_lSetPwmFreqTimerConcat
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t PwmTime
)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b089      	sub	sp, #36	; 0x24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
  uint32_t PeriodVal = PwmTime;
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	61fb      	str	r3, [r7, #28]
  uint32_t MsbPeriodVal, LsbPeriodVal;
  uint8_t Count = 0x00U;
 80025e2:	f04f 0300 	mov.w	r3, #0
 80025e6:	74fb      	strb	r3, [r7, #19]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80025e8:	f04f 0301 	mov.w	r3, #1
 80025ec:	60fb      	str	r3, [r7, #12]

  if(PwmTime >= PWMSP001_TC_MAX_VALUE)
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f4:	d103      	bne.n	80025fe <PWMSP001_lSetPwmFreqTimerConcat+0x2a>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 80025f6:	f04f 0302 	mov.w	r3, #2
 80025fa:	60fb      	str	r3, [r7, #12]
 80025fc:	e041      	b.n	8002682 <PWMSP001_lSetPwmFreqTimerConcat+0xae>
  }

  else
  {

    if(PwmTime > PWMSP001_MAX_VALUE)
 80025fe:	683a      	ldr	r2, [r7, #0]
 8002600:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002604:	429a      	cmp	r2, r3
 8002606:	d917      	bls.n	8002638 <PWMSP001_lSetPwmFreqTimerConcat+0x64>
    {
      do
      {
        PeriodVal = PeriodVal >> 1;
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800260e:	61fb      	str	r3, [r7, #28]
        Count++;
 8002610:	7cfb      	ldrb	r3, [r7, #19]
 8002612:	f103 0301 	add.w	r3, r3, #1
 8002616:	74fb      	strb	r3, [r7, #19]
      }while(PeriodVal >= PWMSP001_MAX_VALUE);
 8002618:	69fa      	ldr	r2, [r7, #28]
 800261a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800261e:	429a      	cmp	r2, r3
 8002620:	d8f2      	bhi.n	8002608 <PWMSP001_lSetPwmFreqTimerConcat+0x34>

      MsbPeriodVal = ((uint32_t)1 << Count) -(uint32_t)1;
 8002622:	7cfb      	ldrb	r3, [r7, #19]
 8002624:	f04f 0201 	mov.w	r2, #1
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	f103 33ff 	add.w	r3, r3, #4294967295
 8002630:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = PeriodVal;
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	e004      	b.n	8002642 <PWMSP001_lSetPwmFreqTimerConcat+0x6e>
    }
    else
    {
      LsbPeriodVal = PwmTime;
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	617b      	str	r3, [r7, #20]
      MsbPeriodVal = (uint32_t)0x00;
 800263c:	f04f 0300 	mov.w	r3, #0
 8002640:	61bb      	str	r3, [r7, #24]
    }

    /*<<<DD_PWMSP001_API_16_4>>>*/
    if(HandlePtr->CountingModeType == PWMSP001_CENTER_ALIGNED)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002648:	2b01      	cmp	r3, #1
 800264a:	d107      	bne.n	800265c <PWMSP001_lSetPwmFreqTimerConcat+0x88>
    {
      MsbPeriodVal = MsbPeriodVal >> (uint32_t)1;
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8002652:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = LsbPeriodVal >> (uint32_t)1;
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800265a:	617b      	str	r3, [r7, #20]
    }

    HandlePtr->CC4yRegsPtr->PRS = LsbPeriodVal & 0xFFFFU;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	699a      	ldr	r2, [r3, #24]
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002666:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800266a:	6353      	str	r3, [r2, #52]	; 0x34
    HandlePtr->CC4yRegs1Ptr->PRS =MsbPeriodVal & 0xFFFFU;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	69da      	ldr	r2, [r3, #28]
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002676:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800267a:	6353      	str	r3, [r2, #52]	; 0x34

    /*<<<DD_PWMSP001_API_16_5>>>*/
    Status = (uint32_t)DAVEApp_SUCCESS;
 800267c:	f04f 0300 	mov.w	r3, #0
 8002680:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 8002682:	68fb      	ldr	r3, [r7, #12]
}
 8002684:	4618      	mov	r0, r3
 8002686:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr

08002690 <PWMSP001_SetTimerVal>:
status_t PWMSP001_SetTimerVal
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t TimerVal
)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 800269a:	f04f 0301 	mov.w	r3, #1
 800269e:	60fb      	str	r3, [r7, #12]
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d004      	beq.n	80026b4 <PWMSP001_SetTimerVal+0x24>
      (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ae:	781b      	ldrb	r3, [r3, #0]
    uint32_t TimerVal
)
{
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 80026b0:	2b03      	cmp	r3, #3
 80026b2:	d115      	bne.n	80026e0 <PWMSP001_SetTimerVal+0x50>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_7_1>>>*/
  else
  {
    HandlePtr->CC4yRegsPtr->TIMER = (uint32_t)TimerVal&0xFFFFU;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	699a      	ldr	r2, [r3, #24]
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80026be:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80026c2:	6713      	str	r3, [r2, #112]	; 0x70
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d105      	bne.n	80026da <PWMSP001_SetTimerVal+0x4a>
    {
      HandlePtr->CC4yRegs1Ptr->TIMER = (uint32_t)((uint32_t)TimerVal>>16U)&0xFFFFU;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69db      	ldr	r3, [r3, #28]
 80026d2:	683a      	ldr	r2, [r7, #0]
 80026d4:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80026d8:	671a      	str	r2, [r3, #112]	; 0x70
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 80026da:	f04f 0300 	mov.w	r3, #0
 80026de:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 80026e0:	68fb      	ldr	r3, [r7, #12]
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	f107 0714 	add.w	r7, r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bc80      	pop	{r7}
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop

080026f0 <PWMSP001_GetTimerStatus>:
status_t PWMSP001_GetTimerStatus
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* TimerStatus
)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80026fa:	f04f 0301 	mov.w	r3, #1
 80026fe:	60fb      	str	r3, [r7, #12]
  uint32_t SecondTimerStatus = (uint32_t)0;
 8002700:	f04f 0300 	mov.w	r3, #0
 8002704:	60bb      	str	r3, [r7, #8]
  /*<<<DD_PWMSP001_API_8_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d01e      	beq.n	800274e <PWMSP001_GetTimerStatus+0x5e>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_8_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d10f      	bne.n	800273a <PWMSP001_GetTimerStatus+0x4a>
    {
      SecondTimerStatus = (uint32_t)(RD_REG(HandlePtr->CC4yRegs1Ptr->TCST,
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	f003 0301 	and.w	r3, r3, #1
 8002724:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos));
      *TimerStatus = (uint32_t)((RD_REG(HandlePtr->CC4yRegsPtr->TCST,
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	699b      	ldr	r3, [r3, #24]
 800272a:	689a      	ldr	r2, [r3, #8]
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	4013      	ands	r3, r2
 8002730:	f003 0201 	and.w	r2, r3, #1
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	e006      	b.n	8002748 <PWMSP001_GetTimerStatus+0x58>
          SecondTimerStatus
      );
    }
    else
    {
      *TimerStatus = (uint32_t) RD_REG(HandlePtr->CC4yRegsPtr->TCST,
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	699b      	ldr	r3, [r3, #24]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	f003 0201 	and.w	r2, r3, #1
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	601a      	str	r2, [r3, #0]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos);
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8002748:	f04f 0300 	mov.w	r3, #0
 800274c:	60fb      	str	r3, [r7, #12]
  }
  return Status; 
 800274e:	68fb      	ldr	r3, [r7, #12]
}
 8002750:	4618      	mov	r0, r3
 8002752:	f107 0714 	add.w	r7, r7, #20
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr

0800275c <PWMSP001_GetTimerRegsVal>:
status_t PWMSP001_GetTimerRegsVal
(
    const PWMSP001_HandleType* HandlePtr,
    PWMSP001_TimerRegsType* TimerRegs
)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002766:	f04f 0301 	mov.w	r3, #1
 800276a:	60fb      	str	r3, [r7, #12]
  uint32_t ScndSlTMRVal = 0UL;
 800276c:	f04f 0300 	mov.w	r3, #0
 8002770:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_9_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d05e      	beq.n	800283a <PWMSP001_GetTimerRegsVal+0xde>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_9_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d143      	bne.n	800280e <PWMSP001_GetTimerRegsVal+0xb2>
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	69db      	ldr	r3, [r3, #28]
 800278a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800278c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002790:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	699b      	ldr	r3, [r3, #24]
 8002796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002798:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800279c:	ea4f 4313 	mov.w	r3, r3, lsr #16
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	431a      	orrs	r2, r3
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	609a      	str	r2, [r3, #8]
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
              CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos)));

      TimerRegs->CompReg = HandlePtr->CC4yRegs1Ptr->CRS; 
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	69db      	ldr	r3, [r3, #28]
 80027ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg*= HandlePtr->CC4yRegsPtr->PRS;
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	6992      	ldr	r2, [r2, #24]
 80027ba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027bc:	fb02 f203 	mul.w	r2, r2, r3
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg += HandlePtr->CC4yRegsPtr->CRS;
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ce:	18d2      	adds	r2, r2, r3
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegs1Ptr->PRS+ 1U;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	69db      	ldr	r3, [r3, #28]
 80027d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027da:	f103 0201 	add.w	r2, r3, #1
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg *= (uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	699b      	ldr	r3, [r3, #24]
 80027ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027ec:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80027f0:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80027f4:	f103 0301 	add.w	r3, r3, #1
 80027f8:	fb03 f202 	mul.w	r2, r3, r2
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg += 1U ;
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f103 0201 	add.w	r2, r3, #1
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	605a      	str	r2, [r3, #4]
 800280c:	e012      	b.n	8002834 <PWMSP001_GetTimerRegsVal+0xd8>
    }

    else
    {
      TimerRegs->TimerReg = (uint32_t)RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002814:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002818:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	6093      	str	r3, [r2, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos);

      TimerRegs->CompReg = HandlePtr->CC4yRegsPtr->CRS;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	699b      	ldr	r3, [r3, #24]
 800282e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	605a      	str	r2, [r3, #4]

    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8002834:	f04f 0300 	mov.w	r3, #0
 8002838:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 800283a:	68fb      	ldr	r3, [r7, #12]
}
 800283c:	4618      	mov	r0, r3
 800283e:	f107 0714 	add.w	r7, r7, #20
 8002842:	46bd      	mov	sp, r7
 8002844:	bc80      	pop	{r7}
 8002846:	4770      	bx	lr

08002848 <PWMSP001_GetPeriodReg>:
status_t PWMSP001_GetPeriodReg
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* PeriodReg
)
{
 8002848:	b480      	push	{r7}
 800284a:	b085      	sub	sp, #20
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002852:	f04f 0301 	mov.w	r3, #1
 8002856:	60fb      	str	r3, [r7, #12]

  /*<<<DD_PWMSP001_API_15_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d029      	beq.n	80028b6 <PWMSP001_GetPeriodReg+0x6e>
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d11c      	bne.n	80028a6 <PWMSP001_GetPeriodReg+0x5e>
    {
      *PeriodReg = (HandlePtr->CC4yRegs1Ptr->PRS + 1U);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	69db      	ldr	r3, [r3, #28]
 8002870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002872:	f103 0201 	add.w	r2, r3, #1
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	601a      	str	r2, [r3, #0]
      *PeriodReg  *=(uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002884:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002888:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800288c:	f103 0301 	add.w	r3, r3, #1
 8002890:	fb03 f202 	mul.w	r2, r3, r2
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	601a      	str	r2, [r3, #0]
      *PeriodReg  += 1U;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f103 0201 	add.w	r2, r3, #1
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	e004      	b.n	80028b0 <PWMSP001_GetPeriodReg+0x68>
    }
    else
    {
      *PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	601a      	str	r2, [r3, #0]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 80028b0:	f04f 0300 	mov.w	r3, #0
 80028b4:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 80028b6:	68fb      	ldr	r3, [r7, #12]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	f107 0714 	add.w	r7, r7, #20
 80028be:	46bd      	mov	sp, r7
 80028c0:	bc80      	pop	{r7}
 80028c2:	4770      	bx	lr

080028c4 <PWMSP001_SWRequestShadowTransfer>:
 */
status_t PWMSP001_SWRequestShadowTransfer
(
    const PWMSP001_HandleType* HandlePtr
)
{
 80028c4:	b490      	push	{r4, r7}
 80028c6:	b086      	sub	sp, #24
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80028cc:	f04f 0301 	mov.w	r3, #1
 80028d0:	617b      	str	r3, [r7, #20]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;

  /*<<<DD_PWMSP001_API_10_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d038      	beq.n	800294e <PWMSP001_SWRequestShadowTransfer+0x8a>
  }
  /*<<<DD_PWMSP001_API_10_2>>>*/
  else
  {
    /*Request shadow transfer for the First Slice*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d11e      	bne.n	8002924 <PWMSP001_SWRequestShadowTransfer+0x60>
    {
      /*Request shadow transfer for the Second Slice*/
      Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80028ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80028f0:	613b      	str	r3, [r7, #16]
      Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->SecondSlice);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80028f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80028fc:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GCSS |=  ((uint32_t)0x01 << Temp1) | ((uint32_t)0x01 << Temp2);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	6952      	ldr	r2, [r2, #20]
 8002906:	6911      	ldr	r1, [r2, #16]
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	f04f 0001 	mov.w	r0, #1
 800290e:	fa00 f002 	lsl.w	r0, r0, r2
 8002912:	68fa      	ldr	r2, [r7, #12]
 8002914:	f04f 0401 	mov.w	r4, #1
 8002918:	fa04 f202 	lsl.w	r2, r4, r2
 800291c:	4302      	orrs	r2, r0
 800291e:	430a      	orrs	r2, r1
 8002920:	611a      	str	r2, [r3, #16]
 8002922:	e011      	b.n	8002948 <PWMSP001_SWRequestShadowTransfer+0x84>
    }
    else
    {
      Temp3 =  (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 800292a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800292e:	60bb      	str	r3, [r7, #8]
      HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp3);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	6952      	ldr	r2, [r2, #20]
 8002938:	6911      	ldr	r1, [r2, #16]
 800293a:	68ba      	ldr	r2, [r7, #8]
 800293c:	f04f 0001 	mov.w	r0, #1
 8002940:	fa00 f202 	lsl.w	r2, r0, r2
 8002944:	430a      	orrs	r2, r1
 8002946:	611a      	str	r2, [r3, #16]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8002948:	f04f 0300 	mov.w	r3, #0
 800294c:	617b      	str	r3, [r7, #20]
  }
  return Status;
 800294e:	697b      	ldr	r3, [r7, #20]
}
 8002950:	4618      	mov	r0, r3
 8002952:	f107 0718 	add.w	r7, r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bc90      	pop	{r4, r7}
 800295a:	4770      	bx	lr

0800295c <PWMSP001_ResetTrapFlag>:
/*<<<DD_PWMSP001_API_13>>>*/
/*
 * This function resets the trap flag if trap condition is inactive
 */
void PWMSP001_ResetTrapFlag(const PWMSP001_HandleType* HandlePtr)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
   if (HandlePtr->kTrapExitControl == (uint8_t)SET)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	7cdb      	ldrb	r3, [r3, #19]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d118      	bne.n	800299e <PWMSP001_ResetTrapFlag+0x42>
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_EVENT2_INTERRUPT);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	6992      	ldr	r2, [r2, #24]
 8002974:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 8002978:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800297c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d109      	bne.n	800299e <PWMSP001_ResetTrapFlag+0x42>
      {
        SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_EVENT2_INTERRUPT);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	69db      	ldr	r3, [r3, #28]
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	69d2      	ldr	r2, [r2, #28]
 8002992:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 8002996:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800299a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      }
    }
    SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	6992      	ldr	r2, [r2, #24]
 80029a6:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 80029aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029ae:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d109      	bne.n	80029d0 <PWMSP001_ResetTrapFlag+0x74>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	69db      	ldr	r3, [r3, #28]
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	69d2      	ldr	r2, [r2, #28]
 80029c4:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 80029c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029cc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
}
 80029d0:	f107 070c 	add.w	r7, r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop

080029dc <PWMSP001_lConfigureSecondSlice>:
/*
 * This function configures second slice.
 */

void PWMSP001_lConfigureSecondSlice(const PWMSP001_HandleType* HandlePtr)
{
 80029dc:	b490      	push	{r4, r7}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	69db      	ldr	r3, [r3, #28]
 80029e8:	f04f 0207 	mov.w	r2, #7
 80029ec:	611a      	str	r2, [r3, #16]

  /*Set period and compare values for second slice*/
  HandlePtr->CC4yRegs1Ptr->PRS = (uint32_t)((HandlePtr->kPeriodVal & 0xFFFF0000U)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80029f6:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80029fa:	635a      	str	r2, [r3, #52]	; 0x34
      >> 16U);
  HandlePtr->CC4yRegs1Ptr->CRS =(uint32_t)((HandlePtr->kCompareValue & 0xFFFF0000U)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	69db      	ldr	r3, [r3, #28]
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	6892      	ldr	r2, [r2, #8]
 8002a04:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8002a08:	63da      	str	r2, [r3, #60]	; 0x3c
      >> 16U);

  HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TCE_Pos);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	69d2      	ldr	r2, [r2, #28]
 8002a12:	6852      	ldr	r2, [r2, #4]
 8002a14:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002a18:	605a      	str	r2, [r3, #4]

  /*<<<DD_PWMSP001_nonAPI_1_3>>>*/
  if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	7bdb      	ldrb	r3, [r3, #15]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d127      	bne.n	8002a72 <PWMSP001_lConfigureSecondSlice+0x96>
  {
    HandlePtr->CC4yRegs1Ptr->INS &=(uint32_t) ~(CCU4_CC4_INS_EV1EM_Msk | (uint32_t)CCU4_CC4_INS_LPF1M_Msk);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	69da      	ldr	r2, [r3, #28]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 8002a30:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002a34:	6013      	str	r3, [r2, #0]
    HandlePtr->CC4yRegs1Ptr->CMC &=(uint32_t) ~(CCU4_CC4_CMC_ENDS_Msk);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	69db      	ldr	r3, [r3, #28]
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	69d2      	ldr	r2, [r2, #28]
 8002a3e:	6852      	ldr	r2, [r2, #4]
 8002a40:	f022 020c 	bic.w	r2, r2, #12
 8002a44:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr->INS |=(uint32_t)((((uint32_t)HandlePtr->kStopEdge  <<   \
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	69d2      	ldr	r2, [r2, #28]
 8002a4e:	6811      	ldr	r1, [r2, #0]
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8002a56:	ea4f 4282 	mov.w	r2, r2, lsl #18
 8002a5a:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	601a      	str	r2, [r3, #0]
      (uint32_t)CCU4_CC4_INS_EV1EM_Pos)& (uint32_t)CCU4_CC4_INS_EV1EM_Msk) | \
	    (((uint32_t)PWMSP001_LPF << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)& \
		  (uint32_t)CCU4_CC4_INS_LPF1M_Msk));
    HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<  \
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	69d2      	ldr	r2, [r2, #28]
 8002a6a:	6852      	ldr	r2, [r2, #4]
 8002a6c:	f042 0208 	orr.w	r2, r2, #8
 8002a70:	605a      	str	r2, [r3, #4]
      (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
  }/*End of if (HandlePtr->kExtStopTrig == SET)*/

  /*<<<DD_PWMSP001_nonAPI_1_4>>>*/
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	7c5b      	ldrb	r3, [r3, #17]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d126      	bne.n	8002ac8 <PWMSP001_lConfigureSecondSlice+0xec>
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	69da      	ldr	r2, [r3, #28]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	69db      	ldr	r3, [r3, #28]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 8002a88:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002a8c:	6013      	str	r3, [r2, #0]
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	69db      	ldr	r3, [r3, #28]
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	69d2      	ldr	r2, [r2, #28]
 8002a96:	6852      	ldr	r2, [r2, #4]
 8002a98:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002a9c:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	69d2      	ldr	r2, [r2, #28]
 8002aa6:	6811      	ldr	r1, [r2, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	7812      	ldrb	r2, [r2, #0]
 8002aac:	ea4f 6202 	mov.w	r2, r2, lsl #24
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
 8002ab0:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	601a      	str	r2, [r3, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
                CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk) | (((uint32_t)0x00  << \
                    CCU4_CC4_INS_LPF2M_Pos)& (uint32_t)CCU4_CC4_INS_LPF2M_Msk)));
    HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	69db      	ldr	r3, [r3, #28]
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	69d2      	ldr	r2, [r2, #28]
 8002ac0:	6852      	ldr	r2, [r2, #4]
 8002ac2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002ac6:	605a      	str	r2, [r3, #4]
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	69da      	ldr	r2, [r3, #28]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	69db      	ldr	r3, [r3, #28]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8002ad6:	f023 030b 	bic.w	r3, r3, #11
 8002ada:	6153      	str	r3, [r2, #20]
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	69db      	ldr	r3, [r3, #28]
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
 8002ae6:	f002 0101 	and.w	r1, r2, #1
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	7b12      	ldrb	r2, [r2, #12]
 8002aee:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8002af2:	f002 0202 	and.w	r2, r2, #2
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
 8002af6:	4311      	orrs	r1, r2
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8002afe:	ea4f 2282 	mov.w	r2, r2, lsl #10
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 8002b02:	f402 6280 	and.w	r2, r2, #1024	; 0x400
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
 8002b06:	4311      	orrs	r1, r2
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 8002b0e:	ea4f 2202 	mov.w	r2, r2, lsl #8
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
 8002b12:	f402 7240 	and.w	r2, r2, #768	; 0x300
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 8002b16:	430a      	orrs	r2, r1
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
 8002b18:	615a      	str	r2, [r3, #20]
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	69db      	ldr	r3, [r3, #28]
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	69d2      	ldr	r2, [r2, #28]
 8002b22:	6951      	ldr	r1, [r2, #20]
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8002b2a:	ea4f 3242 	mov.w	r2, r2, lsl #13
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
 8002b2e:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
 8002b32:	430a      	orrs	r2, r1
 8002b34:	615a      	str	r2, [r3, #20]
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
  WR_REG(HandlePtr->CC4yRegs1Ptr->DITS, (uint32_t)CCU4_CC4_DITS_DCVS_Msk, \
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	7b52      	ldrb	r2, [r2, #13]
 8002b3e:	f002 010f 	and.w	r1, r2, #15
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	69d2      	ldr	r2, [r2, #28]
 8002b46:	6a12      	ldr	r2, [r2, #32]
 8002b48:	f022 020f 	bic.w	r2, r2, #15
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	621a      	str	r2, [r3, #32]
    (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

  /*<<<DD_PWMSP001_API_non1_6>>>*/
  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	69db      	ldr	r3, [r3, #28]
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	7c92      	ldrb	r2, [r2, #18]
 8002b58:	ea4f 5242 	mov.w	r2, r2, lsl #21
 8002b5c:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	69d2      	ldr	r2, [r2, #28]
 8002b64:	6952      	ldr	r2, [r2, #20]
 8002b66:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	69db      	ldr	r3, [r3, #28]
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	7cd2      	ldrb	r2, [r2, #19]
 8002b76:	ea4f 5282 	mov.w	r2, r2, lsl #22
 8002b7a:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	69d2      	ldr	r2, [r2, #28]
 8002b82:	6952      	ldr	r2, [r2, #20]
 8002b84:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8002b88:	430a      	orrs	r2, r1
 8002b8a:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk,\
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	69db      	ldr	r3, [r3, #28]
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	7c52      	ldrb	r2, [r2, #17]
 8002b94:	ea4f 4242 	mov.w	r2, r2, lsl #17
 8002b98:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	69d2      	ldr	r2, [r2, #28]
 8002ba0:	6952      	ldr	r2, [r2, #20]
 8002ba2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
  
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	69db      	ldr	r3, [r3, #28]
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8002bb4:	f002 010f 	and.w	r1, r2, #15
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	69d2      	ldr	r2, [r2, #28]
 8002bbc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002bbe:	f022 020f 	bic.w	r2, r2, #15
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	69db      	ldr	r3, [r3, #28]
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	7c12      	ldrb	r2, [r2, #16]
 8002bce:	619a      	str	r2, [r3, #24]

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	695b      	ldr	r3, [r3, #20]
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	6952      	ldr	r2, [r2, #20]
 8002bd8:	6911      	ldr	r1, [r2, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8002be0:	ea4f 0282 	mov.w	r2, r2, lsl #2
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 8002be4:	f04f 0001 	mov.w	r0, #1
 8002be8:	fa00 f002 	lsl.w	r0, r0, r2
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
 8002bf2:	ea4f 0282 	mov.w	r2, r2, lsl #2
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
 8002bf6:	f102 0201 	add.w	r2, r2, #1

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
 8002bfa:	f04f 0401 	mov.w	r4, #1
 8002bfe:	fa04 f202 	lsl.w	r2, r4, r2
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
 8002c02:	4310      	orrs	r0, r2
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
 8002c0a:	ea4f 0282 	mov.w	r2, r2, lsl #2
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
 8002c0e:	f102 0202 	add.w	r2, r2, #2

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
 8002c12:	f04f 0401 	mov.w	r4, #1
 8002c16:	fa04 f202 	lsl.w	r2, r4, r2
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 8002c1a:	4302      	orrs	r2, r0
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	611a      	str	r2, [r3, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
}
 8002c20:	f107 0708 	add.w	r7, r7, #8
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bc90      	pop	{r4, r7}
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop

08002c2c <PWMSP001_EnableEvent>:
status_t PWMSP001_EnableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b085      	sub	sp, #20
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	460b      	mov	r3, r1
 8002c36:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002c38:	f04f 0301 	mov.w	r3, #1
 8002c3c:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d103      	bne.n	8002c50 <PWMSP001_EnableEvent+0x24>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002c48:	f04f 0301 	mov.w	r3, #1
 8002c4c:	60fb      	str	r3, [r7, #12]
 8002c4e:	e024      	b.n	8002c9a <PWMSP001_EnableEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d10e      	bne.n	8002c78 <PWMSP001_EnableEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	69db      	ldr	r3, [r3, #28]
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	69d2      	ldr	r2, [r2, #28]
 8002c62:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8002c66:	78fa      	ldrb	r2, [r7, #3]
 8002c68:	f04f 0001 	mov.w	r0, #1
 8002c6c:	fa00 f202 	lsl.w	r2, r0, r2
 8002c70:	430a      	orrs	r2, r1
 8002c72:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8002c76:	e00d      	b.n	8002c94 <PWMSP001_EnableEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	6992      	ldr	r2, [r2, #24]
 8002c80:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8002c84:	78fa      	ldrb	r2, [r7, #3]
 8002c86:	f04f 0001 	mov.w	r0, #1
 8002c8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c8e:	430a      	orrs	r2, r1
 8002c90:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8002c94:	f04f 0300 	mov.w	r3, #0
 8002c98:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f107 0714 	add.w	r7, r7, #20
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr

08002ca8 <PWMSP001_DisableEvent>:
status_t PWMSP001_DisableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002cb4:	f04f 0301 	mov.w	r3, #1
 8002cb8:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d103      	bne.n	8002ccc <PWMSP001_DisableEvent+0x24>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002cc4:	f04f 0301 	mov.w	r3, #1
 8002cc8:	60fb      	str	r3, [r7, #12]
 8002cca:	e028      	b.n	8002d1e <PWMSP001_DisableEvent+0x76>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d110      	bne.n	8002cf8 <PWMSP001_DisableEvent+0x50>
    {
      CLR_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	69db      	ldr	r3, [r3, #28]
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	69d2      	ldr	r2, [r2, #28]
 8002cde:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8002ce2:	78fa      	ldrb	r2, [r7, #3]
 8002ce4:	f04f 0001 	mov.w	r0, #1
 8002ce8:	fa00 f202 	lsl.w	r2, r0, r2
 8002cec:	ea6f 0202 	mvn.w	r2, r2
 8002cf0:	400a      	ands	r2, r1
 8002cf2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8002cf6:	e00f      	b.n	8002d18 <PWMSP001_DisableEvent+0x70>
    }
    else
    {
      CLR_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	687a      	ldr	r2, [r7, #4]
 8002cfe:	6992      	ldr	r2, [r2, #24]
 8002d00:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8002d04:	78fa      	ldrb	r2, [r7, #3]
 8002d06:	f04f 0001 	mov.w	r0, #1
 8002d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d0e:	ea6f 0202 	mvn.w	r2, r2
 8002d12:	400a      	ands	r2, r1
 8002d14:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8002d18:	f04f 0300 	mov.w	r3, #0
 8002d1c:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	f107 0714 	add.w	r7, r7, #20
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bc80      	pop	{r7}
 8002d2a:	4770      	bx	lr

08002d2c <PWMSP001_ClearPendingEvent>:
status_t PWMSP001_ClearPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	460b      	mov	r3, r1
 8002d36:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002d38:	f04f 0301 	mov.w	r3, #1
 8002d3c:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d103      	bne.n	8002d50 <PWMSP001_ClearPendingEvent+0x24>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002d48:	f04f 0301 	mov.w	r3, #1
 8002d4c:	60fb      	str	r3, [r7, #12]
 8002d4e:	e024      	b.n	8002d9a <PWMSP001_ClearPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d10e      	bne.n	8002d78 <PWMSP001_ClearPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR,(uint8_t) Event);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	687a      	ldr	r2, [r7, #4]
 8002d60:	69d2      	ldr	r2, [r2, #28]
 8002d62:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8002d66:	78fa      	ldrb	r2, [r7, #3]
 8002d68:	f04f 0001 	mov.w	r0, #1
 8002d6c:	fa00 f202 	lsl.w	r2, r0, r2
 8002d70:	430a      	orrs	r2, r1
 8002d72:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002d76:	e00d      	b.n	8002d94 <PWMSP001_ClearPendingEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, (uint8_t)Event);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	699b      	ldr	r3, [r3, #24]
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	6992      	ldr	r2, [r2, #24]
 8002d80:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8002d84:	78fa      	ldrb	r2, [r7, #3]
 8002d86:	f04f 0001 	mov.w	r0, #1
 8002d8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8002d94:	f04f 0300 	mov.w	r3, #0
 8002d98:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f107 0714 	add.w	r7, r7, #20
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bc80      	pop	{r7}
 8002da6:	4770      	bx	lr

08002da8 <PWMSP001_SetPendingEvent>:
status_t PWMSP001_SetPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	460b      	mov	r3, r1
 8002db2:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002db4:	f04f 0301 	mov.w	r3, #1
 8002db8:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d103      	bne.n	8002dcc <PWMSP001_SetPendingEvent+0x24>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002dc4:	f04f 0301 	mov.w	r3, #1
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	e024      	b.n	8002e16 <PWMSP001_SetPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d10e      	bne.n	8002df4 <PWMSP001_SetPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWS,(uint8_t)Event);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	69db      	ldr	r3, [r3, #28]
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	69d2      	ldr	r2, [r2, #28]
 8002dde:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 8002de2:	78fa      	ldrb	r2, [r7, #3]
 8002de4:	f04f 0001 	mov.w	r0, #1
 8002de8:	fa00 f202 	lsl.w	r2, r0, r2
 8002dec:	430a      	orrs	r2, r1
 8002dee:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 8002df2:	e00d      	b.n	8002e10 <PWMSP001_SetPendingEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWS, (uint8_t)Event);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	6992      	ldr	r2, [r2, #24]
 8002dfc:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 8002e00:	78fa      	ldrb	r2, [r7, #3]
 8002e02:	f04f 0001 	mov.w	r0, #1
 8002e06:	fa00 f202 	lsl.w	r2, r0, r2
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8002e10:	f04f 0300 	mov.w	r3, #0
 8002e14:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 8002e16:	68fb      	ldr	r3, [r7, #12]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f107 0714 	add.w	r7, r7, #20
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr

08002e24 <PWMSP001_GetPendingEvent>:
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event,
    uint8_t*EvtStatus
)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b087      	sub	sp, #28
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	607a      	str	r2, [r7, #4]
 8002e30:	72fb      	strb	r3, [r7, #11]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002e32:	f04f 0301 	mov.w	r3, #1
 8002e36:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d103      	bne.n	8002e4a <PWMSP001_GetPendingEvent+0x26>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002e42:	f04f 0301 	mov.w	r3, #1
 8002e46:	617b      	str	r3, [r7, #20]
 8002e48:	e038      	b.n	8002ebc <PWMSP001_GetPendingEvent+0x98>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d118      	bne.n	8002e86 <PWMSP001_GetPendingEvent+0x62>
    {

      if(RD_REG(HandlePtr->CC4yRegs1Ptr->INTS, ((uint32_t)0x01 <<(uint32_t)Event), (uint32_t)Event))
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	69db      	ldr	r3, [r3, #28]
 8002e58:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002e5c:	7afb      	ldrb	r3, [r7, #11]
 8002e5e:	f04f 0101 	mov.w	r1, #1
 8002e62:	fa01 f303 	lsl.w	r3, r1, r3
 8002e66:	401a      	ands	r2, r3
 8002e68:	7afb      	ldrb	r3, [r7, #11]
 8002e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d004      	beq.n	8002e7c <PWMSP001_GetPendingEvent+0x58>
	  {
	      *EvtStatus = (uint8_t)SET;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f04f 0201 	mov.w	r2, #1
 8002e78:	701a      	strb	r2, [r3, #0]
 8002e7a:	e01c      	b.n	8002eb6 <PWMSP001_GetPendingEvent+0x92>
	  }
	  else
	  {
	      *EvtStatus = (uint8_t)RESET;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f04f 0200 	mov.w	r2, #0
 8002e82:	701a      	strb	r2, [r3, #0]
 8002e84:	e017      	b.n	8002eb6 <PWMSP001_GetPendingEvent+0x92>
	  }
    }
    else
    {
      if(RD_REG(HandlePtr->CC4yRegsPtr->INTS, ((uint32_t)0x01 << (uint32_t)Event),(uint32_t)Event))
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	699b      	ldr	r3, [r3, #24]
 8002e8a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002e8e:	7afb      	ldrb	r3, [r7, #11]
 8002e90:	f04f 0101 	mov.w	r1, #1
 8002e94:	fa01 f303 	lsl.w	r3, r1, r3
 8002e98:	401a      	ands	r2, r3
 8002e9a:	7afb      	ldrb	r3, [r7, #11]
 8002e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d004      	beq.n	8002eae <PWMSP001_GetPendingEvent+0x8a>
      {
        *EvtStatus = (uint8_t)SET;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f04f 0201 	mov.w	r2, #1
 8002eaa:	701a      	strb	r2, [r3, #0]
 8002eac:	e003      	b.n	8002eb6 <PWMSP001_GetPendingEvent+0x92>
      }
      else
      {
        *EvtStatus = (uint8_t)RESET;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f04f 0200 	mov.w	r2, #0
 8002eb4:	701a      	strb	r2, [r3, #0]
      }
      /* *EvtStatus = RD_REG(HandlePtr->CC4yRegsPtr->INTS, (0x01 << (uint8_t)Event),(uint8_t) Event)\
	   ? (uint8_t)SET : (uint8_t)RESET;	*/
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8002eb6:	f04f 0300 	mov.w	r3, #0
 8002eba:	617b      	str	r3, [r7, #20]
  }
  return (Status);
 8002ebc:	697b      	ldr	r3, [r7, #20]
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f107 071c 	add.w	r7, r7, #28
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bc80      	pop	{r7}
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop

08002ecc <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 2 Port 8 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 8;
 8002ed0:	f643 43d4 	movw	r3, #15572	; 0x3cd4
 8002ed4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f04f 0200 	mov.w	r2, #0
 8002ede:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT2_PDR1_PD8_Msk));
 8002ee0:	f643 43d4 	movw	r3, #15572	; 0x3cd4
 8002ee4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	f643 43d4 	movw	r3, #15572	; 0x3cd4
 8002eee:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ef6:	f023 0307 	bic.w	r3, r3, #7
 8002efa:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT2_PDR1_PD8_Pos) & \
 8002efc:	f643 43d4 	movw	r3, #15572	; 0x3cd4
 8002f00:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002f04:	685a      	ldr	r2, [r3, #4]
 8002f06:	f643 43d4 	movw	r3, #15572	; 0x3cd4
 8002f0a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f12:	f043 0304 	orr.w	r3, r3, #4
 8002f16:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT2_PDR1_PD8_Msk);
  IO004_Handle1.PortRegs->IOCR8 |= (0U << 3);   
 8002f18:	f643 43d4 	movw	r3, #15572	; 0x3cd4
 8002f1c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002f20:	685a      	ldr	r2, [r3, #4]
 8002f22:	f643 43d4 	movw	r3, #15572	; 0x3cd4
 8002f26:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	6193      	str	r3, [r2, #24]

  /* Configuration of 2 Port 5 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 5;
 8002f30:	f643 43dc 	movw	r3, #15580	; 0x3cdc
 8002f34:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f04f 0200 	mov.w	r2, #0
 8002f3e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD5_Msk));
 8002f40:	f643 43dc 	movw	r3, #15580	; 0x3cdc
 8002f44:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002f48:	685a      	ldr	r2, [r3, #4]
 8002f4a:	f643 43dc 	movw	r3, #15580	; 0x3cdc
 8002f4e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f56:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002f5a:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD5_Pos) & \
 8002f5c:	f643 43dc 	movw	r3, #15580	; 0x3cdc
 8002f60:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	f643 43dc 	movw	r3, #15580	; 0x3cdc
 8002f6a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f72:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f76:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT2_PDR0_PD5_Msk);
  IO004_Handle2.PortRegs->IOCR4 |= (0U << 11);   
 8002f78:	f643 43dc 	movw	r3, #15580	; 0x3cdc
 8002f7c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002f80:	685a      	ldr	r2, [r3, #4]
 8002f82:	f643 43dc 	movw	r3, #15580	; 0x3cdc
 8002f86:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	6153      	str	r3, [r2, #20]

  /* Configuration of 2 Port 4 based on User configuration */
  IO004_Handle4.PortRegs->OMR = 0U<< 4;
 8002f90:	f643 43e4 	movw	r3, #15588	; 0x3ce4
 8002f94:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f04f 0200 	mov.w	r2, #0
 8002f9e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle4.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD4_Msk));
 8002fa0:	f643 43e4 	movw	r3, #15588	; 0x3ce4
 8002fa4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002fa8:	685a      	ldr	r2, [r3, #4]
 8002faa:	f643 43e4 	movw	r3, #15588	; 0x3ce4
 8002fae:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8002fba:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle4.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD4_Pos) & \
 8002fbc:	f643 43e4 	movw	r3, #15588	; 0x3ce4
 8002fc0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002fc4:	685a      	ldr	r2, [r3, #4]
 8002fc6:	f643 43e4 	movw	r3, #15588	; 0x3ce4
 8002fca:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fd6:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT2_PDR0_PD4_Msk);
  IO004_Handle4.PortRegs->IOCR4 |= (0U << 3);   
 8002fd8:	f643 43e4 	movw	r3, #15588	; 0x3ce4
 8002fdc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	f643 43e4 	movw	r3, #15588	; 0x3ce4
 8002fe6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	6153      	str	r3, [r2, #20]

  /* Configuration of 2 Port 3 based on User configuration */
  IO004_Handle5.PortRegs->OMR = 0U<< 3;
 8002ff0:	f643 43ec 	movw	r3, #15596	; 0x3cec
 8002ff4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f04f 0200 	mov.w	r2, #0
 8002ffe:	605a      	str	r2, [r3, #4]
  
  IO004_Handle5.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD3_Msk));
 8003000:	f643 43ec 	movw	r3, #15596	; 0x3cec
 8003004:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003008:	685a      	ldr	r2, [r3, #4]
 800300a:	f643 43ec 	movw	r3, #15596	; 0x3cec
 800300e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003016:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800301a:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle5.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD3_Pos) & \
 800301c:	f643 43ec 	movw	r3, #15596	; 0x3cec
 8003020:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003024:	685a      	ldr	r2, [r3, #4]
 8003026:	f643 43ec 	movw	r3, #15596	; 0x3cec
 800302a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003032:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003036:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT2_PDR0_PD3_Msk);
  IO004_Handle5.PortRegs->IOCR0 |= (3U << 27);   
 8003038:	f643 43ec 	movw	r3, #15596	; 0x3cec
 800303c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	f643 43ec 	movw	r3, #15596	; 0x3cec
 8003046:	f6c0 0300 	movt	r3, #2048	; 0x800
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
 8003052:	6113      	str	r3, [r2, #16]

  /* Configuration of 2 Port 2 based on User configuration */
  IO004_Handle6.PortRegs->OMR = 0U<< 2;
 8003054:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 8003058:	f6c0 0300 	movt	r3, #2048	; 0x800
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f04f 0200 	mov.w	r2, #0
 8003062:	605a      	str	r2, [r3, #4]
  
  IO004_Handle6.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD2_Msk));
 8003064:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 8003068:	f6c0 0300 	movt	r3, #2048	; 0x800
 800306c:	685a      	ldr	r2, [r3, #4]
 800306e:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 8003072:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800307e:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle6.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD2_Pos) & \
 8003080:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 8003084:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003088:	685a      	ldr	r2, [r3, #4]
 800308a:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 800308e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003096:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800309a:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT2_PDR0_PD2_Msk);
  IO004_Handle6.PortRegs->IOCR0 |= (0U << 19);   
 800309c:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 80030a0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	f643 43f4 	movw	r3, #15604	; 0x3cf4
 80030aa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 14 based on User configuration */
  IO004_Handle7.PortRegs->OMR = 0U<< 14;
 80030b4:	f643 43fc 	movw	r3, #15612	; 0x3cfc
 80030b8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f04f 0200 	mov.w	r2, #0
 80030c2:	605a      	str	r2, [r3, #4]
  
  IO004_Handle7.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD14_Msk));
 80030c4:	f643 43fc 	movw	r3, #15612	; 0x3cfc
 80030c8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	f643 43fc 	movw	r3, #15612	; 0x3cfc
 80030d2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030da:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80030de:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle7.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD14_Pos) & \
 80030e0:	f643 43fc 	movw	r3, #15612	; 0x3cfc
 80030e4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030e8:	685a      	ldr	r2, [r3, #4]
 80030ea:	f643 43fc 	movw	r3, #15612	; 0x3cfc
 80030ee:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030f6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80030fa:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD14_Msk);
  IO004_Handle7.PortRegs->IOCR12 |= (0U << 19);
 80030fc:	f643 43fc 	movw	r3, #15612	; 0x3cfc
 8003100:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003104:	685a      	ldr	r2, [r3, #4]
 8003106:	f643 43fc 	movw	r3, #15612	; 0x3cfc
 800310a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	69db      	ldr	r3, [r3, #28]
 8003112:	61d3      	str	r3, [r2, #28]
}
 8003114:	46bd      	mov	sp, r7
 8003116:	bc80      	pop	{r7}
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop

0800311c <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 800311c:	b480      	push	{r7}
 800311e:	b085      	sub	sp, #20
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	460b      	mov	r3, r1
 8003126:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	785b      	ldrb	r3, [r3, #1]
 800312c:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 800312e:	7bfb      	ldrb	r3, [r7, #15]
 8003130:	2b03      	cmp	r3, #3
 8003132:	d823      	bhi.n	800317c <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	6852      	ldr	r2, [r2, #4]
 800313c:	6911      	ldr	r1, [r2, #16]
 800313e:	7bfa      	ldrb	r2, [r7, #15]
 8003140:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003144:	f102 0203 	add.w	r2, r2, #3
 8003148:	f04f 001f 	mov.w	r0, #31
 800314c:	fa00 f202 	lsl.w	r2, r0, r2
 8003150:	ea6f 0202 	mvn.w	r2, r2
 8003154:	400a      	ands	r2, r1
 8003156:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	6852      	ldr	r2, [r2, #4]
 8003160:	6911      	ldr	r1, [r2, #16]
 8003162:	78fa      	ldrb	r2, [r7, #3]
 8003164:	f002 001f 	and.w	r0, r2, #31
 8003168:	7bfa      	ldrb	r2, [r7, #15]
 800316a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800316e:	f102 0203 	add.w	r2, r2, #3
 8003172:	fa00 f202 	lsl.w	r2, r0, r2
 8003176:	430a      	orrs	r2, r1
 8003178:	611a      	str	r2, [r3, #16]
 800317a:	e088      	b.n	800328e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 800317c:	7bfb      	ldrb	r3, [r7, #15]
 800317e:	2b03      	cmp	r3, #3
 8003180:	d92a      	bls.n	80031d8 <IO004_DisableOutputDriver+0xbc>
 8003182:	7bfb      	ldrb	r3, [r7, #15]
 8003184:	2b07      	cmp	r3, #7
 8003186:	d827      	bhi.n	80031d8 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8003188:	7bfb      	ldrb	r3, [r7, #15]
 800318a:	f1a3 0304 	sub.w	r3, r3, #4
 800318e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	6852      	ldr	r2, [r2, #4]
 8003198:	6951      	ldr	r1, [r2, #20]
 800319a:	7bfa      	ldrb	r2, [r7, #15]
 800319c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80031a0:	f102 0203 	add.w	r2, r2, #3
 80031a4:	f04f 001f 	mov.w	r0, #31
 80031a8:	fa00 f202 	lsl.w	r2, r0, r2
 80031ac:	ea6f 0202 	mvn.w	r2, r2
 80031b0:	400a      	ands	r2, r1
 80031b2:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	6852      	ldr	r2, [r2, #4]
 80031bc:	6951      	ldr	r1, [r2, #20]
 80031be:	78fa      	ldrb	r2, [r7, #3]
 80031c0:	f002 001f 	and.w	r0, r2, #31
 80031c4:	7bfa      	ldrb	r2, [r7, #15]
 80031c6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80031ca:	f102 0203 	add.w	r2, r2, #3
 80031ce:	fa00 f202 	lsl.w	r2, r0, r2
 80031d2:	430a      	orrs	r2, r1
 80031d4:	615a      	str	r2, [r3, #20]
 80031d6:	e05a      	b.n	800328e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 80031d8:	7bfb      	ldrb	r3, [r7, #15]
 80031da:	2b07      	cmp	r3, #7
 80031dc:	d92a      	bls.n	8003234 <IO004_DisableOutputDriver+0x118>
 80031de:	7bfb      	ldrb	r3, [r7, #15]
 80031e0:	2b0b      	cmp	r3, #11
 80031e2:	d827      	bhi.n	8003234 <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 80031e4:	7bfb      	ldrb	r3, [r7, #15]
 80031e6:	f1a3 0308 	sub.w	r3, r3, #8
 80031ea:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	6852      	ldr	r2, [r2, #4]
 80031f4:	6991      	ldr	r1, [r2, #24]
 80031f6:	7bfa      	ldrb	r2, [r7, #15]
 80031f8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80031fc:	f102 0203 	add.w	r2, r2, #3
 8003200:	f04f 001f 	mov.w	r0, #31
 8003204:	fa00 f202 	lsl.w	r2, r0, r2
 8003208:	ea6f 0202 	mvn.w	r2, r2
 800320c:	400a      	ands	r2, r1
 800320e:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	6852      	ldr	r2, [r2, #4]
 8003218:	6991      	ldr	r1, [r2, #24]
 800321a:	78fa      	ldrb	r2, [r7, #3]
 800321c:	f002 001f 	and.w	r0, r2, #31
 8003220:	7bfa      	ldrb	r2, [r7, #15]
 8003222:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003226:	f102 0203 	add.w	r2, r2, #3
 800322a:	fa00 f202 	lsl.w	r2, r0, r2
 800322e:	430a      	orrs	r2, r1
 8003230:	619a      	str	r2, [r3, #24]
 8003232:	e02c      	b.n	800328e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8003234:	7bfb      	ldrb	r3, [r7, #15]
 8003236:	2b0b      	cmp	r3, #11
 8003238:	d929      	bls.n	800328e <IO004_DisableOutputDriver+0x172>
 800323a:	7bfb      	ldrb	r3, [r7, #15]
 800323c:	2b0f      	cmp	r3, #15
 800323e:	d826      	bhi.n	800328e <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8003240:	7bfb      	ldrb	r3, [r7, #15]
 8003242:	f1a3 030c 	sub.w	r3, r3, #12
 8003246:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	6852      	ldr	r2, [r2, #4]
 8003250:	69d1      	ldr	r1, [r2, #28]
 8003252:	7bfa      	ldrb	r2, [r7, #15]
 8003254:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003258:	f102 0203 	add.w	r2, r2, #3
 800325c:	f04f 001f 	mov.w	r0, #31
 8003260:	fa00 f202 	lsl.w	r2, r0, r2
 8003264:	ea6f 0202 	mvn.w	r2, r2
 8003268:	400a      	ands	r2, r1
 800326a:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	6852      	ldr	r2, [r2, #4]
 8003274:	69d1      	ldr	r1, [r2, #28]
 8003276:	78fa      	ldrb	r2, [r7, #3]
 8003278:	f002 001f 	and.w	r0, r2, #31
 800327c:	7bfa      	ldrb	r2, [r7, #15]
 800327e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003282:	f102 0203 	add.w	r2, r2, #3
 8003286:	fa00 f202 	lsl.w	r2, r0, r2
 800328a:	430a      	orrs	r2, r1
 800328c:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 800328e:	f107 0714 	add.w	r7, r7, #20
 8003292:	46bd      	mov	sp, r7
 8003294:	bc80      	pop	{r7}
 8003296:	4770      	bx	lr

08003298 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	460b      	mov	r3, r1
 80032a2:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	785b      	ldrb	r3, [r3, #1]
 80032a8:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 80032aa:	7bfb      	ldrb	r3, [r7, #15]
 80032ac:	2b03      	cmp	r3, #3
 80032ae:	d823      	bhi.n	80032f8 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	6852      	ldr	r2, [r2, #4]
 80032b8:	6911      	ldr	r1, [r2, #16]
 80032ba:	7bfa      	ldrb	r2, [r7, #15]
 80032bc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80032c0:	f102 0203 	add.w	r2, r2, #3
 80032c4:	f04f 001f 	mov.w	r0, #31
 80032c8:	fa00 f202 	lsl.w	r2, r0, r2
 80032cc:	ea6f 0202 	mvn.w	r2, r2
 80032d0:	400a      	ands	r2, r1
 80032d2:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	6852      	ldr	r2, [r2, #4]
 80032dc:	6911      	ldr	r1, [r2, #16]
 80032de:	78fa      	ldrb	r2, [r7, #3]
 80032e0:	f002 001f 	and.w	r0, r2, #31
 80032e4:	7bfa      	ldrb	r2, [r7, #15]
 80032e6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80032ea:	f102 0203 	add.w	r2, r2, #3
 80032ee:	fa00 f202 	lsl.w	r2, r0, r2
 80032f2:	430a      	orrs	r2, r1
 80032f4:	611a      	str	r2, [r3, #16]
 80032f6:	e088      	b.n	800340a <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 80032f8:	7bfb      	ldrb	r3, [r7, #15]
 80032fa:	2b03      	cmp	r3, #3
 80032fc:	d92a      	bls.n	8003354 <IO004_EnableOutputDriver+0xbc>
 80032fe:	7bfb      	ldrb	r3, [r7, #15]
 8003300:	2b07      	cmp	r3, #7
 8003302:	d827      	bhi.n	8003354 <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8003304:	7bfb      	ldrb	r3, [r7, #15]
 8003306:	f1a3 0304 	sub.w	r3, r3, #4
 800330a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	6852      	ldr	r2, [r2, #4]
 8003314:	6951      	ldr	r1, [r2, #20]
 8003316:	7bfa      	ldrb	r2, [r7, #15]
 8003318:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800331c:	f102 0203 	add.w	r2, r2, #3
 8003320:	f04f 001f 	mov.w	r0, #31
 8003324:	fa00 f202 	lsl.w	r2, r0, r2
 8003328:	ea6f 0202 	mvn.w	r2, r2
 800332c:	400a      	ands	r2, r1
 800332e:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	687a      	ldr	r2, [r7, #4]
 8003336:	6852      	ldr	r2, [r2, #4]
 8003338:	6951      	ldr	r1, [r2, #20]
 800333a:	78fa      	ldrb	r2, [r7, #3]
 800333c:	f002 001f 	and.w	r0, r2, #31
 8003340:	7bfa      	ldrb	r2, [r7, #15]
 8003342:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003346:	f102 0203 	add.w	r2, r2, #3
 800334a:	fa00 f202 	lsl.w	r2, r0, r2
 800334e:	430a      	orrs	r2, r1
 8003350:	615a      	str	r2, [r3, #20]
 8003352:	e05a      	b.n	800340a <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8003354:	7bfb      	ldrb	r3, [r7, #15]
 8003356:	2b07      	cmp	r3, #7
 8003358:	d92a      	bls.n	80033b0 <IO004_EnableOutputDriver+0x118>
 800335a:	7bfb      	ldrb	r3, [r7, #15]
 800335c:	2b0b      	cmp	r3, #11
 800335e:	d827      	bhi.n	80033b0 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8003360:	7bfb      	ldrb	r3, [r7, #15]
 8003362:	f1a3 0308 	sub.w	r3, r3, #8
 8003366:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	6852      	ldr	r2, [r2, #4]
 8003370:	6991      	ldr	r1, [r2, #24]
 8003372:	7bfa      	ldrb	r2, [r7, #15]
 8003374:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003378:	f102 0203 	add.w	r2, r2, #3
 800337c:	f04f 001f 	mov.w	r0, #31
 8003380:	fa00 f202 	lsl.w	r2, r0, r2
 8003384:	ea6f 0202 	mvn.w	r2, r2
 8003388:	400a      	ands	r2, r1
 800338a:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	6852      	ldr	r2, [r2, #4]
 8003394:	6991      	ldr	r1, [r2, #24]
 8003396:	78fa      	ldrb	r2, [r7, #3]
 8003398:	f002 001f 	and.w	r0, r2, #31
 800339c:	7bfa      	ldrb	r2, [r7, #15]
 800339e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80033a2:	f102 0203 	add.w	r2, r2, #3
 80033a6:	fa00 f202 	lsl.w	r2, r0, r2
 80033aa:	430a      	orrs	r2, r1
 80033ac:	619a      	str	r2, [r3, #24]
 80033ae:	e02c      	b.n	800340a <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 80033b0:	7bfb      	ldrb	r3, [r7, #15]
 80033b2:	2b0b      	cmp	r3, #11
 80033b4:	d929      	bls.n	800340a <IO004_EnableOutputDriver+0x172>
 80033b6:	7bfb      	ldrb	r3, [r7, #15]
 80033b8:	2b0f      	cmp	r3, #15
 80033ba:	d826      	bhi.n	800340a <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 80033bc:	7bfb      	ldrb	r3, [r7, #15]
 80033be:	f1a3 030c 	sub.w	r3, r3, #12
 80033c2:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	6852      	ldr	r2, [r2, #4]
 80033cc:	69d1      	ldr	r1, [r2, #28]
 80033ce:	7bfa      	ldrb	r2, [r7, #15]
 80033d0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80033d4:	f102 0203 	add.w	r2, r2, #3
 80033d8:	f04f 001f 	mov.w	r0, #31
 80033dc:	fa00 f202 	lsl.w	r2, r0, r2
 80033e0:	ea6f 0202 	mvn.w	r2, r2
 80033e4:	400a      	ands	r2, r1
 80033e6:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	6852      	ldr	r2, [r2, #4]
 80033f0:	69d1      	ldr	r1, [r2, #28]
 80033f2:	78fa      	ldrb	r2, [r7, #3]
 80033f4:	f002 001f 	and.w	r0, r2, #31
 80033f8:	7bfa      	ldrb	r2, [r7, #15]
 80033fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80033fe:	f102 0203 	add.w	r2, r2, #3
 8003402:	fa00 f202 	lsl.w	r2, r0, r2
 8003406:	430a      	orrs	r2, r1
 8003408:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 800340a:	f107 0714 	add.w	r7, r7, #20
 800340e:	46bd      	mov	sp, r7
 8003410:	bc80      	pop	{r7}
 8003412:	4770      	bx	lr

08003414 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f003 0307 	and.w	r3, r3, #7
 8003422:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003424:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003428:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8003430:	68ba      	ldr	r2, [r7, #8]
 8003432:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003436:	4013      	ands	r3, r2
 8003438:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8003444:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003448:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800344c:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800344e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003452:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003456:	68ba      	ldr	r2, [r7, #8]
 8003458:	60da      	str	r2, [r3, #12]
}
 800345a:	f107 0714 	add.w	r7, r7, #20
 800345e:	46bd      	mov	sp, r7
 8003460:	bc80      	pop	{r7}
 8003462:	4770      	bx	lr

08003464 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8003468:	f04f 0001 	mov.w	r0, #1
 800346c:	f7ff ffd2 	bl	8003414 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8003470:	f000 f872 	bl	8003558 <DAVE_MUX_PreInit>
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8003474:	f7ff fd2a 	bl	8002ecc <IO004_Init>
	 
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8003478:	f000 fb06 	bl	8003a88 <CLK001_Init>
	 
	//  Initialization of app 'CCU4GLOBAL'		     
	CCU4GLOBAL_Init();
 800347c:	f000 fb28 	bl	8003ad0 <CCU4GLOBAL_Init>
	 
	//  Initialization of app 'PWMSP001'		     
	PWMSP001_Init();
 8003480:	f7fe f84e 	bl	8001520 <PWMSP001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8003484:	f000 f808 	bl	8003498 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop

0800348c <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8003490:	f000 fafa 	bl	8003a88 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop

08003498 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT1->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x13U);                /*P1.0 : PORT1_IOCR0_PC0_PCR and PORT1_IOCR0_PC0_OE */					   
 800349c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80034a0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80034a4:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80034a8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80034ac:	6912      	ldr	r2, [r2, #16]
 80034ae:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 80034b2:	f042 0298 	orr.w	r2, r2, #152	; 0x98
 80034b6:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x13U);                /*P1.1 : PORT1_IOCR0_PC1_PCR and PORT1_IOCR0_PC1_OE */					   
 80034b8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80034bc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80034c0:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80034c4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80034c8:	6912      	ldr	r2, [r2, #16]
 80034ca:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 80034ce:	f442 4218 	orr.w	r2, r2, #38912	; 0x9800
 80034d2:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x13U);                /*P1.2 : PORT1_IOCR0_PC2_PCR and PORT1_IOCR0_PC2_OE */					   
 80034d4:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80034d8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80034dc:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80034e0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80034e4:	6912      	ldr	r2, [r2, #16]
 80034e6:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 80034ea:	f442 0218 	orr.w	r2, r2, #9961472	; 0x980000
 80034ee:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR0, PORT_IOCR_PC2_OE_Msk, PORT_IOCR_PC2_OE_Pos, PORT_IOCR_OE1);                /*    P2.2 : PORT2_IOCR0_PC2_OE */					   
 80034f0:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80034f4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80034f8:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80034fc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003500:	6912      	ldr	r2, [r2, #16]
 8003502:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003506:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR4, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P2.4 : PORT2_IOCR4_PC4_OE */					   
 8003508:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 800350c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003510:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8003514:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003518:	6952      	ldr	r2, [r2, #20]
 800351a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800351e:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT2->IOCR4, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P2.5 : PORT2_IOCR4_PC5_OE */					   
 8003520:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8003524:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003528:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 800352c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003530:	6952      	ldr	r2, [r2, #20]
 8003532:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003536:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT2->IOCR8, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P2.8 : PORT2_IOCR8_PC8_OE */					   
 8003538:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 800353c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003540:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8003544:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003548:	6992      	ldr	r2, [r2, #24]
 800354a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800354e:	619a      	str	r2, [r3, #24]
					      
}
 8003550:	46bd      	mov	sp, r7
 8003552:	bc80      	pop	{r7}
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop

08003558 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{        
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 800355c:	46bd      	mov	sp, r7
 800355e:	bc80      	pop	{r7}
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop

08003564 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 800356c:	f04f 0300 	mov.w	r3, #0
 8003570:	60fb      	str	r3, [r7, #12]
 8003572:	e007      	b.n	8003584 <CLK001_Delay+0x20>
 8003574:	bf00      	nop
 8003576:	bf00      	nop
 8003578:	bf00      	nop
 800357a:	bf00      	nop
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f103 0301 	add.w	r3, r3, #1
 8003582:	60fb      	str	r3, [r7, #12]
 8003584:	68fa      	ldr	r2, [r7, #12]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	429a      	cmp	r2, r3
 800358a:	d3f3      	bcc.n	8003574 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 800358c:	f107 0714 	add.w	r7, r7, #20
 8003590:	46bd      	mov	sp, r7
 8003592:	bc80      	pop	{r7}
 8003594:	4770      	bx	lr
 8003596:	bf00      	nop

08003598 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 800359e:	f04f 0301 	mov.w	r3, #1
 80035a2:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 80035a4:	f244 7310 	movw	r3, #18192	; 0x4710
 80035a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80035ac:	685a      	ldr	r2, [r3, #4]
 80035ae:	f04f 0302 	mov.w	r3, #2
 80035b2:	f2c0 0301 	movt	r3, #1
 80035b6:	4013      	ands	r3, r2
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d002      	beq.n	80035c2 <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 80035bc:	f04f 0300 	mov.w	r3, #0
 80035c0:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 80035c2:	687b      	ldr	r3, [r7, #4]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	f107 070c 	add.w	r7, r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bc80      	pop	{r7}
 80035ce:	4770      	bx	lr

080035d0 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80035d4:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80035d8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d10b      	bne.n	80035fe <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 80035e6:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80035ea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80035ee:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 80035f2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80035f6:	6852      	ldr	r2, [r2, #4]
 80035f8:	f042 0201 	orr.w	r2, r2, #1
 80035fc:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 80035fe:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003602:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00b      	beq.n	8003628 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8003610:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003614:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003618:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 800361c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003620:	6892      	ldr	r2, [r2, #8]
 8003622:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003626:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8003628:	f244 7310 	movw	r3, #18192	; 0x4710
 800362c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003630:	f244 7210 	movw	r2, #18192	; 0x4710
 8003634:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003638:	6852      	ldr	r2, [r2, #4]
 800363a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800363e:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8003640:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003644:	f7ff ff8e 	bl	8003564 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8003648:	f244 7310 	movw	r3, #18192	; 0x4710
 800364c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003650:	f244 7210 	movw	r2, #18192	; 0x4710
 8003654:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003658:	6852      	ldr	r2, [r2, #4]
 800365a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800365e:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop

08003664 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 800366a:	f04f 0301 	mov.w	r3, #1
 800366e:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8003670:	f244 7310 	movw	r3, #18192	; 0x4710
 8003674:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003678:	f244 7210 	movw	r2, #18192	; 0x4710
 800367c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003680:	6852      	ldr	r2, [r2, #4]
 8003682:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003686:	f022 0202 	bic.w	r2, r2, #2
 800368a:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 800368c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003690:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800369a:	2b00      	cmp	r3, #0
 800369c:	d054      	beq.n	8003748 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 800369e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80036a2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80036a6:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 80036aa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80036ae:	6852      	ldr	r2, [r2, #4]
 80036b0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80036b4:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 80036b6:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80036ba:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80036be:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 80036c2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80036c6:	6852      	ldr	r2, [r2, #4]
 80036c8:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80036cc:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 80036ce:	f244 7310 	movw	r3, #18192	; 0x4710
 80036d2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80036d6:	f244 7210 	movw	r2, #18192	; 0x4710
 80036da:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80036de:	68d2      	ldr	r2, [r2, #12]
 80036e0:	f022 0201 	bic.w	r2, r2, #1
 80036e4:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 80036e6:	f244 7310 	movw	r3, #18192	; 0x4710
 80036ea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80036ee:	f244 7210 	movw	r2, #18192	; 0x4710
 80036f2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80036f6:	6852      	ldr	r2, [r2, #4]
 80036f8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80036fc:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 80036fe:	f244 6350 	movw	r3, #18000	; 0x4650
 8003702:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8003704:	f04f 000a 	mov.w	r0, #10
 8003708:	f7ff ff2c 	bl	8003564 <CLK001_Delay>
        timeout_count--;
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003712:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8003714:	f244 7310 	movw	r3, #18192	; 0x4710
 8003718:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8003722:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003726:	d002      	beq.n	800372e <CLK001_SetMainPLLClkSrc+0xca>
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d1ea      	bne.n	8003704 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 800372e:	f244 7310 	movw	r3, #18192	; 0x4710
 8003732:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800373c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003740:	d002      	beq.n	8003748 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8003742:	f04f 0300 	mov.w	r3, #0
 8003746:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8003748:	687b      	ldr	r3, [r7, #4]
}
 800374a:	4618      	mov	r0, r3
 800374c:	f107 0708 	add.w	r7, r7, #8
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 800375a:	f04f 0301 	mov.w	r3, #1
 800375e:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8003760:	f244 7310 	movw	r3, #18192	; 0x4710
 8003764:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0304 	and.w	r3, r3, #4
 800376e:	2b00      	cmp	r3, #0
 8003770:	f040 8097 	bne.w	80038a2 <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8003774:	f240 0320 	movw	r3, #32
 8003778:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800377c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003780:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8003784:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8003786:	f240 0320 	movw	r3, #32
 800378a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	f649 7381 	movw	r3, #40833	; 0x9f81
 8003794:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8003798:	fba3 1302 	umull	r1, r3, r3, r2
 800379c:	ea4f 5353 	mov.w	r3, r3, lsr #21
 80037a0:	f103 32ff 	add.w	r2, r3, #4294967295
 80037a4:	f240 0324 	movw	r3, #36	; 0x24
 80037a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037ac:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 80037ae:	f244 7310 	movw	r3, #18192	; 0x4710
 80037b2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80037b6:	f244 7210 	movw	r2, #18192	; 0x4710
 80037ba:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80037be:	6852      	ldr	r2, [r2, #4]
 80037c0:	f042 0201 	orr.w	r2, r2, #1
 80037c4:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 80037c6:	f244 7310 	movw	r3, #18192	; 0x4710
 80037ca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80037ce:	f244 7210 	movw	r2, #18192	; 0x4710
 80037d2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80037d6:	6852      	ldr	r2, [r2, #4]
 80037d8:	f042 0210 	orr.w	r2, r2, #16
 80037dc:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80037de:	f244 7310 	movw	r3, #18192	; 0x4710
 80037e2:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 80037e6:	f240 0224 	movw	r2, #36	; 0x24
 80037ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80037ee:	6812      	ldr	r2, [r2, #0]
 80037f0:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80037f4:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80037f8:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80037fa:	f244 7310 	movw	r3, #18192	; 0x4710
 80037fe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003802:	f244 7210 	movw	r2, #18192	; 0x4710
 8003806:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800380a:	6852      	ldr	r2, [r2, #4]
 800380c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003810:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8003812:	f244 7310 	movw	r3, #18192	; 0x4710
 8003816:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800381a:	f244 7210 	movw	r2, #18192	; 0x4710
 800381e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003822:	6852      	ldr	r2, [r2, #4]
 8003824:	f022 0210 	bic.w	r2, r2, #16
 8003828:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 800382a:	f244 7310 	movw	r3, #18192	; 0x4710
 800382e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003832:	f244 7210 	movw	r2, #18192	; 0x4710
 8003836:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800383a:	6852      	ldr	r2, [r2, #4]
 800383c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003840:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8003842:	f244 6350 	movw	r3, #18000	; 0x4650
 8003846:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8003848:	f04f 000a 	mov.w	r0, #10
 800384c:	f7ff fe8a 	bl	8003564 <CLK001_Delay>
        timeout_count--;
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	f103 33ff 	add.w	r3, r3, #4294967295
 8003856:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8003858:	f244 7310 	movw	r3, #18192	; 0x4710
 800385c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8003866:	2b00      	cmp	r3, #0
 8003868:	d102      	bne.n	8003870 <CLK001_ConfigMainPLL+0x11c>
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d1eb      	bne.n	8003848 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8003870:	f244 7310 	movw	r3, #18192	; 0x4710
 8003874:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0304 	and.w	r3, r3, #4
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00c      	beq.n	800389c <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003882:	f244 7310 	movw	r3, #18192	; 0x4710
 8003886:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800388a:	f244 7210 	movw	r2, #18192	; 0x4710
 800388e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003892:	6852      	ldr	r2, [r2, #4]
 8003894:	f022 0201 	bic.w	r2, r2, #1
 8003898:	605a      	str	r2, [r3, #4]
 800389a:	e002      	b.n	80038a2 <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 800389c:	f04f 0300 	mov.w	r3, #0
 80038a0:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 80038a2:	687b      	ldr	r3, [r7, #4]
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	f107 0708 	add.w	r7, r7, #8
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop

080038b0 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 80038b6:	f04f 0301 	mov.w	r3, #1
 80038ba:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80038bc:	f244 7310 	movw	r3, #18192	; 0x4710
 80038c0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80038c4:	f244 7210 	movw	r2, #18192	; 0x4710
 80038c8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80038cc:	6852      	ldr	r2, [r2, #4]
 80038ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038d2:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 80038d4:	f240 0320 	movw	r3, #32
 80038d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038dc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80038e0:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 80038e4:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 80038e6:	f04f 0064 	mov.w	r0, #100	; 0x64
 80038ea:	f7ff fe3b 	bl	8003564 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 80038ee:	f240 0320 	movw	r3, #32
 80038f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80038fc:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8003900:	f2c0 131e 	movt	r3, #286	; 0x11e
 8003904:	fba3 1302 	umull	r1, r3, r3, r2
 8003908:	ea4f 2393 	mov.w	r3, r3, lsr #10
 800390c:	f103 32ff 	add.w	r2, r3, #4294967295
 8003910:	f240 0324 	movw	r3, #36	; 0x24
 8003914:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003918:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 800391a:	f244 7310 	movw	r3, #18192	; 0x4710
 800391e:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 8003922:	f240 0224 	movw	r2, #36	; 0x24
 8003926:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800392a:	6812      	ldr	r2, [r2, #0]
 800392c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8003930:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8003934:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8003936:	f04f 0064 	mov.w	r0, #100	; 0x64
 800393a:	f7ff fe13 	bl	8003564 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 800393e:	f240 0320 	movw	r3, #32
 8003942:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 800394c:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8003950:	f2c0 03be 	movt	r3, #190	; 0xbe
 8003954:	fba3 1302 	umull	r1, r3, r3, r2
 8003958:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800395c:	f103 32ff 	add.w	r2, r3, #4294967295
 8003960:	f240 0324 	movw	r3, #36	; 0x24
 8003964:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003968:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 800396a:	f244 7310 	movw	r3, #18192	; 0x4710
 800396e:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 8003972:	f240 0224 	movw	r2, #36	; 0x24
 8003976:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800397a:	6812      	ldr	r2, [r2, #0]
 800397c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8003980:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8003984:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8003986:	f04f 0096 	mov.w	r0, #150	; 0x96
 800398a:	f7ff fdeb 	bl	8003564 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 800398e:	f244 7310 	movw	r3, #18192	; 0x4710
 8003992:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003996:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 800399a:	f2c0 0203 	movt	r2, #3
 800399e:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 80039a0:	f244 7310 	movw	r3, #18192	; 0x4710
 80039a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80039ae:	ea4f 6313 	mov.w	r3, r3, lsr #24
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d11e      	bne.n	80039f4 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 80039b6:	f244 7310 	movw	r3, #18192	; 0x4710
 80039ba:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80039c4:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 80039c8:	2b27      	cmp	r3, #39	; 0x27
 80039ca:	d113      	bne.n	80039f4 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 80039cc:	f244 7310 	movw	r3, #18192	; 0x4710
 80039d0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10a      	bne.n	80039f4 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 80039de:	f244 7310 	movw	r3, #18192	; 0x4710
 80039e2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80039ec:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 80039f0:	2b03      	cmp	r3, #3
 80039f2:	d002      	beq.n	80039fa <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 80039f4:	f04f 0300 	mov.w	r3, #0
 80039f8:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 80039fa:	f244 1360 	movw	r3, #16736	; 0x4160
 80039fe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003a02:	f04f 0205 	mov.w	r2, #5
 8003a06:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8003a08:	687b      	ldr	r3, [r7, #4]
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f107 0708 	add.w	r7, r7, #8
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8003a1a:	f04f 0301 	mov.w	r3, #1
 8003a1e:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8003a20:	f7ff fdd6 	bl	80035d0 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8003a24:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003a28:	f7ff fd9c 	bl	8003564 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8003a2c:	f7ff fe1a 	bl	8003664 <CLK001_SetMainPLLClkSrc>
 8003a30:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8003a32:	f7ff fe8f 	bl	8003754 <CLK001_ConfigMainPLL>
 8003a36:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8003a38:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003a3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003a40:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8003a44:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003a48:	68d2      	ldr	r2, [r2, #12]
 8003a4a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003a4e:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8003a50:	f7ff ff2e 	bl	80038b0 <CLK001_FreqStepupMainPLL>
 8003a54:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8003a56:	687b      	ldr	r3, [r7, #4]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f107 0708 	add.w	r7, r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop

08003a64 <CLK001_CCUClk_Init>:
  * @brief  Function to enable the CCU4 and CCU8 clock 
  * @note   -  
  * @param  None
  * @retval None
  */
  static void CLK001_CCUClk_Init(void){
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  /* Enable CCU Clock */
  SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_CCUCEN_Msk;
 8003a68:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003a6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003a70:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8003a74:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003a78:	6852      	ldr	r2, [r2, #4]
 8003a7a:	f042 0210 	orr.w	r2, r2, #16
 8003a7e:	605a      	str	r2, [r3, #4]
}
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bc80      	pop	{r7}
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop

08003a88 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 8003a8e:	f04f 0300 	mov.w	r3, #0
 8003a92:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 8003a94:	f7ff fd80 	bl	8003598 <CLK001_SysClk_Valid>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d105      	bne.n	8003aaa <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 8003a9e:	f7ff ffb9 	bl	8003a14 <CLK001_SysClk_Init>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	607b      	str	r3, [r7, #4]
  	CLK001_USBClk_Init();
  }
  #endif

  #ifdef CLK001_CCUCLK_EN
    if(SysClkinitialized == 1UL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d101      	bne.n	8003ab4 <CLK001_Init+0x2c>
    {
      /*  Function to enable the CCU Clock based on UI configuration */
      CLK001_CCUClk_Init();
 8003ab0:	f7ff ffd8 	bl	8003a64 <CLK001_CCUClk_Init>
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 8003ab4:	f7fc fcc8 	bl	8000448 <SystemCoreClockUpdate>
}
 8003ab8:	f107 0708 	add.w	r7, r7, #8
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 8003ac4:	f04f 0300 	mov.w	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bc80      	pop	{r7}
 8003ace:	4770      	bx	lr

08003ad0 <CCU4GLOBAL_Init>:
/**
 * @cond INTERNAL_DOCS
 */

void CCU4GLOBAL_Init(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
  static uint32_t CCU4InitCalled = (uint32_t)0U;
  uint32_t Count = 0U;
 8003ad6:	f04f 0300 	mov.w	r3, #0
 8003ada:	607b      	str	r3, [r7, #4]
  
  if(CCU4InitCalled == (uint32_t)0U)
 8003adc:	f240 0328 	movw	r3, #40	; 0x28
 8003ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d11b      	bne.n	8003b22 <CCU4GLOBAL_Init+0x52>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
 8003aea:	f04f 0300 	mov.w	r3, #0
 8003aee:	607b      	str	r3, [r7, #4]
 8003af0:	e00d      	b.n	8003b0e <CCU4GLOBAL_Init+0x3e>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
 8003af2:	f240 0304 	movw	r3, #4
 8003af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b00:	4618      	mov	r0, r3
 8003b02:	f000 f813 	bl	8003b2c <CCU4Global_lInit>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f103 0301 	add.w	r3, r3, #1
 8003b0c:	607b      	str	r3, [r7, #4]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d0ee      	beq.n	8003af2 <CCU4GLOBAL_Init+0x22>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
    }

    CCU4InitCalled = (uint32_t)1;
 8003b14:	f240 0328 	movw	r3, #40	; 0x28
 8003b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b1c:	f04f 0201 	mov.w	r2, #1
 8003b20:	601a      	str	r2, [r3, #0]
  }
}
 8003b22:	f107 0708 	add.w	r7, r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop

08003b2c <CCU4Global_lInit>:

static void CCU4Global_lInit(const CCU4Global_HandleType * Handle)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
	#endif
	
	#if (UC_FAMILY == XMC4)
		/* Deassert the peripheral */
		/*This is applicable for XMC4500, XMC4400 and XMC4200 Devices*/
		RESET001_DeassertReset(Handle->PeripheralReset);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7fd fc5f 	bl	80013fc <RESET001_DeassertReset>
	#endif    

		
    /* Sets Run bit of the Prescalar */
    SET_BIT(Handle->CC4yKernRegsPtr->GIDLC,CCU4_GIDLC_SPRB_Pos);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	6812      	ldr	r2, [r2, #0]
 8003b46:	68d2      	ldr	r2, [r2, #12]
 8003b48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b4c:	60da      	str	r2, [r3, #12]

}
 8003b4e:	f107 0708 	add.w	r7, r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop

08003b58 <__libc_init_array>:
 8003b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b5a:	4f20      	ldr	r7, [pc, #128]	; (8003bdc <__libc_init_array+0x84>)
 8003b5c:	4c20      	ldr	r4, [pc, #128]	; (8003be0 <__libc_init_array+0x88>)
 8003b5e:	1b38      	subs	r0, r7, r4
 8003b60:	1087      	asrs	r7, r0, #2
 8003b62:	d017      	beq.n	8003b94 <__libc_init_array+0x3c>
 8003b64:	1e7a      	subs	r2, r7, #1
 8003b66:	6823      	ldr	r3, [r4, #0]
 8003b68:	2501      	movs	r5, #1
 8003b6a:	f002 0601 	and.w	r6, r2, #1
 8003b6e:	4798      	blx	r3
 8003b70:	42af      	cmp	r7, r5
 8003b72:	d00f      	beq.n	8003b94 <__libc_init_array+0x3c>
 8003b74:	b12e      	cbz	r6, 8003b82 <__libc_init_array+0x2a>
 8003b76:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8003b7a:	2502      	movs	r5, #2
 8003b7c:	4788      	blx	r1
 8003b7e:	42af      	cmp	r7, r5
 8003b80:	d008      	beq.n	8003b94 <__libc_init_array+0x3c>
 8003b82:	6860      	ldr	r0, [r4, #4]
 8003b84:	4780      	blx	r0
 8003b86:	3502      	adds	r5, #2
 8003b88:	68a2      	ldr	r2, [r4, #8]
 8003b8a:	1d26      	adds	r6, r4, #4
 8003b8c:	4790      	blx	r2
 8003b8e:	3408      	adds	r4, #8
 8003b90:	42af      	cmp	r7, r5
 8003b92:	d1f6      	bne.n	8003b82 <__libc_init_array+0x2a>
 8003b94:	4f13      	ldr	r7, [pc, #76]	; (8003be4 <__libc_init_array+0x8c>)
 8003b96:	4c14      	ldr	r4, [pc, #80]	; (8003be8 <__libc_init_array+0x90>)
 8003b98:	f7fd fbf4 	bl	8001384 <_init>
 8003b9c:	1b3b      	subs	r3, r7, r4
 8003b9e:	109f      	asrs	r7, r3, #2
 8003ba0:	d018      	beq.n	8003bd4 <__libc_init_array+0x7c>
 8003ba2:	1e7d      	subs	r5, r7, #1
 8003ba4:	6821      	ldr	r1, [r4, #0]
 8003ba6:	f005 0601 	and.w	r6, r5, #1
 8003baa:	2501      	movs	r5, #1
 8003bac:	4788      	blx	r1
 8003bae:	42af      	cmp	r7, r5
 8003bb0:	d011      	beq.n	8003bd6 <__libc_init_array+0x7e>
 8003bb2:	b12e      	cbz	r6, 8003bc0 <__libc_init_array+0x68>
 8003bb4:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8003bb8:	2502      	movs	r5, #2
 8003bba:	4780      	blx	r0
 8003bbc:	42af      	cmp	r7, r5
 8003bbe:	d00b      	beq.n	8003bd8 <__libc_init_array+0x80>
 8003bc0:	6862      	ldr	r2, [r4, #4]
 8003bc2:	4790      	blx	r2
 8003bc4:	3502      	adds	r5, #2
 8003bc6:	68a3      	ldr	r3, [r4, #8]
 8003bc8:	1d26      	adds	r6, r4, #4
 8003bca:	4798      	blx	r3
 8003bcc:	3408      	adds	r4, #8
 8003bce:	42af      	cmp	r7, r5
 8003bd0:	d1f6      	bne.n	8003bc0 <__libc_init_array+0x68>
 8003bd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	08003bec 	.word	0x08003bec
 8003be0:	08003bec 	.word	0x08003bec
 8003be4:	08003bec 	.word	0x08003bec
 8003be8:	08003bec 	.word	0x08003bec
