\hypertarget{group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s}{}\section{U\+A\+RT Driver Enable Assertion Time L\+SB Position In C\+R1 Register}
\label{group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s}\index{U\+A\+R\+T Driver Enable Assertion Time L\+S\+B Position In C\+R1 Register@{U\+A\+R\+T Driver Enable Assertion Time L\+S\+B Position In C\+R1 Register}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s_ga90d12dcdf8fd18f3be92d9699abe02cd}{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+D\+E\+A\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+L\+S\+B\+\_\+\+P\+OS}~( 21\+U)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s_ga90d12dcdf8fd18f3be92d9699abe02cd}\label{group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s_ga90d12dcdf8fd18f3be92d9699abe02cd}} 
\index{U\+A\+R\+T Driver Enable Assertion Time L\+S\+B Position In C\+R1 Register@{U\+A\+R\+T Driver Enable Assertion Time L\+S\+B Position In C\+R1 Register}!U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+D\+E\+A\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+L\+S\+B\+\_\+\+P\+OS@{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+D\+E\+A\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+L\+S\+B\+\_\+\+P\+OS}}
\index{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+D\+E\+A\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+L\+S\+B\+\_\+\+P\+OS@{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+D\+E\+A\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+L\+S\+B\+\_\+\+P\+OS}!U\+A\+R\+T Driver Enable Assertion Time L\+S\+B Position In C\+R1 Register@{U\+A\+R\+T Driver Enable Assertion Time L\+S\+B Position In C\+R1 Register}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+D\+E\+A\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+L\+S\+B\+\_\+\+P\+OS}{UART\_CR1\_DEAT\_ADDRESS\_LSB\_POS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+D\+E\+A\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+L\+S\+B\+\_\+\+P\+OS~( 21\+U)}

U\+A\+RT Driver Enable assertion time L\+SB position in C\+R1 register 