#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 21 16:26:43 2025
# Process ID: 30940
# Current directory: C:/Users/User/Downloads/EE2026_proj/FDP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14016 C:\Users\User\Downloads\EE2026_proj\FDP\FDP.xpr
# Log file: C:/Users/User/Downloads/EE2026_proj/FDP/vivado.log
# Journal file: C:/Users/User/Downloads/EE2026_proj/FDP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Downloads/EE2026_proj/FDP/FDP.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/User/Downloads/FDP.xpr/FDP' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 808.785 ; gain = 138.910
update_compile_order -fileset sources_1
close [ open C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/binary_to_decimal_extractor.v w ]
add_files C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/binary_to_decimal_extractor.v
update_compile_order -fileset sources_1
close [ open C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fractional_part_decoder.v w ]
add_files C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fractional_part_decoder.v
update_compile_order -fileset sources_1
close [ open C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/display_character_encoder.v w ]
add_files C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/display_character_encoder.v
update_compile_order -fileset sources_1
close [ open C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fixedpoint_to_display_string.v w ]
add_files C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fixedpoint_to_display_string.v
update_compile_order -fileset sources_1
close [ open C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v w ]
add_files C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fixedpoint_to_display_string.v] -no_script -reset -force -quiet
remove_files  C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fixedpoint_to_display_string.v
file delete -force C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fixedpoint_to_display_string.v
export_ip_user_files -of_objects  [get_files C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fractional_part_decoder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/display_character_encoder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/binary_to_decimal_extractor.v] -no_script -reset -force -quiet
remove_files  {C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fractional_part_decoder.v C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/display_character_encoder.v C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/binary_to_decimal_extractor.v}
file delete -force C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fractional_part_decoder.v C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/display_character_encoder.v C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/binary_to_decimal_extractor.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v w ]
add_files -fileset sim_1 C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v
update_compile_order -fileset sim_1
set_property top tb_fp_to_string [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_to_string
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_to_string
Compiling module xil_defaultlib.tb_fp_to_string
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fp_to_string_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xsim.dir/tb_fp_to_string_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 21 17:05:38 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fp_to_string_behav -key {Behavioral:sim_1:Functional:tb_fp_to_string} -tclbatch {tb_fp_to_string.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fp_to_string.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fp_to_string_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 898.199 ; gain = 22.328
run 10 s
ERROR: Testbench timeout!
$finish called at time : 100 us : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 142
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 s
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
ERROR: Testbench timeout!
$finish called at time : 100 us : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 142
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 s
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
ERROR: Testbench timeout!
$finish called at time : 100 us : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 142
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fp_to_string_behav -key {Behavioral:sim_1:Functional:tb_fp_to_string} -tclbatch {tb_fp_to_string.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fp_to_string.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fp_to_string_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50000ns
/run 50000ns
invalid command name "/run"
run 50000ns
ERROR: Testbench timeout!
$finish called at time : 100 us : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 142
run 50000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
ERROR: Testbench timeout!
$finish called at time : 100 us : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 142
add_wave /tb_fp_to_string/*
/tb_fp_to_string/clk /tb_fp_to_string/start_conversion /tb_fp_to_string/fp_value /tb_fp_to_string/conversion_done /tb_fp_to_string/result
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
run 50us
ERROR: Testbench timeout!
$finish called at time : 100 us : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 142
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
add_wave /tb_fp_to_string/uut/state
/tb_fp_to_string/uut/state
add_wave /tb_fp_to_string/uut/phase
/tb_fp_to_string/uut/phase
add_wave /tb_fp_to_string/uut/pos
/tb_fp_to_string/uut/pos
add_wave /tb_fp_to_string/uut/digit_lim
/tb_fp_to_string/uut/digit_lim
add_wave /tb_fp_to_string/uut/work_reg
/tb_fp_to_string/uut/work_reg
add_wave /tb_fp_to_string/uut/conversion_done
/tb_fp_to_string/uut/conversion_done
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
run 50us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_to_string
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_to_string
Compiling module xil_defaultlib.tb_fp_to_string
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fp_to_string_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fp_to_string_behav -key {Behavioral:sim_1:Functional:tb_fp_to_string} -tclbatch {tb_fp_to_string.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fp_to_string.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "?.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "0.107?  "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fp_to_string_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave /tb_fp_to_string/uut/state
/tb_fp_to_string/uut/state
add_wave /tb_fp_to_string/uut/phase
/tb_fp_to_string/uut/phase
add_wave /tb_fp_to_string/uut/pos
/tb_fp_to_string/uut/pos
add_wave /tb_fp_to_string/uut/digit_lim
/tb_fp_to_string/uut/digit_lim
add_wave /tb_fp_to_string/uut/work_reg
/tb_fp_to_string/uut/work_reg
add_wave /tb_fp_to_string/uut/conversion_done
/tb_fp_to_string/uut/conversion_done
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "?.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "0.107?  "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "16?8-.00"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.0411  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "4?.0281 "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "2?.07.9 "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "7?.8?.09"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-01.0000"

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.0411 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-7?.80.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "?.0092  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "6.0009  "

=== Testbench Complete ===
$finish called at time : 3895 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "?.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "0.107?  "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "16?8-.00"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.0411  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "4?.0281 "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "2?.07.9 "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "7?.8?.09"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-01.0000"

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.0411 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-7?.80.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "?.0092  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "6.0009  "

=== Testbench Complete ===
$finish called at time : 3895 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "?.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "0.107?  "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "16?8-.00"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.0411  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "4?.0281 "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "2?.07.9 "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "7?.8?.09"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-01.0000"

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.0411 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-7?.80.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "?.0092  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "6.0009  "

=== Testbench Complete ===
$finish called at time : 3895 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "?.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "0.107?  "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "16?8-.00"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.0411  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "4?.0281 "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "2?.07.9 "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "7?.8?.09"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-01.0000"

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.0411 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-7?.80.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "?.0092  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "6.0009  "

=== Testbench Complete ===
$finish called at time : 3895 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "?.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "0.107?  "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "16?8-.00"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.0411  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "4?.0281 "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "2?.07.9 "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "7?.8?.09"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-01.0000"

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.0411 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-7?.80.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "?.0092  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "6.0009  "

=== Testbench Complete ===
$finish called at time : 3895 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "?.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "0.107?  "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "16?8-.00"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.0411  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "4?.0281 "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "2?.07.9 "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "7?.8?.09"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-01.0000"

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.0411 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-7?.80.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "?.0092  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "6.0009  "

=== Testbench Complete ===
$finish called at time : 3895 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "?.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "0.107?  "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "16?8-.00"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.0411  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "4?.0281 "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "2?.07.9 "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "7?.8?.09"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-01.0000"

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.0411 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-7?.80.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "?.0092  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "6.0009  "

=== Testbench Complete ===
$finish called at time : 3895 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "?.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "0.107?  "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "16?8-.00"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.0411  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "4?.0281 "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "2?.07.9 "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "7?.8?.09"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-01.0000"

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.0411 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-7?.80.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "?.0092  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "6.0009  "

=== Testbench Complete ===
$finish called at time : 3895 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
restart
INFO: [Simtcl 6-17] Simulation restarted
update_compile_order -fileset sim_1
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "?.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "0.107?  "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "16?8-.00"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.0411  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "4?.0281 "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "2?.07.9 "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "7?.8?.09"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-01.0000"

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.0411 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-7?.80.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "?.0092  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "6.0009  "

=== Testbench Complete ===
$finish called at time : 3895 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "?.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "0.107?  "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "16?8-.00"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.0411  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "4?.0281 "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "2?.07.9 "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "7?.8?.09"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-01.0000"

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.0411 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-7?.80.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "?.0092  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "6.0009  "

=== Testbench Complete ===
$finish called at time : 3895 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Student' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_Student_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/imports/Desktop/Oled_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/imports/Desktop/Oled_Display.v:105]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/imports/Desktop/Oled_Display.v:107]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/imports/Desktop/Oled_Display.v:109]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/imports/Desktop/Oled_Display.v:110]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/imports/Desktop/Oled_Display.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Top_Student.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Student
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Top_Student_behav xil_defaultlib.Top_Student xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port DIVISOR [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Debouncer.v:31]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Top_Student.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port flag [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Top_Student.v:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port flag [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Top_Student.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 23 for port DIVISOR [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Top_Student.v:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 23 for port DIVISOR [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Top_Student.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 23 for port DIVISOR [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Top_Student.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divisor
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Oled_Display_default
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.Top_Student
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Student_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xsim.dir/Top_Student_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 21 18:22:13 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Student_behav -key {Behavioral:sim_1:Functional:Top_Student} -tclbatch {Top_Student.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Top_Student.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Student_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 930.297 ; gain = 16.613
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Student' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_Student_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Top_Student_behav xil_defaultlib.Top_Student xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port DIVISOR [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Debouncer.v:31]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Top_Student.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port flag [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Top_Student.v:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port flag [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Top_Student.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 23 for port DIVISOR [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Top_Student.v:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 23 for port DIVISOR [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Top_Student.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 23 for port DIVISOR [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/Top_Student.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Student_behav -key {Behavioral:sim_1:Functional:Top_Student} -tclbatch {Top_Student.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Top_Student.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Student_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:Top_Student' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Student' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj Top_Student_vlog.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top tb_arithmetic_bcd_to_fp_input_system [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top tb_fp_to_string_sequential [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top tb_arithmetic_bcd_to_fp_input_system [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arithmetic_bcd_to_fp_input_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arithmetic_bcd_to_fp_input_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_fp_input_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/circular_digit_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horner_fixedpoint_evaluator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_arithmetic_bcd_to_fp_input_system
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_arithmetic_bcd_to_fp_input_system_behav xil_defaultlib.tb_arithmetic_bcd_to_fp_input_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.digit_manager
Compiling module xil_defaultlib.horner_fixedpoint_evaluator
Compiling module xil_defaultlib.bcd_to_fp_input_system
Compiling module xil_defaultlib.tb_arithmetic_bcd_to_fp_input_sy...
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arithmetic_bcd_to_fp_input_system_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xsim.dir/tb_arithmetic_bcd_to_fp_input_system_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 21 18:26:30 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arithmetic_bcd_to_fp_input_system_behav -key {Behavioral:sim_1:Functional:tb_arithmetic_bcd_to_fp_input_system} -tclbatch {tb_arithmetic_bcd_to_fp_input_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arithmetic_bcd_to_fp_input_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Testbench for arithmetic_bcd_to_fp_input_system
=================================================================

TEST 1: Enter integer 12
-----------------------------------------------------------------
  ? Conversion completed at time 245000
  Expected: 12.000000
  Actual:   12.000000
  FP Value: 0x000c0000 (786432)
  ? PASS - Within tolerance

TEST 2: Enter decimal 3.14
-----------------------------------------------------------------
  ? Conversion completed at time 575000
  Expected: 3.140000
  Actual:   3.139984
  FP Value: 0x000323d6 (205782)
  ? PASS - Within tolerance

TEST 3: Enter negative number -5
-----------------------------------------------------------------
  ? Conversion completed at time 815000
  Expected: -5.000000
  Actual:   -5.000000
  FP Value: 0xfffb0000 (-327680)
  ? PASS - Within tolerance

TEST 4: Enter negative decimal -12.5
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arithmetic_bcd_to_fp_input_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 935.477 ; gain = 0.000
set_property top tb_fp_to_string [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_to_string
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <fp_to_string_sequential> not found while processing module instance <uut> [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_to_string
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_to_string
Compiling module xil_defaultlib.tb_fp_to_string
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fp_to_string_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fp_to_string_behav -key {Behavioral:sim_1:Functional:tb_fp_to_string} -tclbatch {tb_fp_to_string.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fp_to_string.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "0.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "10.0000 "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fp_to_string_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "0.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "10.0000 "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "123.0000"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.4999  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "2.2499  "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "3.7999  "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "32767.99"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-1.0000 "

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.4999 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-32768.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "0.0998  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "0.0098  "

=== Testbench Complete ===
$finish called at time : 3405 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "0.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "10.0000 "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "123.0000"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.4999  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "2.2499  "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "3.7999  "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "32767.99"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-1.0000 "

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.4999 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-32768.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "0.0998  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "0.0098  "

=== Testbench Complete ===
$finish called at time : 3405 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_to_string
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_to_string
Compiling module xil_defaultlib.tb_fp_to_string
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fp_to_string_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fp_to_string_behav -key {Behavioral:sim_1:Functional:tb_fp_to_string} -tclbatch {tb_fp_to_string.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fp_to_string.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "0.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "10.0000 "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fp_to_string_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "0.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "10.0000 "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "123.0000"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.4999  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "2.2499  "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "3.7999  "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "32767.99"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-1.0000 "

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.4999 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-32768.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "0.0998  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "0.0098  "

=== Testbench Complete ===
$finish called at time : 3405 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_to_string
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port result on this module [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v:37]
ERROR: [VRFC 10-426] cannot find port conversion_done on this module [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v:36]
ERROR: [VRFC 10-426] cannot find port start_conversion on this module [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_to_string
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port result on this module [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v:37]
ERROR: [VRFC 10-426] cannot find port conversion_done on this module [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v:36]
ERROR: [VRFC 10-426] cannot find port start_conversion on this module [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
ERROR: [VRFC 10-91] done is not declared [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:58]
ERROR: [VRFC 10-91] str_out is not declared [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:59]
ERROR: [VRFC 10-91] done is not declared [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:65]
ERROR: [VRFC 10-91] start is not declared [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:66]
ERROR: [VRFC 10-91] str_out is not declared [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:136]
ERROR: [VRFC 10-91] done is not declared [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:141]
ERROR: [VRFC 10-91] done is not declared [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:146]
ERROR: [VRFC 10-91] start is not declared [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:147]
ERROR: [VRFC 10-2787] module fp_to_string ignored due to previous errors [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_to_string
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 64 for port result [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_to_string
Compiling module xil_defaultlib.tb_fp_to_string
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fp_to_string_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fp_to_string_behav -key {Behavioral:sim_1:Functional:tb_fp_to_string} -tclbatch {tb_fp_to_string.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fp_to_string.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "?30??30?"

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "?30??30?"

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "?30??30?"

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "?30??30?"

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "-?0??30?"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "-?0??30?"

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "?????30?"

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "?????30?"

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "-???.???"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-???.???"

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "?30??30?"

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "?30??30?"

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-?0??30?"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "-?0??30?"

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "?30?.???"

=== Testbench Complete ===
$finish called at time : 445 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fp_to_string_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 940.969 ; gain = 3.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_to_string
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_to_string
Compiling module xil_defaultlib.tb_fp_to_string
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fp_to_string_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fp_to_string_behav -key {Behavioral:sim_1:Functional:tb_fp_to_string} -tclbatch {tb_fp_to_string.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fp_to_string.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "0.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "?.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "?0.0000 "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fp_to_string_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "0.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "?.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "?0.0000 "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "-00.0000"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.5000  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "2.2500  "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "3.8000  "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "?0000.99"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-1.0000 "

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.5000 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-00000.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "0.0999  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "0.0099  "

=== Testbench Complete ===
$finish called at time : 3735 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:84]
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:95]
ERROR: [VRFC 10-2787] module fp_to_string ignored due to previous errors [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_to_string
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_to_string
Compiling module xil_defaultlib.tb_fp_to_string
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fp_to_string_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fp_to_string_behav -key {Behavioral:sim_1:Functional:tb_fp_to_string} -tclbatch {tb_fp_to_string.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fp_to_string.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "?????.??"

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "?????.??"

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "?????.??"

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "?????.??"

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "?????.??"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "?????.??"

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "?????.??"

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "?????.??"

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "?????.??"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "?????.??"

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "?????.??"

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "?????.??"

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "?????.??"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "?????.??"

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "?????.??"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fp_to_string_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_to_string
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_to_string
Compiling module xil_defaultlib.tb_fp_to_string
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fp_to_string_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fp_to_string_behav -key {Behavioral:sim_1:Functional:tb_fp_to_string} -tclbatch {tb_fp_to_string.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fp_to_string.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "0.000?  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.000?  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.000?  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "10.00?? "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fp_to_string_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "0.000?  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.000?  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.000?  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "10.00?? "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "123.0???"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.0000  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "2.5000  "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "3.0000  "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "32767.??"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-1.0009 "

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0009 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.0009 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-32768.?"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "0.9990  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "0.0990  "

=== Testbench Complete ===
$finish called at time : 3735 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:140]
ERROR: [VRFC 10-2787] module fp_to_string ignored due to previous errors [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:140]
ERROR: [VRFC 10-2787] module fp_to_string ignored due to previous errors [C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_to_string
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_to_string
Compiling module xil_defaultlib.tb_fp_to_string
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fp_to_string_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fp_to_string_behav -key {Behavioral:sim_1:Functional:tb_fp_to_string} -tclbatch {tb_fp_to_string.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fp_to_string.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "0.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "10.0000 "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fp_to_string_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "0.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "10.0000 "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
Result: "123.0000"

--- Test:              1.5 ---
Input Q16.16: 0x00018000 (1.500000)
Result: "1.5000  "

--- Test:             2.25 ---
Input Q16.16: 0x00024000 (2.250000)
Result: "2.2500  "

--- Test:     3.8 (approx) ---
Input Q16.16: 0x0003cccd (3.800003)
Result: "3.8000  "

--- Test:     Max positive ---
Input Q16.16: 0x7fffffff (32767.999985)
Result: "32767.99"

--- Test: ative one (-1.0) ---
Input Q16.16: 0xffff0000 (-1.000000)
Result: "-1.0000 "

--- Test: tive five (-5.0) ---
Input Q16.16: 0xfffb0000 (-5.000000)
Result: "-5.0000 "

--- Test: ative 1.5 (-1.5) ---
Input Q16.16: 0xfffe8000 (-1.500000)
Result: "-1.5000 "

--- Test:     Min negative ---
Input Q16.16: 0x80000000 (-32768.000000)
Result: "-32768.0"

--- Test: l fraction (0.1) ---
Input Q16.16: 0x00001999 (0.099991)
Result: "0.0999  "

--- Test:  fraction (0.01) ---
Input Q16.16: 0x0000028f (0.009995)
Result: "0.0099  "

=== Testbench Complete ===
$finish called at time : 3735 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" Line 135
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fp_to_string' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fp_to_string_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sources_1/new/fp_to_string.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_to_string
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_fp_to_string_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_to_string
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_to_string_behav xil_defaultlib.tb_fp_to_string xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_to_string
Compiling module xil_defaultlib.tb_fp_to_string
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fp_to_string_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fp_to_string_behav -key {Behavioral:sim_1:Functional:tb_fp_to_string} -tclbatch {tb_fp_to_string.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fp_to_string.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== FP to String Sequential Testbench ===

--- Test:             Zero ---
Input Q16.16: 0x00000000 (0.000000)
Result: "0.0000  "

--- Test:        One (1.0) ---
Input Q16.16: 0x00010000 (1.000000)
Result: "1.0000  "

--- Test:       Five (5.0) ---
Input Q16.16: 0x00050000 (5.000000)
Result: "5.0000  "

--- Test:       Ten (10.0) ---
Input Q16.16: 0x000a0000 (10.000000)
Result: "10.0000 "

--- Test:      123 (123.0) ---
Input Q16.16: 0x007b0000 (123.000000)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fp_to_string_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top tb_arithmetic_bcd_to_fp_input_system [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arithmetic_bcd_to_fp_input_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arithmetic_bcd_to_fp_input_system_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_arithmetic_bcd_to_fp_input_system_behav xil_defaultlib.tb_arithmetic_bcd_to_fp_input_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arithmetic_bcd_to_fp_input_system_behav -key {Behavioral:sim_1:Functional:tb_arithmetic_bcd_to_fp_input_system} -tclbatch {tb_arithmetic_bcd_to_fp_input_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arithmetic_bcd_to_fp_input_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Testbench for arithmetic_bcd_to_fp_input_system
=================================================================

TEST 1: Enter integer 12
-----------------------------------------------------------------
  ? Conversion completed at time 245000
  Expected: 12.000000
  Actual:   12.000000
  FP Value: 0x000c0000 (786432)
  ? PASS - Within tolerance

TEST 2: Enter decimal 3.14
-----------------------------------------------------------------
  ? Conversion completed at time 575000
  Expected: 3.140000
  Actual:   3.139984
  FP Value: 0x000323d6 (205782)
  ? PASS - Within tolerance

TEST 3: Enter negative number -5
-----------------------------------------------------------------
  ? Conversion completed at time 815000
  Expected: -5.000000
  Actual:   -5.000000
  FP Value: 0xfffb0000 (-327680)
  ? PASS - Within tolerance

TEST 4: Enter negative decimal -12.5
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arithmetic_bcd_to_fp_input_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
=================================================================
Testbench for arithmetic_bcd_to_fp_input_system
=================================================================

TEST 1: Enter integer 12
-----------------------------------------------------------------
  ? Conversion completed at time 245000
  Expected: 12.000000
  Actual:   12.000000
  FP Value: 0x000c0000 (786432)
  ? PASS - Within tolerance

TEST 2: Enter decimal 3.14
-----------------------------------------------------------------
  ? Conversion completed at time 575000
  Expected: 3.140000
  Actual:   3.139984
  FP Value: 0x000323d6 (205782)
  ? PASS - Within tolerance

TEST 3: Enter negative number -5
-----------------------------------------------------------------
  ? Conversion completed at time 815000
  Expected: -5.000000
  Actual:   -5.000000
  FP Value: 0xfffb0000 (-327680)
  ? PASS - Within tolerance

TEST 4: Enter negative decimal -12.5
-----------------------------------------------------------------
  ? Conversion completed at time 1175000
  Expected: -12.500000
  Actual:   -12.500000
  FP Value: 0xfff38000 (-819200)
  ? PASS - Within tolerance

TEST 5: Test backspace (123 -> backspace -> 12)
-----------------------------------------------------------------
  Entered 123, now pressing backspace...
  ? Conversion completed at time 1485000
  Expected: 12.000000
  Actual:   12.000000
  FP Value: 0x000c0000 (786432)
  ? PASS - Within tolerance

TEST 6: Enter 0.5
-----------------------------------------------------------------
  ? Conversion completed at time 1775000
  Expected: 0.500000
  Actual:   0.500000
  FP Value: 0x00008000 (32768)
  ? PASS - Within tolerance

TEST 7: Enter large number 9999
-----------------------------------------------------------------
  ? Conversion completed at time 2105000
  Expected: 9999.000000
  Actual:   9999.000000
  FP Value: 0x270f0000 (655294464)
  ? PASS - Within tolerance

TEST 8: Enter 1.234
-----------------------------------------------------------------
  ? Conversion completed at time 2475000
  Expected: 1.234000
  Actual:   1.233994
  FP Value: 0x00013be7 (80871)
  ? PASS - Within tolerance

TEST 9: Enter .75 (leading decimal)
-----------------------------------------------------------------
  ? Conversion completed at time 2765000
  Expected: 0.750000
  Actual:   0.749985
  FP Value: 0x0000bfff (49151)
  ? PASS - Within tolerance

TEST 10: Verify has_decimal flag
-----------------------------------------------------------------
  ? has_decimal correctly 0 after digit
  ? has_decimal correctly 1 after decimal

=================================================================
TEST SUMMARY
=================================================================
Total Tests: 11
Passed:      11
Failed:      0

??? ALL TESTS PASSED! ???
=================================================================
$finish called at time : 3045 ns : File "C:/Users/User/Downloads/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v" Line 410
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 18:57:54 2025...
