static int F_1 ( struct V_1 * V_2 , struct V_3 * V_4 ,\r\nstruct V_5 * args )\r\n{\r\nstruct V_6 V_7 ;\r\nstruct V_6 V_8 ;\r\nstruct V_9 * V_10 = & V_2 -> V_11 ;\r\nT_1 V_12 = V_10 -> V_13 ;\r\nstruct V_14 * V_15 = & V_10 -> V_16 [ V_12 ] ;\r\nint V_17 ;\r\nint V_18 , V_19 ;\r\nunsigned long V_20 , V_21 ;\r\nint V_22 , V_23 , V_24 ;\r\nV_20 = V_25 + V_26 [ V_12 ] ;\r\nV_21 = V_20 + V_27 ;\r\nV_22 = V_23 = V_15 -> V_28 + V_15 -> V_29 ;\r\nif ( V_15 -> V_30 )\r\nV_20 += 720 * 16 ;\r\nif ( V_22 & 15 )\r\nV_22 = ( V_22 + 16 ) & ~ 15 ;\r\nif ( V_23 & 31 )\r\nV_23 = ( V_23 + 32 ) & ~ 31 ;\r\nV_24 = 720 * V_22 ;\r\nif ( V_4 -> V_31 || V_4 -> V_32 ) {\r\nF_2\r\n( L_1 ,\r\nV_4 -> V_31 , V_4 -> V_32 ) ;\r\nreturn - V_33 ;\r\n}\r\nF_3 ( & V_7 , ( unsigned long ) args -> V_34 , 720 * V_22 ) ;\r\nF_3 ( & V_8 , ( unsigned long ) args -> V_35 , 360 * V_23 ) ;\r\nV_18 = F_4 ( V_36 , V_36 -> V_37 ,\r\nV_7 . V_38 , V_7 . V_32 , 0 , 1 ,\r\n& V_4 -> V_39 [ 0 ] ) ;\r\nV_19 = 0 ;\r\nif ( V_18 == V_7 . V_32 ) {\r\nV_19 = F_4 ( V_36 , V_36 -> V_37 ,\r\nV_8 . V_38 , V_8 . V_32 , 0 , 1 ,\r\n& V_4 -> V_39 [ V_18 ] ) ;\r\n}\r\nif ( V_18 != V_7 . V_32 || V_19 != V_8 . V_32 ) {\r\nint V_40 = - V_41 ;\r\nif ( V_18 == V_7 . V_32 ) {\r\nF_2\r\n( L_2\r\nL_3 , V_19 , V_8 . V_32 ) ;\r\nif ( V_19 >= 0 ) {\r\nfor ( V_17 = 0 ; V_17 < V_19 ; V_17 ++ )\r\nF_5 ( V_4 -> V_39 [ V_18 + V_17 ] ) ;\r\nV_40 = - V_41 ;\r\n} else {\r\nV_40 = V_19 ;\r\n}\r\n} else {\r\nF_2\r\n( L_4\r\nL_3 , V_18 , V_7 . V_32 ) ;\r\n}\r\nif ( V_18 >= 0 ) {\r\nfor ( V_17 = 0 ; V_17 < V_18 ; V_17 ++ )\r\nF_5 ( V_4 -> V_39 [ V_17 ] ) ;\r\n} else {\r\nV_40 = V_18 ;\r\n}\r\nreturn V_40 ;\r\n}\r\nV_4 -> V_32 = V_18 + V_19 ;\r\nif ( F_6 ( V_4 , & V_8 , F_6 ( V_4 , & V_7 , 0 ) ) < 0 ) {\r\nF_2 ( L_5 ) ;\r\nfor ( V_17 = 0 ; V_17 < V_4 -> V_32 ; V_17 ++ ) {\r\nF_5 ( V_4 -> V_39 [ V_17 ] ) ;\r\n}\r\nV_4 -> V_32 = 0 ;\r\nreturn - V_42 ;\r\n}\r\nV_4 -> V_31 = F_7 ( V_2 -> V_43 , V_4 -> V_44 , V_4 -> V_32 , V_45 ) ;\r\nF_8 ( V_4 , V_20 , V_21 , V_24 ) ;\r\nif ( V_15 -> V_30 && V_10 -> V_46 ) {\r\nV_4 -> V_47 [ V_4 -> V_31 ] . V_48 = F_9 ( 720 * 16 ) ;\r\nV_4 -> V_47 [ V_4 -> V_31 ] . V_49 = F_9 ( V_10 -> V_46 ) ;\r\nV_4 -> V_47 [ V_4 -> V_31 ] . V_50 = F_9 ( V_25 + V_26 [ V_12 ] ) ;\r\nV_4 -> V_31 ++ ;\r\n}\r\nV_4 -> V_47 [ V_4 -> V_31 - 1 ] . V_48 |= F_9 ( 0x80000000 ) ;\r\nF_10 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nint F_11 ( struct V_1 * V_2 )\r\n{\r\nint V_17 , V_51 , V_52 ;\r\nfor ( V_17 = 0 , V_51 = 16 , V_52 = 4 ; V_17 < 16 ; V_17 ++ , V_51 += 24 , V_52 += 12 ) {\r\nif ( ( F_12 ( V_53 + V_51 ) != V_17 << 16 ) ||\r\n( F_12 ( V_54 + V_52 ) != V_17 << 16 ) ) {\r\nF_13 ( L_6 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_14 ( struct V_1 * V_2 , int V_55 , int V_56 , int V_57 )\r\n{\r\nT_2 V_17 , line ;\r\nif ( V_55 > - 1 ) {\r\nif ( V_55 > 4 )\r\nV_55 = 4 ;\r\nV_17 = V_53 + ( V_55 * 384 ) ;\r\nfor ( line = 0 ; line < 16 ; line ++ ) {\r\nF_15 ( F_12 ( V_17 ) , 0x02804 ) ;\r\nF_15 ( F_12 ( V_17 ) , 0x0281c ) ;\r\nV_17 += 4 ;\r\nF_15 ( F_12 ( V_17 ) , 0x02808 ) ;\r\nF_15 ( F_12 ( V_17 ) , 0x02820 ) ;\r\nV_17 += 4 ;\r\nF_15 ( F_12 ( V_17 ) , 0x0280c ) ;\r\nF_15 ( F_12 ( V_17 ) , 0x02824 ) ;\r\nV_17 += 4 ;\r\nF_15 ( F_12 ( V_17 ) , 0x02810 ) ;\r\nF_15 ( F_12 ( V_17 ) , 0x02828 ) ;\r\nV_17 += 4 ;\r\nF_15 ( F_12 ( V_17 ) , 0x02814 ) ;\r\nF_15 ( F_12 ( V_17 ) , 0x0282c ) ;\r\nV_17 += 8 ;\r\nF_15 ( 0 , 0x02818 ) ;\r\nF_15 ( 0 , 0x02830 ) ;\r\n}\r\nF_16 ( L_7 , V_55 ) ;\r\n}\r\nif ( V_56 > - 1 ) {\r\nif ( V_56 > 4 )\r\nV_56 = 4 ;\r\nV_17 = V_54 + ( V_56 * 192 ) ;\r\nfor ( line = 0 ; line < 16 ; line ++ ) {\r\nF_15 ( F_12 ( V_17 ) , 0x02900 ) ;\r\nV_17 += 4 ;\r\nF_15 ( F_12 ( V_17 ) , 0x02904 ) ;\r\nV_17 += 8 ;\r\nF_15 ( 0 , 0x02908 ) ;\r\n}\r\nF_16 ( L_8 , V_56 ) ;\r\n}\r\nif ( V_57 > - 1 ) {\r\nif ( V_57 > 4 )\r\nV_57 = 4 ;\r\nV_17 = V_54 + ( V_57 * 192 ) ;\r\nfor ( line = 0 ; line < 16 ; line ++ ) {\r\nF_15 ( F_12 ( V_17 ) , 0x0290c ) ;\r\nV_17 += 4 ;\r\nF_15 ( F_12 ( V_17 ) , 0x02910 ) ;\r\nV_17 += 8 ;\r\nF_15 ( 0 , 0x02914 ) ;\r\n}\r\nF_16 ( L_9 , V_57 ) ;\r\n}\r\n}\r\nstatic void F_17 ( struct V_1 * V_2 , struct V_14 * V_15 )\r\n{\r\nstruct V_9 * V_10 = & V_2 -> V_11 ;\r\nT_2 V_58 , V_59 , V_60 ;\r\nT_2 V_61 , V_62 , V_63 ;\r\nT_2 V_64 , V_65 , V_66 ;\r\nT_2 V_67 , V_68 , V_69 ;\r\nint V_70 ;\r\nint V_55 ;\r\nT_2 V_71 ;\r\nF_2\r\n( L_10 ,\r\nV_15 -> V_72 , V_15 -> V_73 , V_15 -> V_74 , V_15 -> V_75 , V_15 -> V_76 ) ;\r\nV_70 = V_15 -> V_73 + V_15 -> V_75 ;\r\nV_58 = V_15 -> V_74 ;\r\nV_59 = V_58 ;\r\nV_66 = V_15 -> V_76 ;\r\nV_67 = 0 ;\r\nif ( V_15 -> V_77 == 720 ) {\r\nif ( ( V_15 -> V_78 - V_15 -> V_79 > - 1 ) && ( V_15 -> V_78 - V_15 -> V_79 <= 40 ) && ( V_15 -> V_74 >= 680 ) )\r\nV_67 = 10 - ( V_15 -> V_78 - V_15 -> V_79 ) / 4 ;\r\nelse if ( ( V_15 -> V_78 - V_15 -> V_79 < 0 ) && ( V_15 -> V_78 - V_15 -> V_79 >= - 20 ) && ( V_15 -> V_74 >= 660 ) )\r\nV_67 = ( 10 + ( V_15 -> V_78 - V_15 -> V_79 ) / 2 ) ;\r\nif ( V_15 -> V_74 >= V_15 -> V_73 )\r\nV_67 = V_67 << 16 | V_67 ;\r\nelse\r\nV_67 = ( ( V_67 & ~ 1 ) << 15 ) | ( V_67 & ~ 1 ) ;\r\n}\r\nif ( V_15 -> V_74 < V_15 -> V_73 )\r\nV_67 = 0x000d000e - V_67 ;\r\nelse\r\nV_67 = 0x0012000e - V_67 ;\r\nV_69 = ( V_15 -> V_75 * ( ( V_15 -> V_74 << 21 ) / V_15 -> V_73 ) ) >> 19 ;\r\nif ( V_15 -> V_74 >= V_15 -> V_73 ) {\r\nV_70 &= ~ 1 ;\r\nV_71 = ( V_15 -> V_73 * 0x00200000 ) / ( V_15 -> V_74 ) ;\r\nif ( V_71 * V_15 -> V_74 != V_15 -> V_73 * 0x00200000 )\r\nV_71 ++ ;\r\nV_58 = ( V_58 << 16 ) | V_70 ;\r\nV_59 = ( V_59 << 16 ) | V_70 ;\r\nV_60 = V_71 >> 2 ;\r\nV_61 = V_71 >> 2 ;\r\nV_62 = V_71 ;\r\nV_63 = V_71 >> 1 ;\r\nV_64 = V_71 >> 1 ;\r\nif ( V_15 -> V_74 > V_15 -> V_73 )\r\nV_68 = ( ( V_15 -> V_74 - V_15 -> V_73 ) << 16 ) / ( V_15 -> V_73 << 14 ) ;\r\nelse\r\nV_68 = 0 ;\r\nV_67 += ( ( ( V_69 << 14 ) & 0xFFFF0000 ) | V_69 >> 2 ) + ( V_68 << 17 | V_68 ) ;\r\nV_65 = 0 ;\r\n} else if ( V_15 -> V_74 < V_15 -> V_73 / 2 ) {\r\nV_71 = ( V_15 -> V_73 * 0x00080000 ) / V_15 -> V_74 ;\r\nif ( V_71 * V_15 -> V_74 != V_15 -> V_73 * 0x00080000 )\r\nV_71 ++ ;\r\nV_58 = ( V_58 << 16 ) | V_70 ;\r\nV_59 = ( V_59 << 16 ) | V_70 ;\r\nV_60 = V_71 >> 2 ;\r\nV_61 = V_71 >> 1 ;\r\nV_62 = V_71 ;\r\nV_63 = V_71 >> 1 ;\r\nV_64 = V_71 >> 1 ;\r\nV_67 += ( ( V_69 << 15 ) & 0xFFFF0000 ) | V_69 ;\r\nV_67 += ( 5 - ( ( ( V_15 -> V_73 + V_15 -> V_73 / 2 ) - 1 ) / V_15 -> V_74 ) ) << 16 ;\r\nV_65 = 0x00000012 ;\r\n} else {\r\nV_71 = ( V_15 -> V_73 * 0x00100000 ) / V_15 -> V_74 ;\r\nif ( V_71 * V_15 -> V_74 != V_15 -> V_73 * 0x00100000 )\r\nV_71 ++ ;\r\nV_58 = ( V_58 << 16 ) | V_70 ;\r\nV_59 = ( V_59 << 16 ) | V_70 ;\r\nV_60 = V_71 >> 2 ;\r\nV_61 = V_71 >> 1 ;\r\nV_62 = V_71 ;\r\nV_63 = V_71 >> 1 ;\r\nV_64 = V_71 >> 1 ;\r\nV_67 += ( ( V_69 << 14 ) & 0xFFFF0000 ) | V_69 >> 1 ;\r\nV_67 += ( 5 - ( ( ( V_15 -> V_73 * 3 ) - 1 ) / V_15 -> V_74 ) ) << 16 ;\r\nV_65 = 0x00000001 ;\r\n}\r\nif ( V_15 -> V_73 == V_15 -> V_74 ) {\r\nV_55 = 0 ;\r\n} else {\r\nV_55 = ( ( V_15 -> V_73 << 16 ) / V_15 -> V_74 ) >> 15 ;\r\nV_55 = ( V_55 >> 1 ) + ( V_55 & 1 ) ;\r\nV_55 += ! V_55 ;\r\n}\r\nF_15 ( V_58 , 0x02834 ) ;\r\nF_15 ( V_59 , 0x02838 ) ;\r\nF_16 ( L_11 ,\r\nV_10 -> V_58 , V_58 , V_10 -> V_59 , V_59 ) ;\r\nF_15 ( V_60 , 0x0283c ) ;\r\nF_15 ( V_61 , 0x02844 ) ;\r\nF_16 ( L_12 ,\r\nV_10 -> V_60 , V_60 , V_10 -> V_61 , V_61 ) ;\r\nF_15 ( 0x00080514 , 0x02840 ) ;\r\nF_15 ( 0x00100514 , 0x02848 ) ;\r\nF_16 ( L_13 ,\r\nV_10 -> V_80 , 0x00080514 , V_10 -> V_81 , 0x00100514 ) ;\r\nF_15 ( V_62 , 0x02854 ) ;\r\nF_16 ( L_14 ,\r\nV_10 -> V_62 , V_62 ) ;\r\nF_15 ( V_63 , 0x0285c ) ;\r\nF_15 ( V_64 , 0x02864 ) ;\r\nF_16 ( L_15 ,\r\nV_10 -> V_63 , V_63 , V_10 -> V_64 , V_64 ) ;\r\nF_15 ( V_65 , 0x02874 ) ;\r\nF_16 ( L_16 ,\r\nV_10 -> V_65 , V_65 ) ;\r\nF_15 ( V_67 , 0x02870 ) ;\r\nF_16 ( L_17 ,\r\nV_10 -> V_67 , V_67 ) ;\r\nF_15 ( V_66 , 0x02890 ) ;\r\nF_16 ( L_18 ,\r\nV_10 -> V_66 , V_66 ) ;\r\nif ( V_55 != V_10 -> V_55 ) {\r\nF_14 ( V_2 , V_55 , - 1 , - 1 ) ;\r\nV_10 -> V_55 = V_55 ;\r\n}\r\n}\r\nstatic void F_18 ( struct V_1 * V_2 , struct V_14 * V_15 )\r\n{\r\nstruct V_9 * V_10 = & V_2 -> V_11 ;\r\nT_2 V_82 ;\r\nT_2 V_83 , V_84 , V_85 , V_86 ;\r\nT_2 V_87 , V_88 , V_89 ;\r\nT_2 V_90 , V_91 , V_92 ;\r\nT_2 V_93 , V_94 , V_95 , V_96 ;\r\nT_2 V_97 , V_98 , V_99 , V_100 ;\r\nT_2 V_101 ;\r\nT_2 V_102 , V_103 ;\r\nT_2 V_104 , V_105 ;\r\nT_2 V_106 , V_107 ;\r\nint V_56 , V_57 ;\r\nF_2\r\n( L_19 ,\r\nV_15 -> V_108 , V_15 -> V_28 , V_15 -> V_109 , V_15 -> V_29 , V_15 -> V_110 ) ;\r\nF_16 ( L_20 ,\r\nV_15 -> V_111 ? L_21 : L_22 ) ;\r\nF_16 ( L_23 ,\r\nV_15 -> V_112 ? L_21 : L_22 ) ;\r\nF_2 ( L_24 ,\r\nV_15 -> V_113 ? L_21 : L_22 ) ;\r\nif ( V_15 -> V_29 < 8 ) {\r\nV_105 = V_15 -> V_29 ;\r\nV_104 = 0 ;\r\n} else {\r\nV_105 = 8 ;\r\nV_104 = V_15 -> V_29 - 8 ;\r\n}\r\nV_103 = V_105 ;\r\nV_102 = V_104 ;\r\nif ( V_15 -> V_30 )\r\nV_103 += 16 ;\r\nif ( V_15 -> V_111 )\r\nV_83 = ( V_15 -> V_109 << 16 ) | ( V_15 -> V_28 + V_103 ) ;\r\nelse\r\nV_83 = ( V_15 -> V_109 << 16 ) | ( ( V_15 -> V_28 + V_103 ) << 1 ) ;\r\nif ( V_15 -> V_112 )\r\nV_84 = ( V_15 -> V_109 << 16 ) | ( ( V_15 -> V_28 + V_105 ) >> 1 ) ;\r\nelse\r\nV_84 = ( V_15 -> V_109 << 16 ) | ( V_15 -> V_28 + V_105 ) ;\r\nV_106 = ( V_103 * ( ( V_15 -> V_109 << 16 ) / V_15 -> V_28 ) ) >> 14 ;\r\nV_107 = ( V_105 * ( ( V_15 -> V_109 << 16 ) / V_15 -> V_28 ) ) >> 14 ;\r\nif ( V_15 -> V_109 / 2 >= V_15 -> V_28 && ! V_15 -> V_111 ) {\r\nV_82 = ( V_15 -> V_28 * 0x00400000 ) / V_15 -> V_109 ;\r\nif ( ( V_15 -> V_28 * 0x00400000 ) - ( V_82 * V_15 -> V_109 ) >= V_15 -> V_109 / 2 )\r\nV_82 ++ ;\r\nV_85 = V_82 >> 2 ;\r\nV_86 = V_82 >> 3 ;\r\nV_87 = V_82 ;\r\nV_90 = V_82 >> 1 ;\r\nV_106 >>= 3 ;\r\nV_107 >>= 3 ;\r\nV_100 = 0x00000000 ;\r\n} else if ( V_15 -> V_109 >= V_15 -> V_28 ) {\r\nV_82 = ( V_15 -> V_28 * 0x00400000 ) / V_15 -> V_109 ;\r\nV_82 = ( V_82 >> 1 ) + ( V_82 & 1 ) ;\r\nV_85 = V_82 >> 2 ;\r\nV_86 = V_82 >> 2 ;\r\nV_87 = V_82 ;\r\nV_90 = V_82 >> 1 ;\r\nV_100 = 0x00000000 ;\r\nif ( V_15 -> V_111 ) {\r\nV_106 >>= 3 ;\r\n} else {\r\nV_100 ++ ;\r\nV_106 >>= 2 ;\r\n}\r\nif ( V_15 -> V_112 )\r\nV_86 >>= 1 ;\r\nV_107 >>= 3 ;\r\n} else if ( V_15 -> V_109 >= V_15 -> V_28 / 2 ) {\r\nV_82 = ( V_15 -> V_28 * 0x00200000 ) / V_15 -> V_109 ;\r\nV_82 = ( V_82 >> 1 ) + ( V_82 & 1 ) ;\r\nV_85 = V_82 >> 2 ;\r\nV_86 = V_82 >> 2 ;\r\nV_87 = V_82 ;\r\nV_90 = V_82 ;\r\nV_100 = 0x00000101 ;\r\nif ( V_15 -> V_111 ) {\r\nV_106 >>= 2 ;\r\n} else {\r\nV_100 ++ ;\r\nV_106 >>= 1 ;\r\n}\r\nif ( V_15 -> V_112 )\r\nV_86 >>= 1 ;\r\nV_107 >>= 2 ;\r\n} else {\r\nV_82 = ( V_15 -> V_28 * 0x00100000 ) / V_15 -> V_109 ;\r\nV_82 = ( V_82 >> 1 ) + ( V_82 & 1 ) ;\r\nV_85 = V_82 >> 2 ;\r\nV_86 = V_82 >> 2 ;\r\nV_87 = V_82 ;\r\nV_90 = V_82 ;\r\nV_106 >>= 1 ;\r\nV_107 >>= 2 ;\r\nV_100 = 0x00000102 ;\r\n}\r\nif ( V_15 -> V_28 == V_15 -> V_109 ) {\r\nV_88 = 0x00020000 ;\r\nV_89 = 0x00100000 ;\r\nV_91 = 0x00040000 ;\r\nV_92 = 0x000b0000 ;\r\n} else {\r\nV_88 = 0x00000FF0 ;\r\nV_89 = 0x00000FF0 ;\r\nV_91 = 0x00000FF0 ;\r\nV_92 = 0x00000FF0 ;\r\n}\r\nV_93 = 0x00010000 + V_102 ;\r\nif ( V_15 -> V_111 )\r\nV_93 += 0x00010000 ;\r\nV_94 = V_93 + 1 ;\r\nV_95 = 0x00010000 + ( V_102 >> 1 ) ;\r\nif ( V_15 -> V_112 )\r\nV_95 += 0x00010000 ;\r\nV_96 = V_95 + 1 ;\r\nif ( V_10 -> V_114 == 480 )\r\nV_101 = 0x011e0017 ;\r\nelse\r\nV_101 = 0x01500017 ;\r\nif ( V_15 -> V_110 < 0 )\r\nV_101 = ( V_101 - ( ( V_15 -> V_110 & ~ 1 ) << 15 ) ) - ( V_15 -> V_110 >> 1 ) ;\r\nelse\r\nV_101 = ( V_101 + ( ( V_15 -> V_110 & ~ 1 ) << 15 ) ) + ( V_15 -> V_110 >> 1 ) ;\r\nV_97 = ( ( V_103 + V_15 -> V_28 + V_102 ) - 1 ) |\r\n( ( ( V_105 + V_15 -> V_28 + V_104 - 1 ) & ~ 1 ) << 15 ) ;\r\nif ( V_15 -> V_28 == V_15 -> V_109 ) {\r\nV_98 = 1 ;\r\n} else {\r\nV_98 = 2 + ( ( V_15 -> V_109 << 1 ) / V_15 -> V_28 ) ;\r\nV_98 = ( V_98 >> 1 ) + ( V_98 & 1 ) ;\r\n}\r\nV_99 = ( V_98 << 16 ) + V_98 + ( V_98 >> 1 ) ;\r\nV_98 = ( V_98 << 16 ) + V_98 + ( V_98 * 46 / 94 ) ;\r\nV_98 = 0x00010001 + ( ( V_98 & 0x0000FFFF ) - ( V_98 >> 16 ) ) ;\r\nV_99 = 0x00010001 + ( ( V_99 & 0x0000FFFF ) - ( V_99 >> 16 ) ) ;\r\nif ( ( V_98 != 0x00010001 ) && ( V_15 -> V_109 / 2 <= V_15 -> V_28 ) )\r\nV_98 = ( V_98 & 0xFFFF0000 ) + ( ( V_98 & 0x0000FFFF ) / 2 ) ;\r\nif ( ! V_15 -> V_111 )\r\nV_98 -= 0x00010001 ;\r\nif ( ! V_15 -> V_112 )\r\nV_99 -= 0x00010001 ;\r\nV_98 += ( ( V_106 << 16 ) | V_106 ) ;\r\nV_99 += ( ( V_107 << 16 ) | V_107 ) ;\r\nif ( V_15 -> V_28 == V_15 -> V_109 ) {\r\nV_56 = 0 ;\r\nV_57 = 1 ;\r\n} else {\r\nV_56 = ( ( V_15 -> V_28 << 16 ) / V_15 -> V_109 ) >> 15 ;\r\nV_56 = ( V_56 >> 1 ) + ( V_56 & 1 ) ;\r\nV_56 += ! V_56 ;\r\nV_57 = V_56 ;\r\n}\r\nF_15 ( V_88 , 0x02934 ) ;\r\nF_15 ( V_89 , 0x0293c ) ;\r\nF_16 ( L_25 ,\r\nV_10 -> V_88 , V_88 , V_10 -> V_89 , V_89 ) ;\r\nF_15 ( V_91 , 0x02944 ) ;\r\nF_15 ( V_92 , 0x0294c ) ;\r\nF_16 ( L_26 ,\r\nV_10 -> V_91 , V_91 , V_10 -> V_92 , V_92 ) ;\r\nF_15 ( V_87 , 0x02938 ) ;\r\nF_15 ( V_87 , 0x02930 ) ;\r\nF_16 ( L_27 ,\r\nV_10 -> V_87 , V_87 , V_10 -> V_115 , V_87 ) ;\r\nF_15 ( V_86 , 0x02928 ) ;\r\nF_15 ( V_86 + 0x514 , 0x0292C ) ;\r\nF_16 ( L_28 ,\r\nV_10 -> V_86 , V_86 , V_10 -> V_116 , V_86 + 0x514 ) ;\r\nF_15 ( V_85 , 0x02920 ) ;\r\nF_15 ( V_85 + 0x514 , 0x02924 ) ;\r\nF_16 ( L_29 ,\r\nV_10 -> V_85 , V_85 , V_10 -> V_117 , V_85 + 0x514 ) ;\r\nF_15 ( V_83 , 0x02918 ) ;\r\nF_15 ( V_84 , 0x0291C ) ;\r\nF_16 ( L_30 ,\r\nV_10 -> V_83 , V_83 , V_10 -> V_84 , V_84 ) ;\r\nF_15 ( V_100 , 0x0296c ) ;\r\nF_16 ( L_31 ,\r\nV_10 -> V_100 , V_100 ) ;\r\nF_15 ( V_90 , 0x02948 ) ;\r\nF_15 ( V_90 , 0x02940 ) ;\r\nF_16 ( L_32 ,\r\nV_10 -> V_90 , V_90 , V_10 -> V_118 , V_90 ) ;\r\nF_15 ( V_93 , 0x02950 ) ;\r\nF_15 ( V_94 , 0x02954 ) ;\r\nF_16 ( L_33 ,\r\nV_10 -> V_93 , V_93 , V_10 -> V_94 , V_94 ) ;\r\nF_15 ( V_95 , 0x02958 ) ;\r\nF_15 ( V_96 , 0x0295C ) ;\r\nF_16 ( L_34 ,\r\nV_10 -> V_95 , V_95 , V_10 -> V_96 , V_96 ) ;\r\nF_15 ( V_97 , 0x02960 ) ;\r\nF_16 ( L_35 ,\r\nV_10 -> V_97 , V_97 ) ;\r\nF_15 ( V_98 , 0x02964 ) ;\r\nF_15 ( V_99 , 0x02968 ) ;\r\nF_16 ( L_36 ,\r\nV_10 -> V_98 , V_98 , V_10 -> V_99 , V_99 ) ;\r\nF_15 ( V_101 , 0x0289c ) ;\r\nF_16 ( L_37 ,\r\nV_10 -> V_101 , V_101 ) ;\r\nif ( V_56 != V_10 -> V_56 ) {\r\nF_14 ( V_2 , - 1 , V_56 , - 1 ) ;\r\nV_10 -> V_56 = V_56 ;\r\n}\r\nif ( V_57 != V_10 -> V_57 ) {\r\nF_14 ( V_2 , - 1 , - 1 , V_57 ) ;\r\nV_10 -> V_57 = V_57 ;\r\n}\r\n}\r\nstatic T_2 F_19 ( struct V_1 * V_2 , struct V_14 * V_15 )\r\n{\r\nstruct V_14 * V_119 = & V_2 -> V_11 . V_120 ;\r\nint V_121 ;\r\nT_2 V_122 ;\r\nT_2 V_123 = 0 ;\r\nif ( V_15 -> V_75 < 0 )\r\nV_15 -> V_75 = 0 ;\r\nif ( V_15 -> V_29 < 0 )\r\nV_15 -> V_29 = 0 ;\r\nif ( ( V_121 = V_15 -> V_73 - 4 * V_15 -> V_74 ) > 0 ) {\r\nV_15 -> V_75 += V_121 / 2 ;\r\nV_15 -> V_73 = ( V_15 -> V_73 - V_121 ) & ~ 3 ;\r\nV_15 -> V_74 = V_15 -> V_73 / 4 ;\r\nV_15 -> V_74 += V_15 -> V_74 & 1 ;\r\n}\r\nif ( V_15 -> V_28 / V_15 -> V_109 >= 2 ) {\r\nV_15 -> V_111 = 1 ;\r\nif ( ( V_121 = V_15 -> V_28 - 4 * V_15 -> V_109 ) > 0 ) {\r\nV_15 -> V_29 += V_121 / 2 ;\r\nV_15 -> V_28 = ( V_15 -> V_28 - V_121 ) & ~ 3 ;\r\nV_15 -> V_109 = V_15 -> V_28 / 4 ;\r\nV_15 -> V_109 += V_15 -> V_109 & 1 ;\r\n}\r\n}\r\nif ( ( int ) V_15 -> V_74 <= 2 || ( int ) V_15 -> V_109 <= 2 ||\r\n( int ) V_15 -> V_73 <= 2 || ( int ) V_15 -> V_28 <= 2 ) {\r\nreturn V_124 ;\r\n}\r\nV_122 = ( V_15 -> V_28 << 16 ) / V_15 -> V_109 ;\r\nif ( ( V_121 = V_15 -> V_125 - V_15 -> V_110 ) > 0 ) {\r\nV_15 -> V_29 += ( V_122 * V_121 ) >> 16 ;\r\nV_15 -> V_28 -= ( V_122 * V_121 ) >> 16 ;\r\nV_15 -> V_109 -= V_121 ;\r\nV_15 -> V_110 = 0 ;\r\n} else {\r\nV_15 -> V_110 -= V_15 -> V_125 ;\r\n}\r\nif ( ( V_121 = V_15 -> V_109 + V_15 -> V_110 - V_15 -> V_126 ) > 0 ) {\r\nV_15 -> V_109 -= V_121 ;\r\nV_15 -> V_28 -= ( V_122 * V_121 ) >> 16 ;\r\n}\r\nV_122 = ( V_15 -> V_73 << 16 ) / V_15 -> V_74 ;\r\nif ( ( V_121 = V_15 -> V_79 - V_15 -> V_76 ) > 0 ) {\r\nV_15 -> V_75 += ( V_122 * V_121 ) >> 16 ;\r\nV_15 -> V_73 -= ( V_122 * V_121 ) >> 16 ;\r\nV_15 -> V_74 -= V_121 ;\r\nV_15 -> V_76 = 0 ;\r\n} else {\r\nV_15 -> V_76 -= V_15 -> V_79 ;\r\n}\r\nif ( ( V_121 = V_15 -> V_74 + V_15 -> V_76 - V_15 -> V_77 ) > 0 ) {\r\nV_15 -> V_74 -= V_121 ;\r\nV_15 -> V_73 -= ( V_122 * V_121 ) >> 16 ;\r\n}\r\nif ( V_2 -> V_11 . V_127 ) {\r\nV_15 -> V_76 += V_2 -> V_11 . V_128 ;\r\nV_15 -> V_110 += V_2 -> V_11 . V_129 ;\r\n}\r\nV_15 -> V_74 &= ~ 1 ;\r\nV_15 -> V_76 &= ~ 1 ;\r\nV_15 -> V_73 += V_15 -> V_75 & 1 ;\r\nV_15 -> V_75 &= ~ 1 ;\r\nV_15 -> V_73 &= ~ 1 ;\r\nV_15 -> V_74 &= ~ 1 ;\r\nV_15 -> V_109 &= ~ 1 ;\r\nV_15 -> V_110 &= ~ 1 ;\r\nV_15 -> V_28 += V_15 -> V_29 & 1 ;\r\nV_15 -> V_29 &= ~ 1 ;\r\nV_15 -> V_28 &= ~ 1 ;\r\nV_15 -> V_109 &= ~ 1 ;\r\nif ( V_15 -> V_74 < V_15 -> V_73 / 4 ) {\r\nV_15 -> V_73 &= ~ 3 ;\r\nV_15 -> V_74 = V_15 -> V_73 / 4 ;\r\nV_15 -> V_74 += V_15 -> V_74 & 1 ;\r\n}\r\nif ( V_15 -> V_109 < V_15 -> V_28 / 4 ) {\r\nV_15 -> V_28 &= ~ 3 ;\r\nV_15 -> V_109 = V_15 -> V_28 / 4 ;\r\nV_15 -> V_109 += V_15 -> V_109 & 1 ;\r\n}\r\nif ( ( int ) V_15 -> V_74 <= 2 || ( int ) V_15 -> V_109 <= 2 ||\r\n( int ) V_15 -> V_73 <= 2 || ( int ) V_15 -> V_28 <= 2 ) {\r\nreturn V_124 ;\r\n}\r\nif ( ( V_119 -> V_74 != V_15 -> V_74 ) || ( V_119 -> V_73 != V_15 -> V_73 ) ||\r\n( V_119 -> V_76 != V_15 -> V_76 ) || ( V_119 -> V_75 != V_15 -> V_75 ) ||\r\n( V_119 -> V_79 != V_15 -> V_79 ) || ( V_119 -> V_77 != V_15 -> V_77 ) ) {\r\nV_123 |= V_130 ;\r\n}\r\nif ( ( V_119 -> V_28 != V_15 -> V_28 ) || ( V_119 -> V_109 != V_15 -> V_109 ) ||\r\n( V_119 -> V_110 != V_15 -> V_110 ) || ( V_119 -> V_29 != V_15 -> V_29 ) ||\r\n( V_119 -> V_125 != V_15 -> V_125 ) || ( V_119 -> V_126 != V_15 -> V_126 ) ||\r\n( V_119 -> V_131 != V_15 -> V_131 ) ||\r\n( V_119 -> V_111 != V_15 -> V_111 ) ||\r\n( V_119 -> V_112 != V_15 -> V_112 ) ) {\r\nV_123 |= V_132 ;\r\n}\r\nreturn V_123 ;\r\n}\r\nvoid F_20 ( struct V_1 * V_2 )\r\n{\r\nstruct V_9 * V_10 = & V_2 -> V_11 ;\r\nstruct V_14 V_15 ;\r\nint V_12 = V_10 -> V_133 ;\r\nT_2 V_123 ;\r\nF_16 ( L_38 , V_12 ) ;\r\nV_15 = V_10 -> V_16 [ V_12 ] ;\r\nif ( V_10 -> V_127 ) {\r\nV_15 . V_79 = V_10 -> V_134 ;\r\nV_15 . V_125 = V_10 -> V_135 ;\r\nV_15 . V_77 = V_10 -> V_136 ;\r\nV_15 . V_126 = V_10 -> V_137 ;\r\n} else {\r\nV_15 . V_79 = 0 ;\r\nV_15 . V_125 = 0 ;\r\nV_15 . V_77 = 720 ;\r\nV_15 . V_126 = V_10 -> V_114 ;\r\n}\r\nif ( ! ( V_123 = F_19 ( V_2 , & V_15 ) ) )\r\nreturn;\r\nif ( V_123 & V_124 ) {\r\nF_15 ( 0x01008080 , 0x2898 ) ;\r\n} else if ( V_123 ) {\r\nF_15 ( 0x00108080 , 0x2898 ) ;\r\nif ( V_123 & V_130 )\r\nF_17 ( V_2 , & V_15 ) ;\r\nif ( V_123 & V_132 )\r\nF_18 ( V_2 , & V_15 ) ;\r\n}\r\nV_10 -> V_120 = V_15 ;\r\n}\r\nstatic void F_21 ( struct V_1 * V_2 )\r\n{\r\nstruct V_9 * V_10 = & V_2 -> V_11 ;\r\nF_16 ( L_39 ) ;\r\nV_10 -> V_58 = F_22 ( 0x02834 ) ;\r\nV_10 -> V_59 = F_22 ( 0x02838 ) ;\r\nV_10 -> V_60 = F_22 ( 0x0283c ) ;\r\nV_10 -> V_80 = F_22 ( 0x02840 ) ;\r\nV_10 -> V_61 = F_22 ( 0x02844 ) ;\r\nV_10 -> V_81 = F_22 ( 0x02848 ) ;\r\nV_10 -> V_62 = F_22 ( 0x02854 ) ;\r\nV_10 -> V_63 = F_22 ( 0x0285c ) ;\r\nV_10 -> V_64 = F_22 ( 0x02864 ) ;\r\nV_10 -> V_67 = F_22 ( 0x02870 ) ;\r\nV_10 -> V_65 = F_22 ( 0x02874 ) ;\r\nV_10 -> V_138 = F_22 ( 0x02898 ) ;\r\nV_10 -> V_66 = F_22 ( 0x02890 ) ;\r\nV_10 -> V_101 = F_22 ( 0x0289c ) ;\r\nV_10 -> V_83 = F_22 ( 0x02918 ) ;\r\nV_10 -> V_84 = F_22 ( 0x0291c ) ;\r\nV_10 -> V_85 = F_22 ( 0x02920 ) ;\r\nV_10 -> V_117 = F_22 ( 0x02924 ) ;\r\nV_10 -> V_86 = F_22 ( 0x02928 ) ;\r\nV_10 -> V_116 = F_22 ( 0x0292c ) ;\r\nV_10 -> V_87 = F_22 ( 0x02930 ) ;\r\nV_10 -> V_88 = F_22 ( 0x02934 ) ;\r\nV_10 -> V_115 = F_22 ( 0x02938 ) ;\r\nV_10 -> V_89 = F_22 ( 0x0293c ) ;\r\nV_10 -> V_90 = F_22 ( 0x02940 ) ;\r\nV_10 -> V_91 = F_22 ( 0x02944 ) ;\r\nV_10 -> V_118 = F_22 ( 0x02948 ) ;\r\nV_10 -> V_92 = F_22 ( 0x0294c ) ;\r\nV_10 -> V_93 = F_22 ( 0x02950 ) ;\r\nV_10 -> V_94 = F_22 ( 0x02954 ) ;\r\nV_10 -> V_95 = F_22 ( 0x02958 ) ;\r\nV_10 -> V_96 = F_22 ( 0x0295c ) ;\r\nV_10 -> V_97 = F_22 ( 0x02960 ) ;\r\nV_10 -> V_98 = F_22 ( 0x02964 ) ;\r\nV_10 -> V_99 = F_22 ( 0x02968 ) ;\r\nV_10 -> V_100 = F_22 ( 0x0296c ) ;\r\nV_10 -> V_139 = F_22 ( 0x02970 ) ;\r\nV_10 -> V_56 = - 1 ;\r\nV_10 -> V_57 = - 1 ;\r\nV_10 -> V_55 = - 1 ;\r\nV_10 -> V_128 = F_22 ( 0x02a04 ) & 0x00000FFF ;\r\nV_10 -> V_129 = ( F_22 ( 0x02a04 ) >> 16 ) & 0x00000FFF ;\r\nif ( F_22 ( 0x2878 ) & 4 )\r\nV_10 -> V_114 = 576 ;\r\nelse\r\nV_10 -> V_114 = 480 ;\r\nif ( ! V_2 -> V_140 ) {\r\nV_10 -> V_136 = 720 - V_10 -> V_128 ;\r\nV_10 -> V_137 = V_10 -> V_114 - V_10 -> V_129 ;\r\n} else {\r\nif ( ! V_10 -> V_136 )\r\nV_10 -> V_136 = 720 - V_10 -> V_128 ;\r\nif ( ! V_10 -> V_137 ) {\r\nV_10 -> V_137 = V_10 -> V_114 - V_10 -> V_129 ;\r\n} else if ( V_10 -> V_137 + V_10 -> V_129 > V_10 -> V_114 ) {\r\nF_2 ( L_40 ,\r\nV_10 -> V_137 + V_10 -> V_129 ,\r\nV_10 -> V_114 ) ;\r\nV_10 -> V_137 = V_10 -> V_114 - V_10 -> V_129 ;\r\n}\r\n}\r\nV_10 -> V_141 = F_23 ( 720 * 16 , V_142 | V_143 ) ;\r\nif ( V_10 -> V_141 ) {\r\nV_10 -> V_46 = F_24 ( V_2 -> V_43 , V_10 -> V_141 , 720 * 16 , V_45 ) ;\r\n} else {\r\nV_10 -> V_46 = 0 ;\r\nF_2 ( L_41 ) ;\r\n}\r\nF_25 ( 0x01 , V_144 ) ;\r\nF_26 ( V_145 , & V_2 -> V_146 ) ;\r\nF_27 ( & V_10 -> V_147 , 0 ) ;\r\n}\r\nstatic void F_28 ( struct V_1 * V_2 )\r\n{\r\nint V_148 , V_149 ;\r\nstruct V_9 * V_10 = & V_2 -> V_11 ;\r\nif ( F_29 ( & V_10 -> V_147 ) == - 1 )\r\nF_21 ( V_2 ) ;\r\nV_148 = F_29 ( & V_10 -> V_150 ) ;\r\nV_149 = F_29 ( & V_10 -> V_147 ) ;\r\nif ( V_149 > V_148 )\r\nV_149 -= V_151 ;\r\nif ( V_148 - V_149 >= V_10 -> V_152 )\r\nV_148 = ( T_1 ) ( V_148 - 1 ) % V_151 ;\r\nelse\r\nV_10 -> V_16 [ V_148 ] . V_153 = 0 ;\r\nV_10 -> V_13 = V_148 ;\r\n}\r\nstatic void F_30 ( struct V_1 * V_2 , struct V_5 * args )\r\n{\r\nstruct V_9 * V_10 = & V_2 -> V_11 ;\r\nT_1 V_12 = V_10 -> V_13 ;\r\nT_1 V_154 = ( T_1 ) ( V_12 - 1 ) % V_151 ;\r\nstruct V_14 * V_155 = & V_10 -> V_16 [ V_12 ] ;\r\nstruct V_14 * V_119 = & V_10 -> V_16 [ V_154 ] ;\r\nint V_156 = V_10 -> V_156 ;\r\nint V_153 = V_155 -> V_153 ;\r\nV_155 -> V_75 = args -> V_49 . V_157 ;\r\nV_155 -> V_29 = args -> V_49 . V_158 ;\r\nV_155 -> V_73 = args -> V_49 . V_159 ;\r\nV_155 -> V_28 = args -> V_49 . V_160 ;\r\nV_155 -> V_76 = args -> V_50 . V_157 ;\r\nV_155 -> V_110 = args -> V_50 . V_158 ;\r\nV_155 -> V_74 = args -> V_50 . V_159 ;\r\nV_155 -> V_109 = args -> V_50 . V_160 ;\r\nV_155 -> V_78 = args -> V_50 . V_157 ;\r\nV_155 -> V_72 = args -> V_161 ;\r\nV_155 -> V_108 = args -> V_162 ;\r\nV_155 -> V_30 = ( V_155 -> V_108 + V_155 -> V_75 < 512 - 16 ) ? 1 : 0 ;\r\nV_155 -> V_153 = 0 ;\r\nV_155 -> V_111 = 0 ;\r\nV_155 -> V_112 = 0 ;\r\nV_155 -> V_163 = 0 ;\r\nV_155 -> V_164 = 0 ;\r\nV_155 -> V_131 = V_10 -> V_131 & V_165 ;\r\nif ( V_156 < 0 )\r\nV_156 = V_10 -> V_114 - 1 ;\r\nswitch ( V_155 -> V_131 ) {\r\ncase V_166 :\r\nV_155 -> V_113 = 0 ;\r\nif ( V_155 -> V_108 < 512 || ( V_155 -> V_108 > 576 && V_155 -> V_108 < 1021 ) )\r\nV_155 -> V_111 = 0 ;\r\nelse\r\nV_155 -> V_111 = 1 ;\r\nif ( V_155 -> V_108 < 1021 && ( V_155 -> V_109 >= V_155 -> V_28 / 2 ) )\r\nV_155 -> V_112 = 0 ;\r\nelse\r\nV_155 -> V_112 = 1 ;\r\nbreak;\r\ncase V_167 :\r\nif ( V_155 -> V_108 <= V_156 || V_155 -> V_108 > 576 || V_155 -> V_72 > 720 ) {\r\nV_155 -> V_113 = 0 ;\r\nif ( ( V_155 -> V_108 < 512 ) ||\r\n( V_155 -> V_108 > 576 && V_155 -> V_108 < 1021 ) ||\r\n( V_155 -> V_72 > 720 && V_155 -> V_108 < 1021 ) )\r\nV_155 -> V_111 = 0 ;\r\nelse\r\nV_155 -> V_111 = 1 ;\r\nif ( V_155 -> V_108 < 1021 && ( V_155 -> V_109 >= V_155 -> V_28 / 2 ) )\r\nV_155 -> V_112 = 0 ;\r\nelse\r\nV_155 -> V_112 = 1 ;\r\n} else {\r\nV_155 -> V_113 = 1 ;\r\nV_155 -> V_111 = 1 ;\r\nV_155 -> V_112 = 1 ;\r\n}\r\nbreak;\r\ncase V_168 :\r\ndefault:\r\nV_155 -> V_113 = 1 ;\r\nV_155 -> V_111 = 1 ;\r\nV_155 -> V_112 = 1 ;\r\nbreak;\r\n}\r\nif ( memcmp ( & V_10 -> V_169 , V_155 , sizeof( * V_155 ) ) ) {\r\nV_10 -> V_169 = * V_155 ;\r\nV_155 -> V_153 = 1 ;\r\nF_16 ( L_42 , V_12 ) ;\r\n}\r\nV_155 -> V_153 |= V_153 ;\r\nV_155 -> V_164 = V_10 -> V_170 ;\r\nV_155 -> V_163 = V_155 -> V_164 != V_119 -> V_164 ;\r\n}\r\nvoid F_31 ( struct V_1 * V_2 )\r\n{\r\nF_27 ( & V_2 -> V_11 . V_150 ,\r\n( V_2 -> V_11 . V_13 + 1 ) % V_151 ) ;\r\n}\r\nstatic int F_32 ( struct V_1 * V_2 , struct V_5 * args )\r\n{\r\nF_33 ( V_171 ) ;\r\nint V_40 = 0 ;\r\nint V_172 = 0 ;\r\nF_34 ( & V_2 -> V_173 . V_174 ) ;\r\nif ( ( V_40 = F_1 ( V_2 , & V_2 -> V_173 , args ) ) != 0 ) {\r\nF_35 ( & V_2 -> V_173 . V_174 ) ;\r\nreturn V_40 ;\r\n}\r\nF_36 ( V_2 ) ;\r\nF_37 ( & V_2 -> V_175 , & V_171 , V_176 ) ;\r\nwhile ( F_38 ( V_177 , & V_2 -> V_146 ) ||\r\nF_38 ( V_178 , & V_2 -> V_146 ) ) {\r\nV_172 = F_39 ( V_36 ) ;\r\nif ( V_172 && F_40 ( V_177 , & V_2 -> V_146 ) )\r\nbreak;\r\nV_172 = 0 ;\r\nF_41 () ;\r\n}\r\nF_42 ( & V_2 -> V_175 , & V_171 ) ;\r\nF_43 ( V_2 ) ;\r\nif ( V_172 ) {\r\nF_44 ( L_43 ) ;\r\nF_35 ( & V_2 -> V_173 . V_174 ) ;\r\nreturn - V_179 ;\r\n}\r\nF_31 ( V_2 ) ;\r\nF_35 ( & V_2 -> V_173 . V_174 ) ;\r\nreturn V_40 ;\r\n}\r\nvoid F_45 ( struct V_1 * V_2 )\r\n{\r\nstruct V_9 * V_10 = & V_2 -> V_11 ;\r\nstruct V_5 V_180 ;\r\nF_28 ( V_2 ) ;\r\nV_180 . V_34 = NULL ;\r\nV_180 . V_35 = NULL ;\r\nV_180 . V_49 . V_157 = 0 ;\r\nV_180 . V_49 . V_158 = 0 ;\r\nV_180 . V_49 . V_159 = V_10 -> V_181 ;\r\nV_180 . V_49 . V_160 = V_10 -> V_182 ;\r\nV_180 . V_50 = V_10 -> V_183 ;\r\nV_180 . V_161 = V_10 -> V_181 ;\r\nV_180 . V_162 = V_10 -> V_182 ;\r\nF_30 ( V_2 , & V_180 ) ;\r\nif ( ! V_2 -> V_184 )\r\nV_2 -> V_184 = V_26 [ V_10 -> V_13 ] ;\r\n}\r\nint F_46 ( struct V_1 * V_2 , void T_3 * V_49 )\r\n{\r\nstruct V_9 * V_10 = & V_2 -> V_11 ;\r\nstruct V_5 V_180 ;\r\nint V_185 ;\r\nF_45 ( V_2 ) ;\r\nV_180 . V_34 = V_49 ;\r\nV_180 . V_35 = V_49 + 720 * ( ( V_10 -> V_182 + 31 ) & ~ 31 ) ;\r\nF_35 ( & V_2 -> V_186 ) ;\r\nV_185 = F_32 ( V_2 , & V_180 ) ;\r\nF_34 ( & V_2 -> V_186 ) ;\r\nreturn V_185 ;\r\n}\r\nint F_47 ( struct V_1 * V_2 , struct V_5 * args )\r\n{\r\nint V_185 ;\r\nF_28 ( V_2 ) ;\r\nF_30 ( V_2 , args ) ;\r\nF_35 ( & V_2 -> V_186 ) ;\r\nV_185 = F_32 ( V_2 , args ) ;\r\nF_34 ( & V_2 -> V_186 ) ;\r\nreturn V_185 ;\r\n}\r\nvoid F_48 ( struct V_1 * V_2 )\r\n{\r\nstruct V_9 * V_10 = & V_2 -> V_11 ;\r\nint V_55 , V_56 , V_57 ;\r\nF_16 ( L_44 ) ;\r\nF_35 ( & V_2 -> V_186 ) ;\r\nF_49 ( & V_2 -> V_187 ) ;\r\nF_34 ( & V_2 -> V_186 ) ;\r\nV_10 -> V_188 = 0 ;\r\nF_27 ( & V_10 -> V_147 , - 1 ) ;\r\nF_27 ( & V_10 -> V_150 , 0 ) ;\r\nF_15 ( V_10 -> V_138 | 0x01000000 , 0x2898 ) ;\r\nF_15 ( V_10 -> V_58 , 0x02834 ) ;\r\nF_15 ( V_10 -> V_59 , 0x02838 ) ;\r\nF_15 ( V_10 -> V_60 , 0x0283c ) ;\r\nF_15 ( V_10 -> V_80 , 0x02840 ) ;\r\nF_15 ( V_10 -> V_61 , 0x02844 ) ;\r\nF_15 ( V_10 -> V_81 , 0x02848 ) ;\r\nF_15 ( V_10 -> V_62 , 0x02854 ) ;\r\nF_15 ( V_10 -> V_63 , 0x0285c ) ;\r\nF_15 ( V_10 -> V_64 , 0x02864 ) ;\r\nF_15 ( V_10 -> V_67 , 0x02870 ) ;\r\nF_15 ( V_10 -> V_65 , 0x02874 ) ;\r\nF_15 ( V_10 -> V_66 , 0x02890 ) ;\r\nF_15 ( V_10 -> V_101 , 0x0289c ) ;\r\nF_15 ( V_10 -> V_83 , 0x02918 ) ;\r\nF_15 ( V_10 -> V_84 , 0x0291c ) ;\r\nF_15 ( V_10 -> V_85 , 0x02920 ) ;\r\nF_15 ( V_10 -> V_117 , 0x02924 ) ;\r\nF_15 ( V_10 -> V_86 , 0x02928 ) ;\r\nF_15 ( V_10 -> V_116 , 0x0292c ) ;\r\nF_15 ( V_10 -> V_87 , 0x02930 ) ;\r\nF_15 ( V_10 -> V_88 , 0x02934 ) ;\r\nF_15 ( V_10 -> V_115 , 0x02938 ) ;\r\nF_15 ( V_10 -> V_89 , 0x0293c ) ;\r\nF_15 ( V_10 -> V_90 , 0x02940 ) ;\r\nF_15 ( V_10 -> V_91 , 0x02944 ) ;\r\nF_15 ( V_10 -> V_118 , 0x02948 ) ;\r\nF_15 ( V_10 -> V_92 , 0x0294c ) ;\r\nF_15 ( V_10 -> V_93 , 0x02950 ) ;\r\nF_15 ( V_10 -> V_94 , 0x02954 ) ;\r\nF_15 ( V_10 -> V_95 , 0x02958 ) ;\r\nF_15 ( V_10 -> V_96 , 0x0295c ) ;\r\nF_15 ( V_10 -> V_97 , 0x02960 ) ;\r\nF_15 ( V_10 -> V_98 , 0x02964 ) ;\r\nF_15 ( V_10 -> V_99 , 0x02968 ) ;\r\nF_15 ( V_10 -> V_100 , 0x0296c ) ;\r\nF_15 ( V_10 -> V_139 , 0x02970 ) ;\r\nif ( ( V_10 -> V_58 & 0x0000FFFF ) == ( V_10 -> V_58 >> 16 ) ) {\r\nV_55 = 0 ;\r\n} else {\r\nV_55 = ( ( V_10 -> V_58 << 16 ) / ( V_10 -> V_58 >> 16 ) ) >> 15 ;\r\nV_55 = ( V_55 >> 1 ) + ( V_55 & 1 ) ;\r\nV_55 += ! V_55 ;\r\n}\r\nif ( ( V_10 -> V_83 & 0x0000FFFF ) == ( V_10 -> V_83 >> 16 ) ) {\r\nV_56 = 0 ;\r\nV_57 = 1 ;\r\n} else {\r\nV_56 = ( ( V_10 -> V_83 << 16 ) / ( V_10 -> V_83 >> 16 ) ) >> 15 ;\r\nV_56 = ( V_56 >> 1 ) + ( V_56 & 1 ) ;\r\nV_56 += ! V_56 ;\r\nV_57 = V_56 ;\r\n}\r\nF_14 ( V_2 , V_55 , V_56 , V_57 ) ;\r\nF_15 ( 0 , 0x02814 ) ;\r\nF_15 ( 0 , 0x0282c ) ;\r\nF_15 ( 0 , 0x02904 ) ;\r\nF_15 ( 0 , 0x02910 ) ;\r\nif ( V_10 -> V_141 ) {\r\nF_50 ( V_10 -> V_141 ) ;\r\nV_10 -> V_141 = NULL ;\r\nF_51 ( V_2 -> V_43 , V_10 -> V_46 , 720 * 16 , V_45 ) ;\r\n}\r\nV_10 -> V_120 . V_73 = 0 ;\r\nV_10 -> V_120 . V_28 = 0 ;\r\nV_10 -> V_169 . V_73 = 0 ;\r\nV_10 -> V_169 . V_28 = 0 ;\r\nF_52 ( V_145 , & V_2 -> V_146 ) ;\r\n}
