|memory_game
clk_50 => clk_divider:clk_div_inst.CLK_IN
clk_50 => my_altpll:alt_pll_inst.refclk
clk_50 => vga_sync:vga_sync_unit.clk
clk_50 => input_handler:input_handler_inst.clk
clk_50 => draw:U1.CLK
clk_50 => score_text:U2.clk
btn_one => input_handler:input_handler_inst.tick1
btn_two => input_handler:input_handler_inst.tick2
btn_three => input_handler:input_handler_inst.tick3
btn_four => input_handler:input_handler_inst.tick4
power_switch => my_altpll:alt_pll_inst.rst
power_switch => LFSR:lsfr_inst.reset
power_switch => vga_sync:vga_sync_unit.reset
power_switch => input_handler:input_handler_inst.reset
power_switch => m100_counter:counter_unit.reset
power_switch => m100_counter:counter_unit.d_clr
power_switch => draw:U1.reset
power_switch => score_text:U2.reset
diff_sw[0] => Mux0.IN5
diff_sw[0] => clk_divider:clk_div_inst.TIMECONST[1]
diff_sw[1] => Mux0.IN4
diff_sw[1] => clk_divider:clk_div_inst.TIMECONST[2]
diff_sw[1] => clk_divider:clk_div_inst.TIMECONST[3]
leds[0] <= curr_input[0].DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= curr_input[1].DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= curr_input[2].DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= curr_input[3].DB_MAX_OUTPUT_PORT_TYPE
input_val <= input_val.DB_MAX_OUTPUT_PORT_TYPE
hsync <= vga_sync:vga_sync_unit.hsync
vsync <= vga_sync:vga_sync_unit.vsync
vga_r[0] <= color_map:color_map_inst.vga_r[0]
vga_r[1] <= color_map:color_map_inst.vga_r[1]
vga_r[2] <= color_map:color_map_inst.vga_r[2]
vga_r[3] <= color_map:color_map_inst.vga_r[3]
vga_r[4] <= color_map:color_map_inst.vga_r[4]
vga_r[5] <= color_map:color_map_inst.vga_r[5]
vga_r[6] <= color_map:color_map_inst.vga_r[6]
vga_r[7] <= color_map:color_map_inst.vga_r[7]
vga_g[0] <= color_map:color_map_inst.vga_g[0]
vga_g[1] <= color_map:color_map_inst.vga_g[1]
vga_g[2] <= color_map:color_map_inst.vga_g[2]
vga_g[3] <= color_map:color_map_inst.vga_g[3]
vga_g[4] <= color_map:color_map_inst.vga_g[4]
vga_g[5] <= color_map:color_map_inst.vga_g[5]
vga_g[6] <= color_map:color_map_inst.vga_g[6]
vga_g[7] <= color_map:color_map_inst.vga_g[7]
vga_b[0] <= color_map:color_map_inst.vga_b[0]
vga_b[1] <= color_map:color_map_inst.vga_b[1]
vga_b[2] <= color_map:color_map_inst.vga_b[2]
vga_b[3] <= color_map:color_map_inst.vga_b[3]
vga_b[4] <= color_map:color_map_inst.vga_b[4]
vga_b[5] <= color_map:color_map_inst.vga_b[5]
vga_b[6] <= color_map:color_map_inst.vga_b[6]
vga_b[7] <= color_map:color_map_inst.vga_b[7]
vga_clk <= vga_sync:vga_sync_unit.p_tick
vga_sync <= <VCC>
vga_blank <= vga_sync:vga_sync_unit.video_on
led_red <= comb.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|color_map:color_map_inst
sw[0] => vga_b.OUTPUTSELECT
sw[0] => vga_b.OUTPUTSELECT
sw[0] => vga_b.OUTPUTSELECT
sw[0] => vga_b.OUTPUTSELECT
sw[0] => vga_b.OUTPUTSELECT
sw[0] => vga_b.OUTPUTSELECT
sw[0] => vga_b.OUTPUTSELECT
sw[0] => vga_b.OUTPUTSELECT
sw[1] => vga_g.OUTPUTSELECT
sw[1] => vga_g.OUTPUTSELECT
sw[1] => vga_g.OUTPUTSELECT
sw[1] => vga_g.OUTPUTSELECT
sw[1] => vga_g.OUTPUTSELECT
sw[1] => vga_g.OUTPUTSELECT
sw[1] => vga_g.OUTPUTSELECT
sw[1] => vga_g.OUTPUTSELECT
sw[2] => vga_r.OUTPUTSELECT
sw[2] => vga_r.OUTPUTSELECT
sw[2] => vga_r.OUTPUTSELECT
sw[2] => vga_r.OUTPUTSELECT
sw[2] => vga_r.OUTPUTSELECT
sw[2] => vga_r.OUTPUTSELECT
sw[2] => vga_r.OUTPUTSELECT
sw[2] => vga_r.OUTPUTSELECT
sw[3] => rgb_int[2].OUTPUTSELECT
sw[3] => rgb_int[1].OUTPUTSELECT
sw[3] => rgb_int[0].OUTPUTSELECT
rgb[0] => rgb_int[0].DATAB
rgb[0] => rgb_int[0].DATAA
rgb[1] => rgb_int[1].DATAB
rgb[1] => rgb_int[1].DATAA
rgb[2] => rgb_int[2].DATAB
rgb[2] => rgb_int[2].DATAA
vga_r[0] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|clk_divider:clk_div_inst
CLK_IN => D.CLK
CLK_IN => count3[0].CLK
CLK_IN => count3[1].CLK
CLK_IN => count3[2].CLK
CLK_IN => count3[3].CLK
CLK_IN => count3[4].CLK
CLK_IN => count3[5].CLK
CLK_IN => count3[6].CLK
CLK_IN => count3[7].CLK
CLK_IN => count3[8].CLK
CLK_IN => count3[9].CLK
CLK_IN => count2[0].CLK
CLK_IN => count2[1].CLK
CLK_IN => count2[2].CLK
CLK_IN => count2[3].CLK
CLK_IN => count2[4].CLK
CLK_IN => count2[5].CLK
CLK_IN => count2[6].CLK
CLK_IN => count2[7].CLK
CLK_IN => count2[8].CLK
CLK_IN => count2[9].CLK
CLK_IN => count1[0].CLK
CLK_IN => count1[1].CLK
CLK_IN => count1[2].CLK
CLK_IN => count1[3].CLK
CLK_IN => count1[4].CLK
CLK_IN => count1[5].CLK
CLK_IN => count1[6].CLK
CLK_IN => count1[7].CLK
CLK_IN => count1[8].CLK
CLK_IN => count1[9].CLK
CLK_IN => count0[0].CLK
CLK_IN => count0[1].CLK
CLK_IN => count0[2].CLK
CLK_IN => count0[3].CLK
CLK_IN => count0[4].CLK
CLK_IN => count0[5].CLK
CLK_IN => count0[6].CLK
CLK_IN => count0[7].CLK
CLK_IN => count0[8].CLK
CLK_IN => count0[9].CLK
CLK_OUT <= D.DB_MAX_OUTPUT_PORT_TYPE
TIMECONST[0] => Equal0.IN53
TIMECONST[0] => Equal1.IN53
TIMECONST[0] => Equal2.IN53
TIMECONST[0] => Equal3.IN53
TIMECONST[1] => Equal0.IN52
TIMECONST[1] => Equal1.IN52
TIMECONST[1] => Equal2.IN52
TIMECONST[1] => Equal3.IN52
TIMECONST[2] => Equal0.IN51
TIMECONST[2] => Equal1.IN51
TIMECONST[2] => Equal2.IN51
TIMECONST[2] => Equal3.IN51
TIMECONST[3] => Equal0.IN50
TIMECONST[3] => Equal1.IN50
TIMECONST[3] => Equal2.IN50
TIMECONST[3] => Equal3.IN50
TIMECONST[4] => Equal0.IN49
TIMECONST[4] => Equal1.IN49
TIMECONST[4] => Equal2.IN49
TIMECONST[4] => Equal3.IN49
TIMECONST[5] => Equal0.IN48
TIMECONST[5] => Equal1.IN48
TIMECONST[5] => Equal2.IN48
TIMECONST[5] => Equal3.IN48
TIMECONST[6] => Equal0.IN47
TIMECONST[6] => Equal1.IN47
TIMECONST[6] => Equal2.IN47
TIMECONST[6] => Equal3.IN47
TIMECONST[7] => Equal0.IN46
TIMECONST[7] => Equal1.IN46
TIMECONST[7] => Equal2.IN46
TIMECONST[7] => Equal3.IN46
TIMECONST[8] => Equal0.IN45
TIMECONST[8] => Equal1.IN45
TIMECONST[8] => Equal2.IN45
TIMECONST[8] => Equal3.IN45
TIMECONST[9] => Equal0.IN44
TIMECONST[9] => Equal1.IN44
TIMECONST[9] => Equal2.IN44
TIMECONST[9] => Equal3.IN44
TIMECONST[10] => Equal0.IN43
TIMECONST[10] => Equal1.IN43
TIMECONST[10] => Equal2.IN43
TIMECONST[10] => Equal3.IN43
TIMECONST[11] => Equal0.IN42
TIMECONST[11] => Equal1.IN42
TIMECONST[11] => Equal2.IN42
TIMECONST[11] => Equal3.IN42
TIMECONST[12] => Equal0.IN41
TIMECONST[12] => Equal1.IN41
TIMECONST[12] => Equal2.IN41
TIMECONST[12] => Equal3.IN41
TIMECONST[13] => Equal0.IN40
TIMECONST[13] => Equal1.IN40
TIMECONST[13] => Equal2.IN40
TIMECONST[13] => Equal3.IN40
TIMECONST[14] => Equal0.IN39
TIMECONST[14] => Equal1.IN39
TIMECONST[14] => Equal2.IN39
TIMECONST[14] => Equal3.IN39
TIMECONST[15] => Equal0.IN38
TIMECONST[15] => Equal1.IN38
TIMECONST[15] => Equal2.IN38
TIMECONST[15] => Equal3.IN38
TIMECONST[16] => Equal0.IN37
TIMECONST[16] => Equal1.IN37
TIMECONST[16] => Equal2.IN37
TIMECONST[16] => Equal3.IN37
TIMECONST[17] => Equal0.IN36
TIMECONST[17] => Equal1.IN36
TIMECONST[17] => Equal2.IN36
TIMECONST[17] => Equal3.IN36
TIMECONST[18] => Equal0.IN35
TIMECONST[18] => Equal1.IN35
TIMECONST[18] => Equal2.IN35
TIMECONST[18] => Equal3.IN35
TIMECONST[19] => Equal0.IN34
TIMECONST[19] => Equal1.IN34
TIMECONST[19] => Equal2.IN34
TIMECONST[19] => Equal3.IN34
TIMECONST[20] => Equal0.IN33
TIMECONST[20] => Equal1.IN33
TIMECONST[20] => Equal2.IN33
TIMECONST[20] => Equal3.IN33
TIMECONST[21] => Equal0.IN32
TIMECONST[21] => Equal1.IN32
TIMECONST[21] => Equal2.IN32
TIMECONST[21] => Equal3.IN32
TIMECONST[22] => Equal0.IN31
TIMECONST[22] => Equal1.IN31
TIMECONST[22] => Equal2.IN31
TIMECONST[22] => Equal3.IN31
TIMECONST[23] => Equal0.IN30
TIMECONST[23] => Equal1.IN30
TIMECONST[23] => Equal2.IN30
TIMECONST[23] => Equal3.IN30
TIMECONST[24] => Equal0.IN29
TIMECONST[24] => Equal1.IN29
TIMECONST[24] => Equal2.IN29
TIMECONST[24] => Equal3.IN29
TIMECONST[25] => Equal0.IN28
TIMECONST[25] => Equal1.IN28
TIMECONST[25] => Equal2.IN28
TIMECONST[25] => Equal3.IN28
TIMECONST[26] => Equal0.IN27
TIMECONST[26] => Equal1.IN27
TIMECONST[26] => Equal2.IN27
TIMECONST[26] => Equal3.IN27
TIMECONST[27] => Equal0.IN26
TIMECONST[27] => Equal1.IN26
TIMECONST[27] => Equal2.IN26
TIMECONST[27] => Equal3.IN26
TIMECONST[28] => Equal0.IN25
TIMECONST[28] => Equal1.IN25
TIMECONST[28] => Equal2.IN25
TIMECONST[28] => Equal3.IN25
TIMECONST[29] => Equal0.IN24
TIMECONST[29] => Equal1.IN24
TIMECONST[29] => Equal2.IN24
TIMECONST[29] => Equal3.IN24
TIMECONST[30] => Equal0.IN23
TIMECONST[30] => Equal1.IN23
TIMECONST[30] => Equal2.IN23
TIMECONST[30] => Equal3.IN23
TIMECONST[31] => Equal0.IN22
TIMECONST[31] => Equal1.IN22
TIMECONST[31] => Equal2.IN22
TIMECONST[31] => Equal3.IN22


|memory_game|my_altpll:alt_pll_inst
refclk => my_altpll_0002:my_altpll_inst.refclk
rst => my_altpll_0002:my_altpll_inst.rst
outclk_0 <= my_altpll_0002:my_altpll_inst.outclk_0
locked <= my_altpll_0002:my_altpll_inst.locked


|memory_game|my_altpll:alt_pll_inst|my_altpll_0002:my_altpll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|memory_game|my_altpll:alt_pll_inst|my_altpll_0002:my_altpll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|memory_game|LFSR:lsfr_inst
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
gen_next => q[7].ENA
gen_next => q[6].ENA
gen_next => q[5].ENA
gen_next => q[4].ENA
gen_next => q[3].ENA
gen_next => q[2].ENA
gen_next => q[1].ENA
gen_next => q[0].ENA
reset => q[0].PRESET
reset => q[1].ACLR
reset => q[2].ACLR
reset => q[3].ACLR
reset => q[4].ACLR
reset => q[5].ACLR
reset => q[6].ACLR
reset => q[7].ACLR
z[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|vga_sync:vga_sync_unit
clk => h_sync_reg.CLK
clk => v_sync_reg.CLK
clk => h_count_reg[0].CLK
clk => h_count_reg[1].CLK
clk => h_count_reg[2].CLK
clk => h_count_reg[3].CLK
clk => h_count_reg[4].CLK
clk => h_count_reg[5].CLK
clk => h_count_reg[6].CLK
clk => h_count_reg[7].CLK
clk => h_count_reg[8].CLK
clk => h_count_reg[9].CLK
clk => v_count_reg[0].CLK
clk => v_count_reg[1].CLK
clk => v_count_reg[2].CLK
clk => v_count_reg[3].CLK
clk => v_count_reg[4].CLK
clk => v_count_reg[5].CLK
clk => v_count_reg[6].CLK
clk => v_count_reg[7].CLK
clk => v_count_reg[8].CLK
clk => v_count_reg[9].CLK
clk => mod2_reg.CLK
reset => h_sync_reg.ACLR
reset => v_sync_reg.ACLR
reset => h_count_reg[0].ACLR
reset => h_count_reg[1].ACLR
reset => h_count_reg[2].ACLR
reset => h_count_reg[3].ACLR
reset => h_count_reg[4].ACLR
reset => h_count_reg[5].ACLR
reset => h_count_reg[6].ACLR
reset => h_count_reg[7].ACLR
reset => h_count_reg[8].ACLR
reset => h_count_reg[9].ACLR
reset => v_count_reg[0].ACLR
reset => v_count_reg[1].ACLR
reset => v_count_reg[2].ACLR
reset => v_count_reg[3].ACLR
reset => v_count_reg[4].ACLR
reset => v_count_reg[5].ACLR
reset => v_count_reg[6].ACLR
reset => v_count_reg[7].ACLR
reset => v_count_reg[8].ACLR
reset => v_count_reg[9].ACLR
reset => mod2_reg.ACLR
hsync <= h_sync_reg.DB_MAX_OUTPUT_PORT_TYPE
vsync <= v_sync_reg.DB_MAX_OUTPUT_PORT_TYPE
video_on <= video_on.DB_MAX_OUTPUT_PORT_TYPE
p_tick <= mod2_reg.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[0] <= h_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_x[1] <= h_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_x[2] <= h_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_x[3] <= h_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_x[4] <= h_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_x[5] <= h_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_x[6] <= h_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_x[7] <= h_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_x[8] <= h_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_x[9] <= h_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pixel_y[0] <= v_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_y[1] <= v_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_y[2] <= v_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_y[3] <= v_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_y[4] <= v_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_y[5] <= v_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_y[6] <= v_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_y[7] <= v_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_y[8] <= v_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_y[9] <= v_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE


|memory_game|input_handler:input_handler_inst
tick1 => Equal1.IN7
tick1 => Equal0.IN3
tick2 => Equal1.IN6
tick2 => Equal0.IN2
tick3 => Equal1.IN5
tick3 => Equal0.IN1
tick4 => Equal1.IN4
tick4 => Equal0.IN0
reset => state_current.ACLR
clk => state_current.CLK
expire => internal_success.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => score_update.OUTPUTSELECT
expire => internal_done.OUTPUTSELECT
expire => combo[0].OUTPUTSELECT
expire => combo[0].IN1
expire => combo[1].OUTPUTSELECT
expire => combo[2].OUTPUTSELECT
expire => combo[3].OUTPUTSELECT
expire => combo[4].OUTPUTSELECT
expire => combo[5].OUTPUTSELECT
expire => combo[6].OUTPUTSELECT
expire => combo[7].OUTPUTSELECT
expire => combo[8].OUTPUTSELECT
expire => combo[9].OUTPUTSELECT
expire => combo[10].OUTPUTSELECT
expire => combo[11].OUTPUTSELECT
expire => combo[12].OUTPUTSELECT
expire => combo[13].OUTPUTSELECT
expire => combo[14].OUTPUTSELECT
expire => combo[15].OUTPUTSELECT
expire => combo[16].OUTPUTSELECT
expire => combo[17].OUTPUTSELECT
expire => combo[18].OUTPUTSELECT
expire => combo[19].OUTPUTSELECT
expire => combo[20].OUTPUTSELECT
expire => combo[21].OUTPUTSELECT
expire => combo[22].OUTPUTSELECT
expire => combo[23].OUTPUTSELECT
expire => combo[24].OUTPUTSELECT
expire => combo[25].OUTPUTSELECT
expire => combo[26].OUTPUTSELECT
expire => combo[27].OUTPUTSELECT
expire => combo[28].OUTPUTSELECT
expire => combo[29].OUTPUTSELECT
expire => combo[30].OUTPUTSELECT
expire => combo[31].OUTPUTSELECT
expire => state_next.DATAA
expected_input[0] => Equal1.IN3
expected_input[1] => Equal1.IN2
expected_input[2] => Equal1.IN1
expected_input[3] => Equal1.IN0
done <= internal_done.DB_MAX_OUTPUT_PORT_TYPE
success <= internal_success.DB_MAX_OUTPUT_PORT_TYPE
score_update[0] <= score_update[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[1] <= score_update[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[2] <= score_update[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[3] <= score_update[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[4] <= score_update[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[5] <= score_update[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[6] <= score_update[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[7] <= score_update[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[8] <= score_update[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[9] <= score_update[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[10] <= score_update[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[11] <= score_update[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[12] <= score_update[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[13] <= score_update[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[14] <= score_update[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[15] <= score_update[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[16] <= score_update[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[17] <= score_update[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[18] <= score_update[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[19] <= score_update[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[20] <= score_update[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[21] <= score_update[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[22] <= score_update[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[23] <= score_update[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[24] <= score_update[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[25] <= score_update[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[26] <= score_update[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[27] <= score_update[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[28] <= score_update[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[29] <= score_update[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[30] <= score_update[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
score_update[31] <= score_update[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|m100_counter:counter_unit
clk => dig0_reg[0].CLK
clk => dig0_reg[1].CLK
clk => dig0_reg[2].CLK
clk => dig0_reg[3].CLK
clk => dig1_reg[0].CLK
clk => dig1_reg[1].CLK
clk => dig1_reg[2].CLK
clk => dig1_reg[3].CLK
clk => dig2_reg[0].CLK
clk => dig2_reg[1].CLK
clk => dig2_reg[2].CLK
clk => dig2_reg[3].CLK
clk => dig3_reg[0].CLK
clk => dig3_reg[1].CLK
clk => dig3_reg[2].CLK
clk => dig3_reg[3].CLK
reset => dig0_reg[0].ACLR
reset => dig0_reg[1].ACLR
reset => dig0_reg[2].ACLR
reset => dig0_reg[3].ACLR
reset => dig1_reg[0].ACLR
reset => dig1_reg[1].ACLR
reset => dig1_reg[2].ACLR
reset => dig1_reg[3].ACLR
reset => dig2_reg[0].ACLR
reset => dig2_reg[1].ACLR
reset => dig2_reg[2].ACLR
reset => dig2_reg[3].ACLR
reset => dig3_reg[0].ACLR
reset => dig3_reg[1].ACLR
reset => dig3_reg[2].ACLR
reset => dig3_reg[3].ACLR
d_inc => dig0_next.OUTPUTSELECT
d_inc => dig0_next.OUTPUTSELECT
d_inc => dig0_next.OUTPUTSELECT
d_inc => dig0_next.OUTPUTSELECT
d_inc => dig1_next.OUTPUTSELECT
d_inc => dig1_next.OUTPUTSELECT
d_inc => dig1_next.OUTPUTSELECT
d_inc => dig1_next.OUTPUTSELECT
d_inc => dig2_next.OUTPUTSELECT
d_inc => dig2_next.OUTPUTSELECT
d_inc => dig2_next.OUTPUTSELECT
d_inc => dig2_next.OUTPUTSELECT
d_inc => dig3_next.OUTPUTSELECT
d_inc => dig3_next.OUTPUTSELECT
d_inc => dig3_next.OUTPUTSELECT
d_inc => dig3_next.OUTPUTSELECT
d_clr => dig0_next[3].OUTPUTSELECT
d_clr => dig0_next[2].OUTPUTSELECT
d_clr => dig0_next[1].OUTPUTSELECT
d_clr => dig0_next[0].OUTPUTSELECT
d_clr => dig1_next[3].OUTPUTSELECT
d_clr => dig1_next[2].OUTPUTSELECT
d_clr => dig1_next[1].OUTPUTSELECT
d_clr => dig1_next[0].OUTPUTSELECT
d_clr => dig3_reg[3].ENA
d_clr => dig3_reg[2].ENA
d_clr => dig3_reg[1].ENA
d_clr => dig3_reg[0].ENA
d_clr => dig2_reg[3].ENA
d_clr => dig2_reg[2].ENA
d_clr => dig2_reg[1].ENA
d_clr => dig2_reg[0].ENA
dig0[0] <= dig0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dig0[1] <= dig0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dig0[2] <= dig0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dig0[3] <= dig0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dig1[0] <= dig1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dig1[1] <= dig1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dig1[2] <= dig1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dig1[3] <= dig1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dig2[0] <= dig2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dig2[1] <= dig2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dig2[2] <= dig2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dig2[3] <= dig2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dig3[0] <= dig3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dig3[1] <= dig3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dig3[2] <= dig3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dig3[3] <= dig3_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|memory_game|draw:U1
CLK => clk25.CLK
reset => rgb[0]~reg0.ACLR
reset => rgb[1]~reg0.ACLR
reset => rgb[2]~reg0.ACLR
hPos[0] => LessThan9.IN20
hPos[0] => LessThan10.IN20
hPos[0] => LessThan11.IN20
hPos[0] => LessThan12.IN20
hPos[0] => LessThan13.IN20
hPos[0] => LessThan14.IN20
hPos[0] => LessThan15.IN20
hPos[0] => LessThan16.IN20
hPos[1] => LessThan9.IN19
hPos[1] => LessThan10.IN19
hPos[1] => LessThan11.IN19
hPos[1] => LessThan12.IN19
hPos[1] => LessThan13.IN19
hPos[1] => LessThan14.IN19
hPos[1] => LessThan15.IN19
hPos[1] => LessThan16.IN19
hPos[2] => LessThan9.IN18
hPos[2] => LessThan10.IN18
hPos[2] => LessThan11.IN18
hPos[2] => LessThan12.IN18
hPos[2] => LessThan13.IN18
hPos[2] => LessThan14.IN18
hPos[2] => LessThan15.IN18
hPos[2] => LessThan16.IN18
hPos[3] => LessThan9.IN17
hPos[3] => LessThan10.IN17
hPos[3] => LessThan11.IN17
hPos[3] => LessThan12.IN17
hPos[3] => LessThan13.IN17
hPos[3] => LessThan14.IN17
hPos[3] => LessThan15.IN17
hPos[3] => LessThan16.IN17
hPos[4] => LessThan9.IN16
hPos[4] => LessThan10.IN16
hPos[4] => LessThan11.IN16
hPos[4] => LessThan12.IN16
hPos[4] => LessThan13.IN16
hPos[4] => LessThan14.IN16
hPos[4] => LessThan15.IN16
hPos[4] => LessThan16.IN16
hPos[5] => LessThan9.IN15
hPos[5] => LessThan10.IN15
hPos[5] => LessThan11.IN15
hPos[5] => LessThan12.IN15
hPos[5] => LessThan13.IN15
hPos[5] => LessThan14.IN15
hPos[5] => LessThan15.IN15
hPos[5] => LessThan16.IN15
hPos[6] => LessThan9.IN14
hPos[6] => LessThan10.IN14
hPos[6] => LessThan11.IN14
hPos[6] => LessThan12.IN14
hPos[6] => LessThan13.IN14
hPos[6] => LessThan14.IN14
hPos[6] => LessThan15.IN14
hPos[6] => LessThan16.IN14
hPos[7] => LessThan9.IN13
hPos[7] => LessThan10.IN13
hPos[7] => LessThan11.IN13
hPos[7] => LessThan12.IN13
hPos[7] => LessThan13.IN13
hPos[7] => LessThan14.IN13
hPos[7] => LessThan15.IN13
hPos[7] => LessThan16.IN13
hPos[8] => LessThan9.IN12
hPos[8] => LessThan10.IN12
hPos[8] => LessThan11.IN12
hPos[8] => LessThan12.IN12
hPos[8] => LessThan13.IN12
hPos[8] => LessThan14.IN12
hPos[8] => LessThan15.IN12
hPos[8] => LessThan16.IN12
hPos[9] => LessThan9.IN11
hPos[9] => LessThan10.IN11
hPos[9] => LessThan11.IN11
hPos[9] => LessThan12.IN11
hPos[9] => LessThan13.IN11
hPos[9] => LessThan14.IN11
hPos[9] => LessThan15.IN11
hPos[9] => LessThan16.IN11
vPos[0] => LessThan0.IN10
vPos[0] => LessThan1.IN19
vPos[0] => LessThan2.IN10
vPos[0] => LessThan3.IN19
vPos[0] => LessThan4.IN10
vPos[0] => LessThan5.IN19
vPos[0] => LessThan6.IN10
vPos[0] => LessThan7.IN19
vPos[0] => LessThan8.IN20
vPos[0] => LessThan17.IN10
vPos[0] => LessThan18.IN19
vPos[0] => LessThan19.IN20
vPos[0] => LessThan20.IN20
vPos[0] => LessThan21.IN10
vPos[0] => LessThan22.IN19
vPos[1] => LessThan0.IN9
vPos[1] => LessThan1.IN18
vPos[1] => LessThan2.IN9
vPos[1] => LessThan3.IN18
vPos[1] => LessThan4.IN9
vPos[1] => LessThan5.IN18
vPos[1] => LessThan6.IN9
vPos[1] => LessThan7.IN18
vPos[1] => LessThan8.IN19
vPos[1] => LessThan17.IN9
vPos[1] => LessThan18.IN18
vPos[1] => LessThan19.IN19
vPos[1] => LessThan20.IN19
vPos[1] => LessThan21.IN9
vPos[1] => LessThan22.IN18
vPos[2] => LessThan0.IN8
vPos[2] => LessThan1.IN17
vPos[2] => LessThan2.IN8
vPos[2] => LessThan3.IN17
vPos[2] => LessThan4.IN8
vPos[2] => LessThan5.IN17
vPos[2] => LessThan6.IN8
vPos[2] => LessThan7.IN17
vPos[2] => LessThan8.IN18
vPos[2] => LessThan17.IN8
vPos[2] => LessThan18.IN17
vPos[2] => LessThan19.IN18
vPos[2] => LessThan20.IN18
vPos[2] => LessThan21.IN8
vPos[2] => LessThan22.IN17
vPos[3] => LessThan0.IN7
vPos[3] => LessThan1.IN16
vPos[3] => LessThan2.IN7
vPos[3] => LessThan3.IN16
vPos[3] => LessThan4.IN7
vPos[3] => LessThan5.IN16
vPos[3] => LessThan6.IN7
vPos[3] => LessThan7.IN16
vPos[3] => LessThan8.IN17
vPos[3] => LessThan17.IN7
vPos[3] => LessThan18.IN16
vPos[3] => LessThan19.IN17
vPos[3] => LessThan20.IN17
vPos[3] => LessThan21.IN7
vPos[3] => LessThan22.IN16
vPos[4] => LessThan0.IN6
vPos[4] => LessThan1.IN15
vPos[4] => LessThan2.IN6
vPos[4] => LessThan3.IN15
vPos[4] => LessThan4.IN6
vPos[4] => LessThan5.IN15
vPos[4] => LessThan6.IN6
vPos[4] => LessThan7.IN15
vPos[4] => LessThan8.IN16
vPos[4] => LessThan17.IN6
vPos[4] => LessThan18.IN15
vPos[4] => LessThan19.IN16
vPos[4] => LessThan20.IN16
vPos[4] => LessThan21.IN6
vPos[4] => LessThan22.IN15
vPos[5] => LessThan0.IN5
vPos[5] => LessThan1.IN14
vPos[5] => LessThan2.IN5
vPos[5] => LessThan3.IN14
vPos[5] => LessThan4.IN5
vPos[5] => LessThan5.IN14
vPos[5] => LessThan6.IN5
vPos[5] => LessThan7.IN14
vPos[5] => LessThan8.IN15
vPos[5] => LessThan17.IN5
vPos[5] => LessThan18.IN14
vPos[5] => LessThan19.IN15
vPos[5] => LessThan20.IN15
vPos[5] => LessThan21.IN5
vPos[5] => LessThan22.IN14
vPos[6] => LessThan0.IN4
vPos[6] => LessThan1.IN13
vPos[6] => LessThan2.IN4
vPos[6] => LessThan3.IN13
vPos[6] => LessThan4.IN4
vPos[6] => LessThan5.IN13
vPos[6] => LessThan6.IN4
vPos[6] => LessThan7.IN13
vPos[6] => LessThan8.IN14
vPos[6] => LessThan17.IN4
vPos[6] => LessThan18.IN13
vPos[6] => LessThan19.IN14
vPos[6] => LessThan20.IN14
vPos[6] => LessThan21.IN4
vPos[6] => LessThan22.IN13
vPos[7] => LessThan0.IN3
vPos[7] => LessThan1.IN12
vPos[7] => LessThan2.IN3
vPos[7] => LessThan3.IN12
vPos[7] => LessThan4.IN3
vPos[7] => LessThan5.IN12
vPos[7] => LessThan6.IN3
vPos[7] => LessThan7.IN12
vPos[7] => LessThan8.IN13
vPos[7] => LessThan17.IN3
vPos[7] => LessThan18.IN12
vPos[7] => LessThan19.IN13
vPos[7] => LessThan20.IN13
vPos[7] => LessThan21.IN3
vPos[7] => LessThan22.IN12
vPos[8] => LessThan0.IN2
vPos[8] => LessThan1.IN11
vPos[8] => LessThan2.IN2
vPos[8] => LessThan3.IN11
vPos[8] => LessThan4.IN2
vPos[8] => LessThan5.IN11
vPos[8] => LessThan6.IN2
vPos[8] => LessThan7.IN11
vPos[8] => LessThan8.IN12
vPos[8] => LessThan17.IN2
vPos[8] => LessThan18.IN11
vPos[8] => LessThan19.IN12
vPos[8] => LessThan20.IN12
vPos[8] => LessThan21.IN2
vPos[8] => LessThan22.IN11
vPos[9] => LessThan0.IN1
vPos[9] => LessThan1.IN10
vPos[9] => LessThan2.IN1
vPos[9] => LessThan3.IN10
vPos[9] => LessThan4.IN1
vPos[9] => LessThan5.IN10
vPos[9] => LessThan6.IN1
vPos[9] => LessThan7.IN10
vPos[9] => LessThan8.IN11
vPos[9] => LessThan17.IN1
vPos[9] => LessThan18.IN10
vPos[9] => LessThan19.IN11
vPos[9] => LessThan20.IN11
vPos[9] => LessThan21.IN1
vPos[9] => LessThan22.IN10
rgb[0] <= rgb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[1] <= rgb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[2] <= rgb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expected_input[0] => Equal16.IN7
expected_input[0] => Equal17.IN7
expected_input[0] => Equal18.IN7
expected_input[0] => Equal19.IN7
expected_input[1] => Equal16.IN6
expected_input[1] => Equal17.IN6
expected_input[1] => Equal18.IN6
expected_input[1] => Equal19.IN6
expected_input[2] => Equal16.IN5
expected_input[2] => Equal17.IN5
expected_input[2] => Equal18.IN5
expected_input[2] => Equal19.IN5
expected_input[3] => Equal16.IN4
expected_input[3] => Equal17.IN4
expected_input[3] => Equal18.IN4
expected_input[3] => Equal19.IN4
input_1[0] => Equal12.IN7
input_1[0] => Equal13.IN7
input_1[0] => Equal14.IN7
input_1[0] => Equal15.IN7
input_1[1] => Equal12.IN6
input_1[1] => Equal13.IN6
input_1[1] => Equal14.IN6
input_1[1] => Equal15.IN6
input_1[2] => Equal12.IN5
input_1[2] => Equal13.IN5
input_1[2] => Equal14.IN5
input_1[2] => Equal15.IN5
input_1[3] => Equal12.IN4
input_1[3] => Equal13.IN4
input_1[3] => Equal14.IN4
input_1[3] => Equal15.IN4
input_2[0] => Equal8.IN7
input_2[0] => Equal9.IN7
input_2[0] => Equal10.IN7
input_2[0] => Equal11.IN7
input_2[1] => Equal8.IN6
input_2[1] => Equal9.IN6
input_2[1] => Equal10.IN6
input_2[1] => Equal11.IN6
input_2[2] => Equal8.IN5
input_2[2] => Equal9.IN5
input_2[2] => Equal10.IN5
input_2[2] => Equal11.IN5
input_2[3] => Equal8.IN4
input_2[3] => Equal9.IN4
input_2[3] => Equal10.IN4
input_2[3] => Equal11.IN4
input_3[0] => Equal4.IN7
input_3[0] => Equal5.IN7
input_3[0] => Equal6.IN7
input_3[0] => Equal7.IN7
input_3[1] => Equal4.IN6
input_3[1] => Equal5.IN6
input_3[1] => Equal6.IN6
input_3[1] => Equal7.IN6
input_3[2] => Equal4.IN5
input_3[2] => Equal5.IN5
input_3[2] => Equal6.IN5
input_3[2] => Equal7.IN5
input_3[3] => Equal4.IN4
input_3[3] => Equal5.IN4
input_3[3] => Equal6.IN4
input_3[3] => Equal7.IN4
input_4[0] => Equal0.IN7
input_4[0] => Equal1.IN7
input_4[0] => Equal2.IN7
input_4[0] => Equal3.IN7
input_4[1] => Equal0.IN6
input_4[1] => Equal1.IN6
input_4[1] => Equal2.IN6
input_4[1] => Equal3.IN6
input_4[2] => Equal0.IN5
input_4[2] => Equal1.IN5
input_4[2] => Equal2.IN5
input_4[2] => Equal3.IN5
input_4[3] => Equal0.IN4
input_4[3] => Equal1.IN4
input_4[3] => Equal2.IN4
input_4[3] => Equal3.IN4
input_out[0] => Equal20.IN7
input_out[0] => Equal21.IN7
input_out[0] => Equal22.IN7
input_out[0] => Equal23.IN7
input_out[1] => Equal20.IN6
input_out[1] => Equal21.IN6
input_out[1] => Equal22.IN6
input_out[1] => Equal23.IN6
input_out[2] => Equal20.IN5
input_out[2] => Equal21.IN5
input_out[2] => Equal22.IN5
input_out[2] => Equal23.IN5
input_out[3] => Equal20.IN4
input_out[3] => Equal21.IN4
input_out[3] => Equal22.IN4
input_out[3] => Equal23.IN4
clk_animate => vposOut[0].CLK
clk_animate => vposOut[1].CLK
clk_animate => vposOut[2].CLK
clk_animate => vposOut[3].CLK
clk_animate => vposOut[4].CLK
clk_animate => vposOut[5].CLK
clk_animate => vposOut[6].CLK
clk_animate => vposOut[7].CLK
clk_animate => vposOut[8].CLK
clk_animate => vposOut[9].CLK
clk_animate => vposOut[10].CLK
clk_animate => vposOut[11].CLK
clk_animate => vposOut[12].CLK
clk_animate => vposOut[13].CLK
clk_animate => vposOut[14].CLK
clk_animate => vposOut[15].CLK
clk_animate => vposOut[16].CLK
clk_animate => vposOut[17].CLK
clk_animate => vposOut[18].CLK
clk_animate => vposOut[19].CLK
clk_animate => vposOut[20].CLK
clk_animate => vposOut[21].CLK
clk_animate => vposOut[22].CLK
clk_animate => vposOut[23].CLK
clk_animate => vposOut[24].CLK
clk_animate => vposOut[25].CLK
clk_animate => vposOut[26].CLK
clk_animate => vposOut[27].CLK
clk_animate => vposOut[28].CLK
clk_animate => vposOut[29].CLK
clk_animate => vposOut[30].CLK
clk_animate => vposOut[31].CLK
clk_animate => vposExpected[0].CLK
clk_animate => vposExpected[1].CLK
clk_animate => vposExpected[2].CLK
clk_animate => vposExpected[3].CLK
clk_animate => vposExpected[4].CLK
clk_animate => vposExpected[5].CLK
clk_animate => vposExpected[6].CLK
clk_animate => vposExpected[7].CLK
clk_animate => vposExpected[8].CLK
clk_animate => vposExpected[9].CLK
clk_animate => vposExpected[10].CLK
clk_animate => vposExpected[11].CLK
clk_animate => vposExpected[12].CLK
clk_animate => vposExpected[13].CLK
clk_animate => vposExpected[14].CLK
clk_animate => vposExpected[15].CLK
clk_animate => vposExpected[16].CLK
clk_animate => vposExpected[17].CLK
clk_animate => vposExpected[18].CLK
clk_animate => vposExpected[19].CLK
clk_animate => vposExpected[20].CLK
clk_animate => vposExpected[21].CLK
clk_animate => vposExpected[22].CLK
clk_animate => vposExpected[23].CLK
clk_animate => vposExpected[24].CLK
clk_animate => vposExpected[25].CLK
clk_animate => vposExpected[26].CLK
clk_animate => vposExpected[27].CLK
clk_animate => vposExpected[28].CLK
clk_animate => vposExpected[29].CLK
clk_animate => vposExpected[30].CLK
clk_animate => vposExpected[31].CLK
clk_animate => vpos4[0].CLK
clk_animate => vpos4[1].CLK
clk_animate => vpos4[2].CLK
clk_animate => vpos4[3].CLK
clk_animate => vpos4[4].CLK
clk_animate => vpos4[5].CLK
clk_animate => vpos4[6].CLK
clk_animate => vpos4[7].CLK
clk_animate => vpos4[8].CLK
clk_animate => vpos4[9].CLK
clk_animate => vpos4[10].CLK
clk_animate => vpos4[11].CLK
clk_animate => vpos4[12].CLK
clk_animate => vpos4[13].CLK
clk_animate => vpos4[14].CLK
clk_animate => vpos4[15].CLK
clk_animate => vpos4[16].CLK
clk_animate => vpos4[17].CLK
clk_animate => vpos4[18].CLK
clk_animate => vpos4[19].CLK
clk_animate => vpos4[20].CLK
clk_animate => vpos4[21].CLK
clk_animate => vpos4[22].CLK
clk_animate => vpos4[23].CLK
clk_animate => vpos4[24].CLK
clk_animate => vpos4[25].CLK
clk_animate => vpos4[26].CLK
clk_animate => vpos4[27].CLK
clk_animate => vpos4[28].CLK
clk_animate => vpos4[29].CLK
clk_animate => vpos4[30].CLK
clk_animate => vpos4[31].CLK
clk_animate => vpos3[0].CLK
clk_animate => vpos3[1].CLK
clk_animate => vpos3[2].CLK
clk_animate => vpos3[3].CLK
clk_animate => vpos3[4].CLK
clk_animate => vpos3[5].CLK
clk_animate => vpos3[6].CLK
clk_animate => vpos3[7].CLK
clk_animate => vpos3[8].CLK
clk_animate => vpos3[9].CLK
clk_animate => vpos3[10].CLK
clk_animate => vpos3[11].CLK
clk_animate => vpos3[12].CLK
clk_animate => vpos3[13].CLK
clk_animate => vpos3[14].CLK
clk_animate => vpos3[15].CLK
clk_animate => vpos3[16].CLK
clk_animate => vpos3[17].CLK
clk_animate => vpos3[18].CLK
clk_animate => vpos3[19].CLK
clk_animate => vpos3[20].CLK
clk_animate => vpos3[21].CLK
clk_animate => vpos3[22].CLK
clk_animate => vpos3[23].CLK
clk_animate => vpos3[24].CLK
clk_animate => vpos3[25].CLK
clk_animate => vpos3[26].CLK
clk_animate => vpos3[27].CLK
clk_animate => vpos3[28].CLK
clk_animate => vpos3[29].CLK
clk_animate => vpos3[30].CLK
clk_animate => vpos3[31].CLK
clk_animate => vpos2[0].CLK
clk_animate => vpos2[1].CLK
clk_animate => vpos2[2].CLK
clk_animate => vpos2[3].CLK
clk_animate => vpos2[4].CLK
clk_animate => vpos2[5].CLK
clk_animate => vpos2[6].CLK
clk_animate => vpos2[7].CLK
clk_animate => vpos2[8].CLK
clk_animate => vpos2[9].CLK
clk_animate => vpos2[10].CLK
clk_animate => vpos2[11].CLK
clk_animate => vpos2[12].CLK
clk_animate => vpos2[13].CLK
clk_animate => vpos2[14].CLK
clk_animate => vpos2[15].CLK
clk_animate => vpos2[16].CLK
clk_animate => vpos2[17].CLK
clk_animate => vpos2[18].CLK
clk_animate => vpos2[19].CLK
clk_animate => vpos2[20].CLK
clk_animate => vpos2[21].CLK
clk_animate => vpos2[22].CLK
clk_animate => vpos2[23].CLK
clk_animate => vpos2[24].CLK
clk_animate => vpos2[25].CLK
clk_animate => vpos2[26].CLK
clk_animate => vpos2[27].CLK
clk_animate => vpos2[28].CLK
clk_animate => vpos2[29].CLK
clk_animate => vpos2[30].CLK
clk_animate => vpos2[31].CLK
clk_animate => vpos1[0].CLK
clk_animate => vpos1[1].CLK
clk_animate => vpos1[2].CLK
clk_animate => vpos1[3].CLK
clk_animate => vpos1[4].CLK
clk_animate => vpos1[5].CLK
clk_animate => vpos1[6].CLK
clk_animate => vpos1[7].CLK
clk_animate => vpos1[8].CLK
clk_animate => vpos1[9].CLK
clk_animate => vpos1[10].CLK
clk_animate => vpos1[11].CLK
clk_animate => vpos1[12].CLK
clk_animate => vpos1[13].CLK
clk_animate => vpos1[14].CLK
clk_animate => vpos1[15].CLK
clk_animate => vpos1[16].CLK
clk_animate => vpos1[17].CLK
clk_animate => vpos1[18].CLK
clk_animate => vpos1[19].CLK
clk_animate => vpos1[20].CLK
clk_animate => vpos1[21].CLK
clk_animate => vpos1[22].CLK
clk_animate => vpos1[23].CLK
clk_animate => vpos1[24].CLK
clk_animate => vpos1[25].CLK
clk_animate => vpos1[26].CLK
clk_animate => vpos1[27].CLK
clk_animate => vpos1[28].CLK
clk_animate => vpos1[29].CLK
clk_animate => vpos1[30].CLK
clk_animate => vpos1[31].CLK
expire => vposOut[0].PRESET
expire => vposOut[1].PRESET
expire => vposOut[2].ACLR
expire => vposOut[3].ACLR
expire => vposOut[4].PRESET
expire => vposOut[5].PRESET
expire => vposOut[6].ACLR
expire => vposOut[7].PRESET
expire => vposOut[8].PRESET
expire => vposOut[9].ACLR
expire => vposOut[10].ACLR
expire => vposOut[11].ACLR
expire => vposOut[12].ACLR
expire => vposOut[13].ACLR
expire => vposOut[14].ACLR
expire => vposOut[15].ACLR
expire => vposOut[16].ACLR
expire => vposOut[17].ACLR
expire => vposOut[18].ACLR
expire => vposOut[19].ACLR
expire => vposOut[20].ACLR
expire => vposOut[21].ACLR
expire => vposOut[22].ACLR
expire => vposOut[23].ACLR
expire => vposOut[24].ACLR
expire => vposOut[25].ACLR
expire => vposOut[26].ACLR
expire => vposOut[27].ACLR
expire => vposOut[28].ACLR
expire => vposOut[29].ACLR
expire => vposOut[30].ACLR
expire => vposOut[31].ACLR
expire => vposExpected[0].PRESET
expire => vposExpected[1].PRESET
expire => vposExpected[2].PRESET
expire => vposExpected[3].PRESET
expire => vposExpected[4].ACLR
expire => vposExpected[5].ACLR
expire => vposExpected[6].PRESET
expire => vposExpected[7].ACLR
expire => vposExpected[8].PRESET
expire => vposExpected[9].ACLR
expire => vposExpected[10].ACLR
expire => vposExpected[11].ACLR
expire => vposExpected[12].ACLR
expire => vposExpected[13].ACLR
expire => vposExpected[14].ACLR
expire => vposExpected[15].ACLR
expire => vposExpected[16].ACLR
expire => vposExpected[17].ACLR
expire => vposExpected[18].ACLR
expire => vposExpected[19].ACLR
expire => vposExpected[20].ACLR
expire => vposExpected[21].ACLR
expire => vposExpected[22].ACLR
expire => vposExpected[23].ACLR
expire => vposExpected[24].ACLR
expire => vposExpected[25].ACLR
expire => vposExpected[26].ACLR
expire => vposExpected[27].ACLR
expire => vposExpected[28].ACLR
expire => vposExpected[29].ACLR
expire => vposExpected[30].ACLR
expire => vposExpected[31].ACLR
expire => vpos4[0].PRESET
expire => vpos4[1].PRESET
expire => vpos4[2].ACLR
expire => vpos4[3].PRESET
expire => vpos4[4].ACLR
expire => vpos4[5].PRESET
expire => vpos4[6].PRESET
expire => vpos4[7].PRESET
expire => vpos4[8].ACLR
expire => vpos4[9].ACLR
expire => vpos4[10].ACLR
expire => vpos4[11].ACLR
expire => vpos4[12].ACLR
expire => vpos4[13].ACLR
expire => vpos4[14].ACLR
expire => vpos4[15].ACLR
expire => vpos4[16].ACLR
expire => vpos4[17].ACLR
expire => vpos4[18].ACLR
expire => vpos4[19].ACLR
expire => vpos4[20].ACLR
expire => vpos4[21].ACLR
expire => vpos4[22].ACLR
expire => vpos4[23].ACLR
expire => vpos4[24].ACLR
expire => vpos4[25].ACLR
expire => vpos4[26].ACLR
expire => vpos4[27].ACLR
expire => vpos4[28].ACLR
expire => vpos4[29].ACLR
expire => vpos4[30].ACLR
expire => vpos4[31].ACLR
expire => vpos3[0].PRESET
expire => vpos3[1].PRESET
expire => vpos3[2].PRESET
expire => vpos3[3].ACLR
expire => vpos3[4].ACLR
expire => vpos3[5].ACLR
expire => vpos3[6].ACLR
expire => vpos3[7].PRESET
expire => vpos3[8].ACLR
expire => vpos3[9].ACLR
expire => vpos3[10].ACLR
expire => vpos3[11].ACLR
expire => vpos3[12].ACLR
expire => vpos3[13].ACLR
expire => vpos3[14].ACLR
expire => vpos3[15].ACLR
expire => vpos3[16].ACLR
expire => vpos3[17].ACLR
expire => vpos3[18].ACLR
expire => vpos3[19].ACLR
expire => vpos3[20].ACLR
expire => vpos3[21].ACLR
expire => vpos3[22].ACLR
expire => vpos3[23].ACLR
expire => vpos3[24].ACLR
expire => vpos3[25].ACLR
expire => vpos3[26].ACLR
expire => vpos3[27].ACLR
expire => vpos3[28].ACLR
expire => vpos3[29].ACLR
expire => vpos3[30].ACLR
expire => vpos3[31].ACLR
expire => vpos2[0].PRESET
expire => vpos2[1].PRESET
expire => vpos2[2].ACLR
expire => vpos2[3].ACLR
expire => vpos2[4].ACLR
expire => vpos2[5].PRESET
expire => vpos2[6].ACLR
expire => vpos2[7].ACLR
expire => vpos2[8].ACLR
expire => vpos2[9].ACLR
expire => vpos2[10].ACLR
expire => vpos2[11].ACLR
expire => vpos2[12].ACLR
expire => vpos2[13].ACLR
expire => vpos2[14].ACLR
expire => vpos2[15].ACLR
expire => vpos2[16].ACLR
expire => vpos2[17].ACLR
expire => vpos2[18].ACLR
expire => vpos2[19].ACLR
expire => vpos2[20].ACLR
expire => vpos2[21].ACLR
expire => vpos2[22].ACLR
expire => vpos2[23].ACLR
expire => vpos2[24].ACLR
expire => vpos2[25].ACLR
expire => vpos2[26].ACLR
expire => vpos2[27].ACLR
expire => vpos2[28].ACLR
expire => vpos2[29].ACLR
expire => vpos2[30].ACLR
expire => vpos2[31].ACLR
expire => vpos1[0].PRESET
expire => vpos1[1].PRESET
expire => vpos1[2].PRESET
expire => vpos1[3].PRESET
expire => vpos1[4].PRESET
expire => vpos1[5].PRESET
expire => vpos1[6].ACLR
expire => vpos1[7].PRESET
expire => vpos1[8].PRESET
expire => vpos1[9].PRESET
expire => vpos1[10].PRESET
expire => vpos1[11].PRESET
expire => vpos1[12].PRESET
expire => vpos1[13].PRESET
expire => vpos1[14].PRESET
expire => vpos1[15].PRESET
expire => vpos1[16].PRESET
expire => vpos1[17].PRESET
expire => vpos1[18].PRESET
expire => vpos1[19].PRESET
expire => vpos1[20].PRESET
expire => vpos1[21].PRESET
expire => vpos1[22].PRESET
expire => vpos1[23].PRESET
expire => vpos1[24].PRESET
expire => vpos1[25].PRESET
expire => vpos1[26].PRESET
expire => vpos1[27].PRESET
expire => vpos1[28].PRESET
expire => vpos1[29].PRESET
expire => vpos1[30].PRESET
expire => vpos1[31].PRESET
videoOn => rgb.OUTPUTSELECT
videoOn => rgb.OUTPUTSELECT


|memory_game|score_text:U2
clk => font_rom:font_unit.clk
reset => ~NO_FANOUT~
pixel_x[0] => ~NO_FANOUT~
pixel_x[1] => Mux7.IN2
pixel_x[2] => Mux7.IN1
pixel_x[3] => Mux7.IN0
pixel_x[4] => LessThan0.IN12
pixel_x[4] => Mux0.IN19
pixel_x[4] => Mux1.IN19
pixel_x[4] => Mux2.IN19
pixel_x[4] => Mux3.IN19
pixel_x[4] => Mux4.IN19
pixel_x[4] => Mux5.IN19
pixel_x[4] => Mux6.IN19
pixel_x[5] => LessThan0.IN11
pixel_x[5] => Mux0.IN18
pixel_x[5] => Mux1.IN18
pixel_x[5] => Mux2.IN18
pixel_x[5] => Mux3.IN18
pixel_x[5] => Mux4.IN18
pixel_x[5] => Mux5.IN18
pixel_x[5] => Mux6.IN18
pixel_x[6] => LessThan0.IN10
pixel_x[6] => Mux0.IN17
pixel_x[6] => Mux1.IN17
pixel_x[6] => Mux2.IN17
pixel_x[6] => Mux3.IN17
pixel_x[6] => Mux4.IN17
pixel_x[6] => Mux5.IN17
pixel_x[6] => Mux6.IN17
pixel_x[7] => LessThan0.IN9
pixel_x[7] => Mux0.IN16
pixel_x[7] => Mux1.IN16
pixel_x[7] => Mux2.IN16
pixel_x[7] => Mux3.IN16
pixel_x[7] => Mux4.IN16
pixel_x[7] => Mux5.IN16
pixel_x[7] => Mux6.IN16
pixel_x[8] => LessThan0.IN8
pixel_x[9] => LessThan0.IN7
pixel_y[0] => ~NO_FANOUT~
pixel_y[1] => font_rom:font_unit.addr[0]
pixel_y[2] => font_rom:font_unit.addr[1]
pixel_y[3] => font_rom:font_unit.addr[2]
pixel_y[4] => font_rom:font_unit.addr[3]
pixel_y[5] => Equal0.IN9
pixel_y[6] => Equal0.IN8
pixel_y[7] => Equal0.IN7
pixel_y[8] => Equal0.IN6
pixel_y[9] => Equal0.IN5
dig3[0] => Mux6.IN12
dig3[1] => Mux5.IN12
dig3[2] => Mux4.IN12
dig3[3] => Mux3.IN12
dig2[0] => Mux6.IN13
dig2[1] => Mux5.IN13
dig2[2] => Mux4.IN13
dig2[3] => Mux3.IN13
dig1[0] => Mux6.IN14
dig1[1] => Mux5.IN14
dig1[2] => Mux4.IN14
dig1[3] => Mux3.IN14
dig0[0] => Mux6.IN15
dig0[1] => Mux5.IN15
dig0[2] => Mux4.IN15
dig0[3] => Mux3.IN15
text_on <= score_on.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[0] <= <VCC>
text_rgb[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE


|memory_game|score_text:U2|font_rom:font_unit
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => addr_reg[8].CLK
clk => addr_reg[9].CLK
clk => addr_reg[10].CLK
addr[0] => addr_reg[0].DATAIN
addr[1] => addr_reg[1].DATAIN
addr[2] => addr_reg[2].DATAIN
addr[3] => addr_reg[3].DATAIN
addr[4] => addr_reg[4].DATAIN
addr[5] => addr_reg[5].DATAIN
addr[6] => addr_reg[6].DATAIN
addr[7] => addr_reg[7].DATAIN
addr[8] => addr_reg[8].DATAIN
addr[9] => addr_reg[9].DATAIN
addr[10] => addr_reg[10].DATAIN
data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


