================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Mon Nov 10 23:48:21 +0100 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         Transposed_FIR_HLS
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xck26-sfvc784-2LV-c


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              6622
FF:               3675
DSP:              208
BRAM:             0
URAM:             0
SRL:              24


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 3.824       |
| Post-Route     | 7.351       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-----------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                        | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                        | 6622 | 3675 | 208 |      |      |     |        |      |         |          |        |
|   (inst)                    |      | 2    |     |      |      |     |        |      |         |          |        |
|   p_0_FIR_filter_fu_827     | 5084 | 3579 | 208 |      |      |     |        |      |         |          |        |
|     (p_0_FIR_filter_fu_827) | 4486 | 3579 | 196 |      |      |     |        |      |         |          |        |
|     mul_16s_10s_25_1_1_U1   | 1    |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_7ns_23_1_1_U13  | 48   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_7ns_23_1_1_U8   | 48   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_7s_23_1_1_U14   | 48   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_8ns_24_1_1_U2   | 50   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_8ns_24_1_1_U22  | 50   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_8ns_24_1_1_U3   | 100  |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_8ns_24_1_1_U5   | 50   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_8s_24_1_1_U18   | 50   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_8s_24_1_1_U23   | 50   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U37   | 52   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_9s_25_1_1_U38   | 52   |      | 1   |      |      |     |        |      |         |          |        |
|   regslice_both_input_r_U   | 1516 | 57   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_r_U  | 22   | 37   |     |      |      |     |        |      |         |          |        |
+-----------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 5.65%  | OK     |
| FD                                                        | 50%       | 1.57%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.04%  | OK     |
| CARRY8                                                    | 25%       | 6.12%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 16.67% | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 16.67% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2196      | 6      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0.82   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                        | ENDPOINT PIN                                                           | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                       |                                                                        |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.649 | regslice_both_input_r_U/FSM_sequential_state_reg[0]/C | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[23] |            1 |       3122 |          6.787 |          0.267 |        6.520 |
| Path2 | 2.652 | regslice_both_input_r_U/FSM_sequential_state_reg[0]/C | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[25] |            1 |       3122 |          6.785 |          0.267 |        6.518 |
| Path3 | 2.673 | regslice_both_input_r_U/FSM_sequential_state_reg[0]/C | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_208_reg/DSP_A_B_DATA_INST/A[15] |            1 |       3122 |          6.778 |          0.267 |        6.511 |
| Path4 | 2.679 | regslice_both_input_r_U/FSM_sequential_state_reg[0]/C | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[24] |            1 |       3122 |          6.767 |          0.267 |        6.500 |
| Path5 | 2.725 | regslice_both_input_r_U/FSM_sequential_state_reg[0]/C | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[26] |            1 |       3122 |          6.713 |          0.267 |        6.446 |
+-------+-------+-------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                      | Primitive Type         |
    +------------------------------------------------------------------+------------------------+
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_208_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                      | Primitive Type         |
    +------------------------------------------------------------------+------------------------+
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_208_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                      | Primitive Type         |
    +------------------------------------------------------------------+------------------------+
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_208_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                      | Primitive Type         |
    +------------------------------------------------------------------+------------------------+
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_208_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                      | Primitive Type         |
    +------------------------------------------------------------------+------------------------+
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_208_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | regslice_both_input_r_U/FSM_sequential_state_reg[0]              | REGISTER.SDR.FDSE      |
    | regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3             | CLB.LUT.LUT4           |
    | p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------+
| Report Type              | Report Location                                                 |
+--------------------------+-----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/FIR_HLS_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/FIR_HLS_failfast_routed.rpt                 |
| power                    | impl/verilog/report/FIR_HLS_power_routed.rpt                    |
| status                   | impl/verilog/report/FIR_HLS_status_routed.rpt                   |
| timing                   | impl/verilog/report/FIR_HLS_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/FIR_HLS_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/FIR_HLS_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/FIR_HLS_utilization_hierarchical_routed.rpt |
+--------------------------+-----------------------------------------------------------------+


