Nicholas Allec , Zyad Hassan , Li Shang , Robert P. Dick , Ronggui Yang, ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Ajay N. Bhoj , Niraj K. Jha, Gated-diode FinFET DRAMs: Device and circuit design-considerations, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.4, p.1-32, December 2010[doi>10.1145/1877745.1877746]
Swarup Bhunia , Hamid Mahmoodi , Debjyoti Ghosh , Saibal Mukhopadhyay , Kaushik Roy, Low-power scan design using first-level supply gating, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.3, p.384-395, March 2005[doi>10.1109/TVLSI.2004.842885]
David R. Bild , Sanchit Misra , Thidapat Chantemy , Prabhat Kumar , Robert P. Dick , X. Sharon Hu , Li Shang , Alok Choudhary, Temperature-aware test scheduling for multiprocessor systems-on-chip, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Kenneth M. Butler , Jayashree Saxena , Tony Fryars , Graham Hetherington, Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques, Proceedings of the International Test Conference on International Test Conference, p.355-364, October 26-28, 2004
Chiang, M.-H., Kim, K., Tretz, C., and Chuang, C.-T. 2005. Novel high-density low-power logic circuit techniques using DG devices.IEEE Trans. Electron Devices 52, 10, 2339--2342.
Min-Hao Chiu , James C. -M. Li, Jump Scan: A DFT Technique for Low Power Testing, Proceedings of the 23rd IEEE Symposium on VLSI Test, p.277-282, May 01-05, 2005[doi>10.1109/VTS.2005.51]
Cho, K. Y., Mitra, S., and McCluskey, E. J. 2007. California scan architecture for high quality and low power testing. InProceedings of the International Test Conference. 1--10.
Jung Hwan Choi , Jayathi Murthy , Kaushik Roy, The effect of process variation on device temperature in FinFET circuits, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Czysz, D., Kassab, M., Lin, X., Mrugalski, G., Rajski, J., and Tyszer, J. 2008. Low power scan shift and capture in the EDT environment. InProceedings of the International Test Conference. 1--10.
Datta, A., Goel, A., Cakici, R. T., Mahmoodi, H., Lekshmanan, D., and Roy, K. 2007. Modeling and circuit synthesis for independently controlled double gate FinFET devices.IEEE Trans. Comput.-Aided Des. 26, 11, 1957--1966.
Fossum, J. G., Ge, L., Chiang, M.-H., Trivedi, V. P., Chowdhury, M. M., Mathew, L., Workman, G. O., and Nguyen, B.-Y. 2004. A process/physics-based compact model for nonclassical CMOS device and circuit design.Solid-State Electron. 8, 919--926.
Patrick Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test, v.19 n.3, p.82-92, May 2002[doi>10.1109/MDT.2002.1003802]
Girard, P., Landrault, C., Pravossoudovitch, S., and Severac, D. 1998. Reducing power consumption during test application by test vector ordering. InProceedings of the International Symposium on Circuits and Systems. Vol. 2, 296--299.
Giri, C., Choudhary, P. K., and Chattopadhyay, S. 2007. Scan architecture modification with test vector reordering for test power reduction. InProceedings of the International Symposium on Integrated Circuits. 449--452.
Jie Gu , John Keane , Sachin Sapatnekar , Chris H. Kim, Statistical leakage estimation of double gate FinFET devices considering the width quantization property, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.206-209, February 2008[doi>10.1109/TVLSI.2007.909809]
Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]
W. Hung , C. Addo-Quaye , T. Theocharides , Y. Xie , N. Vijaykrishnan , M. J. Irwin, Thermal-Aware IP Virtualization and Placement for Networks-on-Chip Architecture, Proceedings of the IEEE International Conference on Computer Design, p.430-437, October 11-13, 2004
Jha, N. K. and Gupta, S. 2003.Testing of Digital Systems. Cambridge University Press, Cambridge, UK.
Kumar, A., Minch, B. A., and Tiwari, S. 2004. Low voltage and performance tunable CMOS circuit design using independently driven double gate MOSFETs. InProceedings of the International SOI Conference. 119--121.
Wei Li , Sudhakar M. Reddy , Irith Pomeranz, On Reducing Peak Current and Power during Test, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.156-161, May 11-12, 2005[doi>10.1109/ISVLSI.2005.53]
Xijiang Lin , Irith Pomeranz , Sudhakar M. Reddy, MIX: A Test Generation System for Synchronous Sequential Circuits, Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing, p.456, January 04-07, 1998
Chunsheng Liu , Vikram Iyengar , D. K. Pradhan, Thermal-Aware Testing of Network-on-Chip Using Multiple-Frequency Clocking, Proceedings of the 24th IEEE VLSI Test Symposium, p.46-51, April 30-May 04, 2006[doi>10.1109/VTS.2006.88]
Yongpan Liu , Robert P. Dick , Li Shang , Huazhong Yang, Accurate temperature-dependent integrated circuit leakage power estimation is easy, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Prateek Mishra , Niraj K. Jha, Low-power FinFET circuit synthesis using surface orientation optimization, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Prateek Mishra , Anish Muttreja , Niraj K. Jha, Low-power FinFET circuit synthesis using multiple supply and threshold voltages, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-23, July 2009[doi>10.1145/1543438.1543440]
Mishra, P., Bhoj, A. N., and Jha, N. K. 2010. Die-level leakage power analysis of FinFET circuits considering process variations. InProceedings of the International Symposium on Quality Electronic Design. 347--355.
MIT. Material property database, thermal silicon oxide. http://www.mit.edu/6.777/matprops/sio2.htm.
Muttreja, A., Agarwal, N., and Jha, N. K. 2007. CMOS logic design with independent-gate FinFETs. InProceedings of the International Conference on Computer Design. 560--567.
M. Rostami , K. Mohanram, Dual-Independent-Gate FinFETs for Low Power Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.3, p.337-349, March 2011[doi>10.1109/TCAD.2010.2097310]
Mehrdad Nourani , Mohammad Tehranipoor , Nisar Ahmed, Low-Transition Test Pattern Generation for BIST-Based Applications, IEEE Transactions on Computers, v.57 n.3, p.303-315, March 2008[doi>10.1109/TC.2007.70794]
Nowak, E. J., Aller, I., Ludwig, T., Kim, K., Joshi, R. V., Chuang, C.-T., Bernstein, K., and Puri, R. 2004. Turning silicon on its edge {double gate CMOS/FinFET technology}.IEEE Circuits Devices Mag. 20, 1, 20--31.
Ouyang, J. and Xie, Y. 2008. Power optimization for FinFET-based circuits using genetic algorithms. InProceedings of the International SOC Conference. 211--214.
Pacha, C., Von Arnim, K., et al. 2007. Efficiency of low-power design techniques in multi-gate FET CMOS circuits. InProceedings of the European Solid State Circuits Conference. 111--114.
Vasilis F. Pavlidis , Eby G. Friedman, Three-dimensional Integrated Circuit Design, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
Poljak, M., Jovanovic, V., and Suligoj, T. 2008. SOI vs. bulk FinFET: Body doping and corner effects influence on device characteristics. InProceedings of the Mediterranean Electrotechnical Conference. 425--430.
Paul Rosinger , Bashir Al-Hashimi , Krishnendu Chakrabarty, Rapid Generation of Thermal-Safe Test Schedules, Proceedings of the conference on Design, Automation and Test in Europe, p.840-845, March 07-11, 2005[doi>10.1109/DATE.2005.252]
Sechen, C. and Sangiovanni-Vincentelli, A. L. 1985. The TimberWolf placement and routing package.IEEE J. Solid-State Circ. 20, 2, 510--522.
Li Shang , Li-Shiuan Peh , Amit Kumar , Niraj K. Jha, Thermal Modeling, Characterization and Management of On-Chip Networks, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.67-78, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.35]
Simsir, M. O. and Jha, N. K. 2009. Thermal characterization of BIST, scan design and sequential test methodologies. InProceedings of the International Test Conference. 1--9.
Muzaffer O. Simsir , Ajay Bhoj , Niraj K. Jha, Fault modeling for FinFET circuits, Proceedings of the 2010 IEEE/ACM International Symposium on Nanoscale Architectures, June 17-18, 2010, Anaheim, California
Ozgur Sinanoglu , Ismet Bayraktaroglu , Alex Orailoglu, Reducing Average and Peak Test Power Through Scan Chain Modification, Journal of Electronic Testing: Theory and Applications, v.19 n.4, p.457-467, August 2003[doi>10.1023/A:1024600311740]
Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004[doi>10.1145/980152.980157]
Stan, M. R., Skadron, K., Barcella, M., Huang, W., Sankaranarayanan, K., and Velusamy, S. 2003. HotSpot: A dynamic compact thermal model at the processor-architecture level.Microelectron. J. 34, 12, 1153--1165.
Brian Swahn , Soha Hassoun, Gate sizing: finFETs vs 32nm bulk MOSFETs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147047]
Synopsys Corp. 2004. VCS MIX user guide. http://www.synopsys.com.
Synopsys Corp. 2010a. DFT Compiler scan user guide. http://www.synopsys.com.
Synopsys Corp. 2010b. TetraMAX ATPG user guide. http://www.synopsys.com.
Tawfik, S. A. and Kursun, V. 2008. Low-power and compact sequential circuits with independent-gate FinFETs.IEEE Trans. Electron Devices 55, 1, 60--70.
Seongmoon Wang, A BIST TPG for low power dissipation and high fault coverage, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.7, p.777-789, July 2007[doi>10.1109/TVLSI.2007.899234]
Xiong, S. and Bokor, J. 2003. Sensitivity of double-gate and FinFET devices to process variations.IEEE Trans. Electron Devices 50, 11, 2255--2261.
Haixia Yan , Qiang Zhou , Xianlong Hong, Efficient Thermal Aware Placement Approach Integrated with 3D DCT Placement Algorithm, Proceedings of the 9th international symposium on Quality Electronic Design, p.289-292, March 17-19, 2008
Y. Yang , Z. Gu , C. Zhu , R. P. Dick , L. Shang, ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.1, p.86-99, January 2007[doi>10.1109/TCAD.2006.882589]
Yoshida, T. and Watati, M. 2003. A new approach for low-power scan testing. InProceedings of the International Test Conference. Vol. 1, 480--487.
