{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656937252168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656937252168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 15:20:52 2022 " "Processing started: Mon Jul 04 15:20:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656937252168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656937252168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilog_outlines -c verilog_outlines " "Command: quartus_map --read_settings_files=on --write_settings_files=off verilog_outlines -c verilog_outlines" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656937252168 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1656937252601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_sim " "Found entity 1: debouncer_sim" {  } { { "debouncer_sim.bdf" "" { Schematic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/debouncer_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937252651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937252651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 2 2 " "Found 2 design units, including 2 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937252651 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff " "Found entity 2: d_ff" {  } { { "debouncer.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/debouncer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937252651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937252651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937252651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937252651 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "buffer_sim.bdf " "Can't analyze file -- file buffer_sim.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1656937252661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937252661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937252661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decision.v 1 1 " "Found 1 design units, including 1 entities, in source file decision.v" { { "Info" "ISGN_ENTITY_NAME" "1 decision " "Found entity 1: decision" {  } { { "decision.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/decision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937252666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937252666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937252666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937252666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_sim " "Found entity 1: clk_div_sim" {  } { { "clk_div_sim.bdf" "" { Schematic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/clk_div_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937252666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937252666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.v 1 1 " "Found 1 design units, including 1 entities, in source file switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937252671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937252671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file switch_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 switch_sim " "Found entity 1: switch_sim" {  } { { "switch_sim.bdf" "" { Schematic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/switch_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937252671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937252671 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "to_vga.v(236) " "Verilog HDL information at to_vga.v(236): always construct contains both blocking and non-blocking assignments" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1656937252671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file to_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 to_vga " "Found entity 1: to_vga" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937252676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937252676 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw_in main.v(17) " "Verilog HDL Implicit Net warning at main.v(17): created implicit net for \"sw_in\"" {  } { { "main.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/main.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937252676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "to_vga " "Elaborating entity \"to_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656937252722 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k to_vga.v(35) " "Verilog HDL or VHDL warning at to_vga.v(35): object \"k\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937252722 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2bit to_vga.v(36) " "Verilog HDL or VHDL warning at to_vga.v(36): object \"temp2bit\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937252722 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_counts_bcd to_vga.v(39) " "Verilog HDL or VHDL warning at to_vga.v(39): object \"input_counts_bcd\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937252722 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "background_r to_vga.v(58) " "Verilog HDL or VHDL warning at to_vga.v(58): object \"background_r\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937252975 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "background_g to_vga.v(59) " "Verilog HDL or VHDL warning at to_vga.v(59): object \"background_g\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253256 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "background_b to_vga.v(60) " "Verilog HDL or VHDL warning at to_vga.v(60): object \"background_b\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253569 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_digits_r to_vga.v(67) " "Verilog HDL or VHDL warning at to_vga.v(67): object \"red_digits_r\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253584 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_digits_g to_vga.v(68) " "Verilog HDL or VHDL warning at to_vga.v(68): object \"red_digits_g\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253584 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_digits_b to_vga.v(69) " "Verilog HDL or VHDL warning at to_vga.v(69): object \"red_digits_b\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253584 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_digits_r to_vga.v(72) " "Verilog HDL or VHDL warning at to_vga.v(72): object \"blue_digits_r\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253584 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_digits_g to_vga.v(73) " "Verilog HDL or VHDL warning at to_vga.v(73): object \"blue_digits_g\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253600 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_digits_b to_vga.v(74) " "Verilog HDL or VHDL warning at to_vga.v(74): object \"blue_digits_b\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253600 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yellow_digits_r to_vga.v(77) " "Verilog HDL or VHDL warning at to_vga.v(77): object \"yellow_digits_r\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253600 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yellow_digits_g to_vga.v(78) " "Verilog HDL or VHDL warning at to_vga.v(78): object \"yellow_digits_g\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253600 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yellow_digits_b to_vga.v(79) " "Verilog HDL or VHDL warning at to_vga.v(79): object \"yellow_digits_b\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253600 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_digits_r to_vga.v(82) " "Verilog HDL or VHDL warning at to_vga.v(82): object \"green_digits_r\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253615 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_digits_g to_vga.v(83) " "Verilog HDL or VHDL warning at to_vga.v(83): object \"green_digits_g\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253615 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_digits_b to_vga.v(84) " "Verilog HDL or VHDL warning at to_vga.v(84): object \"green_digits_b\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937253615 "|to_vga"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "fullnesses to_vga.v(134) " "Verilog HDL warning at to_vga.v(134): initial value for variable fullnesses should be constant" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 134 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1656937254444 "|to_vga"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memories to_vga.v(134) " "Verilog HDL warning at to_vga.v(134): initial value for variable memories should be constant" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 134 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1656937254444 "|to_vga"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "drop_counts to_vga.v(134) " "Verilog HDL warning at to_vga.v(134): initial value for variable drop_counts should be constant" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 134 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1656937254444 "|to_vga"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "input_counts to_vga.v(134) " "Verilog HDL warning at to_vga.v(134): initial value for variable input_counts should be constant" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 134 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1656937254444 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(324) " "Verilog HDL assignment warning at to_vga.v(324): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254615 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(325) " "Verilog HDL assignment warning at to_vga.v(325): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254615 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(326) " "Verilog HDL assignment warning at to_vga.v(326): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254615 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(328) " "Verilog HDL assignment warning at to_vga.v(328): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254615 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(329) " "Verilog HDL assignment warning at to_vga.v(329): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254615 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(330) " "Verilog HDL assignment warning at to_vga.v(330): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254615 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(332) " "Verilog HDL assignment warning at to_vga.v(332): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254615 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(333) " "Verilog HDL assignment warning at to_vga.v(333): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254615 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(334) " "Verilog HDL assignment warning at to_vga.v(334): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254615 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(342) " "Verilog HDL assignment warning at to_vga.v(342): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254615 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(343) " "Verilog HDL assignment warning at to_vga.v(343): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254631 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(344) " "Verilog HDL assignment warning at to_vga.v(344): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254631 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(346) " "Verilog HDL assignment warning at to_vga.v(346): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254631 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(347) " "Verilog HDL assignment warning at to_vga.v(347): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254631 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(348) " "Verilog HDL assignment warning at to_vga.v(348): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254631 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(350) " "Verilog HDL assignment warning at to_vga.v(350): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254631 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(351) " "Verilog HDL assignment warning at to_vga.v(351): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254631 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(352) " "Verilog HDL assignment warning at to_vga.v(352): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254631 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(388) " "Verilog HDL assignment warning at to_vga.v(388): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254631 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(389) " "Verilog HDL assignment warning at to_vga.v(389): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254631 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(390) " "Verilog HDL assignment warning at to_vga.v(390): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254631 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(399) " "Verilog HDL assignment warning at to_vga.v(399): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254647 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(400) " "Verilog HDL assignment warning at to_vga.v(400): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254647 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(401) " "Verilog HDL assignment warning at to_vga.v(401): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254647 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(493) " "Verilog HDL assignment warning at to_vga.v(493): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254678 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(494) " "Verilog HDL assignment warning at to_vga.v(494): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254678 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(495) " "Verilog HDL assignment warning at to_vga.v(495): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254693 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(505) " "Verilog HDL assignment warning at to_vga.v(505): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254922 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(506) " "Verilog HDL assignment warning at to_vga.v(506): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254923 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(507) " "Verilog HDL assignment warning at to_vga.v(507): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937254925 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(519) " "Verilog HDL assignment warning at to_vga.v(519): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937255310 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(520) " "Verilog HDL assignment warning at to_vga.v(520): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937255310 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(521) " "Verilog HDL assignment warning at to_vga.v(521): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937255310 "|to_vga"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[0\] GND " "Pin \"vga_red\[0\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[1\] GND " "Pin \"vga_red\[1\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[2\] GND " "Pin \"vga_red\[2\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[3\] GND " "Pin \"vga_red\[3\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[4\] GND " "Pin \"vga_red\[4\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[5\] GND " "Pin \"vga_red\[5\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[0\] GND " "Pin \"vga_green\[0\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[1\] GND " "Pin \"vga_green\[1\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[2\] GND " "Pin \"vga_green\[2\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[3\] GND " "Pin \"vga_green\[3\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[4\] GND " "Pin \"vga_green\[4\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[5\] GND " "Pin \"vga_green\[5\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[0\] GND " "Pin \"vga_blue\[0\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[1\] GND " "Pin \"vga_blue\[1\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[2\] GND " "Pin \"vga_blue\[2\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[3\] GND " "Pin \"vga_blue\[3\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[4\] GND " "Pin \"vga_blue\[4\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[5\] GND " "Pin \"vga_blue\[5\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n VCC " "Pin \"vga_sync_n\" is stuck at VCC" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank_n VCC " "Pin \"vga_blank_n\" is stuck at VCC" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937261349 "|to_vga|vga_blank_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1656937261349 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1656937262099 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/output_files/verilog_outlines.map.smsg " "Generated suppressed messages file D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/output_files/verilog_outlines.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1656937263083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1656937263458 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263458 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "180 " "Design contains 180 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness1\[0\] " "No output dependent on input pin \"fullness1\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|fullness1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness1\[1\] " "No output dependent on input pin \"fullness1\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|fullness1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness1\[2\] " "No output dependent on input pin \"fullness1\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|fullness1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness2\[0\] " "No output dependent on input pin \"fullness2\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|fullness2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness2\[1\] " "No output dependent on input pin \"fullness2\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|fullness2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness2\[2\] " "No output dependent on input pin \"fullness2\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|fullness2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness3\[0\] " "No output dependent on input pin \"fullness3\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|fullness3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness3\[1\] " "No output dependent on input pin \"fullness3\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|fullness3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness3\[2\] " "No output dependent on input pin \"fullness3\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|fullness3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness4\[0\] " "No output dependent on input pin \"fullness4\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|fullness4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness4\[1\] " "No output dependent on input pin \"fullness4\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|fullness4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness4\[2\] " "No output dependent on input pin \"fullness4\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|fullness4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[0\] " "No output dependent on input pin \"memory1\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[1\] " "No output dependent on input pin \"memory1\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[2\] " "No output dependent on input pin \"memory1\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[3\] " "No output dependent on input pin \"memory1\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[4\] " "No output dependent on input pin \"memory1\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[5\] " "No output dependent on input pin \"memory1\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[6\] " "No output dependent on input pin \"memory1\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[7\] " "No output dependent on input pin \"memory1\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[8\] " "No output dependent on input pin \"memory1\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[9\] " "No output dependent on input pin \"memory1\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[10\] " "No output dependent on input pin \"memory1\[10\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[11\] " "No output dependent on input pin \"memory1\[11\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[12\] " "No output dependent on input pin \"memory1\[12\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[13\] " "No output dependent on input pin \"memory1\[13\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[14\] " "No output dependent on input pin \"memory1\[14\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[15\] " "No output dependent on input pin \"memory1\[15\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[16\] " "No output dependent on input pin \"memory1\[16\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[17\] " "No output dependent on input pin \"memory1\[17\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[18\] " "No output dependent on input pin \"memory1\[18\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[19\] " "No output dependent on input pin \"memory1\[19\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[20\] " "No output dependent on input pin \"memory1\[20\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[21\] " "No output dependent on input pin \"memory1\[21\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[22\] " "No output dependent on input pin \"memory1\[22\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[23\] " "No output dependent on input pin \"memory1\[23\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[0\] " "No output dependent on input pin \"memory2\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[1\] " "No output dependent on input pin \"memory2\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[2\] " "No output dependent on input pin \"memory2\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[3\] " "No output dependent on input pin \"memory2\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[4\] " "No output dependent on input pin \"memory2\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[5\] " "No output dependent on input pin \"memory2\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[6\] " "No output dependent on input pin \"memory2\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[7\] " "No output dependent on input pin \"memory2\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[8\] " "No output dependent on input pin \"memory2\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[9\] " "No output dependent on input pin \"memory2\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[10\] " "No output dependent on input pin \"memory2\[10\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[11\] " "No output dependent on input pin \"memory2\[11\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[12\] " "No output dependent on input pin \"memory2\[12\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[13\] " "No output dependent on input pin \"memory2\[13\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[14\] " "No output dependent on input pin \"memory2\[14\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[15\] " "No output dependent on input pin \"memory2\[15\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[16\] " "No output dependent on input pin \"memory2\[16\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[17\] " "No output dependent on input pin \"memory2\[17\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[18\] " "No output dependent on input pin \"memory2\[18\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[19\] " "No output dependent on input pin \"memory2\[19\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[20\] " "No output dependent on input pin \"memory2\[20\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[21\] " "No output dependent on input pin \"memory2\[21\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[22\] " "No output dependent on input pin \"memory2\[22\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[23\] " "No output dependent on input pin \"memory2\[23\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory2[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[0\] " "No output dependent on input pin \"memory3\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[1\] " "No output dependent on input pin \"memory3\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[2\] " "No output dependent on input pin \"memory3\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[3\] " "No output dependent on input pin \"memory3\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[4\] " "No output dependent on input pin \"memory3\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[5\] " "No output dependent on input pin \"memory3\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[6\] " "No output dependent on input pin \"memory3\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[7\] " "No output dependent on input pin \"memory3\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[8\] " "No output dependent on input pin \"memory3\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[9\] " "No output dependent on input pin \"memory3\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[10\] " "No output dependent on input pin \"memory3\[10\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[11\] " "No output dependent on input pin \"memory3\[11\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[12\] " "No output dependent on input pin \"memory3\[12\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[13\] " "No output dependent on input pin \"memory3\[13\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[14\] " "No output dependent on input pin \"memory3\[14\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[15\] " "No output dependent on input pin \"memory3\[15\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[16\] " "No output dependent on input pin \"memory3\[16\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[17\] " "No output dependent on input pin \"memory3\[17\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[18\] " "No output dependent on input pin \"memory3\[18\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[19\] " "No output dependent on input pin \"memory3\[19\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[20\] " "No output dependent on input pin \"memory3\[20\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[21\] " "No output dependent on input pin \"memory3\[21\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[22\] " "No output dependent on input pin \"memory3\[22\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[23\] " "No output dependent on input pin \"memory3\[23\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory3[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[0\] " "No output dependent on input pin \"memory4\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[1\] " "No output dependent on input pin \"memory4\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[2\] " "No output dependent on input pin \"memory4\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[3\] " "No output dependent on input pin \"memory4\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[4\] " "No output dependent on input pin \"memory4\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[5\] " "No output dependent on input pin \"memory4\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[6\] " "No output dependent on input pin \"memory4\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[7\] " "No output dependent on input pin \"memory4\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[8\] " "No output dependent on input pin \"memory4\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[9\] " "No output dependent on input pin \"memory4\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[10\] " "No output dependent on input pin \"memory4\[10\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[11\] " "No output dependent on input pin \"memory4\[11\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[12\] " "No output dependent on input pin \"memory4\[12\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[13\] " "No output dependent on input pin \"memory4\[13\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[14\] " "No output dependent on input pin \"memory4\[14\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[15\] " "No output dependent on input pin \"memory4\[15\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[16\] " "No output dependent on input pin \"memory4\[16\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[17\] " "No output dependent on input pin \"memory4\[17\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[18\] " "No output dependent on input pin \"memory4\[18\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[19\] " "No output dependent on input pin \"memory4\[19\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[20\] " "No output dependent on input pin \"memory4\[20\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[21\] " "No output dependent on input pin \"memory4\[21\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[22\] " "No output dependent on input pin \"memory4\[22\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[23\] " "No output dependent on input pin \"memory4\[23\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|memory4[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[0\] " "No output dependent on input pin \"drop_count1\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[1\] " "No output dependent on input pin \"drop_count1\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[2\] " "No output dependent on input pin \"drop_count1\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[3\] " "No output dependent on input pin \"drop_count1\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[4\] " "No output dependent on input pin \"drop_count1\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[5\] " "No output dependent on input pin \"drop_count1\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[6\] " "No output dependent on input pin \"drop_count1\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[7\] " "No output dependent on input pin \"drop_count1\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[0\] " "No output dependent on input pin \"drop_count2\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[1\] " "No output dependent on input pin \"drop_count2\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[2\] " "No output dependent on input pin \"drop_count2\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[3\] " "No output dependent on input pin \"drop_count2\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[4\] " "No output dependent on input pin \"drop_count2\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[5\] " "No output dependent on input pin \"drop_count2\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[6\] " "No output dependent on input pin \"drop_count2\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[7\] " "No output dependent on input pin \"drop_count2\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[0\] " "No output dependent on input pin \"drop_count3\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[1\] " "No output dependent on input pin \"drop_count3\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[2\] " "No output dependent on input pin \"drop_count3\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[3\] " "No output dependent on input pin \"drop_count3\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[4\] " "No output dependent on input pin \"drop_count3\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[5\] " "No output dependent on input pin \"drop_count3\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[6\] " "No output dependent on input pin \"drop_count3\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[7\] " "No output dependent on input pin \"drop_count3\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[0\] " "No output dependent on input pin \"drop_count4\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[1\] " "No output dependent on input pin \"drop_count4\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[2\] " "No output dependent on input pin \"drop_count4\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[3\] " "No output dependent on input pin \"drop_count4\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[4\] " "No output dependent on input pin \"drop_count4\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[5\] " "No output dependent on input pin \"drop_count4\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[6\] " "No output dependent on input pin \"drop_count4\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[7\] " "No output dependent on input pin \"drop_count4\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|drop_count4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[0\] " "No output dependent on input pin \"input_count1\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[1\] " "No output dependent on input pin \"input_count1\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[2\] " "No output dependent on input pin \"input_count1\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[3\] " "No output dependent on input pin \"input_count1\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[4\] " "No output dependent on input pin \"input_count1\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[5\] " "No output dependent on input pin \"input_count1\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[6\] " "No output dependent on input pin \"input_count1\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[7\] " "No output dependent on input pin \"input_count1\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[8\] " "No output dependent on input pin \"input_count1\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[9\] " "No output dependent on input pin \"input_count1\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[0\] " "No output dependent on input pin \"input_count2\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[1\] " "No output dependent on input pin \"input_count2\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[2\] " "No output dependent on input pin \"input_count2\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[3\] " "No output dependent on input pin \"input_count2\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[4\] " "No output dependent on input pin \"input_count2\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[5\] " "No output dependent on input pin \"input_count2\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[6\] " "No output dependent on input pin \"input_count2\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[7\] " "No output dependent on input pin \"input_count2\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[8\] " "No output dependent on input pin \"input_count2\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[9\] " "No output dependent on input pin \"input_count2\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[0\] " "No output dependent on input pin \"input_count3\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[1\] " "No output dependent on input pin \"input_count3\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[2\] " "No output dependent on input pin \"input_count3\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[3\] " "No output dependent on input pin \"input_count3\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[4\] " "No output dependent on input pin \"input_count3\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[5\] " "No output dependent on input pin \"input_count3\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[6\] " "No output dependent on input pin \"input_count3\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[7\] " "No output dependent on input pin \"input_count3\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[8\] " "No output dependent on input pin \"input_count3\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[9\] " "No output dependent on input pin \"input_count3\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[0\] " "No output dependent on input pin \"input_count4\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[1\] " "No output dependent on input pin \"input_count4\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[2\] " "No output dependent on input pin \"input_count4\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[3\] " "No output dependent on input pin \"input_count4\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[4\] " "No output dependent on input pin \"input_count4\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[5\] " "No output dependent on input pin \"input_count4\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[6\] " "No output dependent on input pin \"input_count4\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[7\] " "No output dependent on input pin \"input_count4\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[8\] " "No output dependent on input pin \"input_count4\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count4[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[9\] " "No output dependent on input pin \"input_count4\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937263724 "|to_vga|input_count4[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1656937263724 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2970 " "Implemented 2970 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "185 " "Implemented 185 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656937263739 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656937263739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2751 " "Implemented 2751 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1656937263739 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1656937263739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656937263739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 260 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 260 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656937263786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 15:21:03 2022 " "Processing ended: Mon Jul 04 15:21:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656937263786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656937263786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656937263786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656937263786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656937265364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656937265364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 15:21:04 2022 " "Processing started: Mon Jul 04 15:21:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656937265364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656937265364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off verilog_outlines -c verilog_outlines " "Command: quartus_fit --read_settings_files=off --write_settings_files=off verilog_outlines -c verilog_outlines" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656937265364 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656937265458 ""}
{ "Info" "0" "" "Project  = verilog_outlines" {  } {  } 0 0 "Project  = verilog_outlines" 0 0 "Fitter" 0 0 1656937265458 ""}
{ "Info" "0" "" "Revision = verilog_outlines" {  } {  } 0 0 "Revision = verilog_outlines" 0 0 "Fitter" 0 0 1656937265458 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1656937265630 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "verilog_outlines 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"verilog_outlines\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656937265661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656937265692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656937265692 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656937265989 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656937266005 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656937266567 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "184 214 " "No exact pin location assignment(s) for 184 pins of 214 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness1\[0\] " "Pin fullness1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness1[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness1\[1\] " "Pin fullness1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness1[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness1\[2\] " "Pin fullness1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness1[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness2\[0\] " "Pin fullness2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness2[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness2\[1\] " "Pin fullness2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness2[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness2\[2\] " "Pin fullness2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness2[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness3\[0\] " "Pin fullness3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness3[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness3\[1\] " "Pin fullness3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness3[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness3\[2\] " "Pin fullness3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness3[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness4\[0\] " "Pin fullness4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness4[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness4\[1\] " "Pin fullness4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness4[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness4\[2\] " "Pin fullness4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness4[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[0\] " "Pin memory1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[1\] " "Pin memory1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[2\] " "Pin memory1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[3\] " "Pin memory1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[4\] " "Pin memory1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[5\] " "Pin memory1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[6\] " "Pin memory1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[7\] " "Pin memory1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[8\] " "Pin memory1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[9\] " "Pin memory1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[10\] " "Pin memory1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[10] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[11\] " "Pin memory1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[11] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[12\] " "Pin memory1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[12] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[13\] " "Pin memory1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[13] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[14\] " "Pin memory1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[14] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[15\] " "Pin memory1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[15] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[16\] " "Pin memory1\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[16] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[17\] " "Pin memory1\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[17] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[18\] " "Pin memory1\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[18] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[19\] " "Pin memory1\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[19] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[20\] " "Pin memory1\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[20] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[21\] " "Pin memory1\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[21] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[22\] " "Pin memory1\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[22] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[23\] " "Pin memory1\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[23] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[0\] " "Pin memory2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[1\] " "Pin memory2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[2\] " "Pin memory2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[3\] " "Pin memory2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[4\] " "Pin memory2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[5\] " "Pin memory2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[6\] " "Pin memory2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[7\] " "Pin memory2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[8\] " "Pin memory2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[9\] " "Pin memory2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[10\] " "Pin memory2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[10] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[11\] " "Pin memory2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[11] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[12\] " "Pin memory2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[12] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[13\] " "Pin memory2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[13] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[14\] " "Pin memory2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[14] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[15\] " "Pin memory2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[15] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[16\] " "Pin memory2\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[16] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[17\] " "Pin memory2\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[17] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[18\] " "Pin memory2\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[18] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[19\] " "Pin memory2\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[19] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[20\] " "Pin memory2\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[20] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[21\] " "Pin memory2\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[21] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[22\] " "Pin memory2\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[22] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[23\] " "Pin memory2\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[23] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[0\] " "Pin memory3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[1\] " "Pin memory3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[2\] " "Pin memory3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[3\] " "Pin memory3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[4\] " "Pin memory3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[5\] " "Pin memory3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[6\] " "Pin memory3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[7\] " "Pin memory3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[8\] " "Pin memory3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[9\] " "Pin memory3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[10\] " "Pin memory3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[10] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[11\] " "Pin memory3\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[11] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[12\] " "Pin memory3\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[12] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[13\] " "Pin memory3\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[13] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[14\] " "Pin memory3\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[14] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[15\] " "Pin memory3\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[15] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[16\] " "Pin memory3\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[16] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[17\] " "Pin memory3\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[17] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[18\] " "Pin memory3\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[18] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[19\] " "Pin memory3\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[19] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[20\] " "Pin memory3\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[20] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[21\] " "Pin memory3\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[21] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[22\] " "Pin memory3\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[22] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[23\] " "Pin memory3\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[23] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[0\] " "Pin memory4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[1\] " "Pin memory4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[2\] " "Pin memory4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[3\] " "Pin memory4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[4\] " "Pin memory4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[5\] " "Pin memory4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[6\] " "Pin memory4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[7\] " "Pin memory4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[8\] " "Pin memory4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[9\] " "Pin memory4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[10\] " "Pin memory4\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[10] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[11\] " "Pin memory4\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[11] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[12\] " "Pin memory4\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[12] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[13\] " "Pin memory4\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[13] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[14\] " "Pin memory4\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[14] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[15\] " "Pin memory4\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[15] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[16\] " "Pin memory4\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[16] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[17\] " "Pin memory4\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[17] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[18\] " "Pin memory4\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[18] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[19\] " "Pin memory4\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[19] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[20\] " "Pin memory4\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[20] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[21\] " "Pin memory4\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[21] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[22\] " "Pin memory4\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[22] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[23\] " "Pin memory4\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[23] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[0\] " "Pin drop_count1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[1\] " "Pin drop_count1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[2\] " "Pin drop_count1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[3\] " "Pin drop_count1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[4\] " "Pin drop_count1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[5\] " "Pin drop_count1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[6\] " "Pin drop_count1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[7\] " "Pin drop_count1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[0\] " "Pin drop_count2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[1\] " "Pin drop_count2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[2\] " "Pin drop_count2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[3\] " "Pin drop_count2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[4\] " "Pin drop_count2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[5\] " "Pin drop_count2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[6\] " "Pin drop_count2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[7\] " "Pin drop_count2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[0\] " "Pin drop_count3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[1\] " "Pin drop_count3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[2\] " "Pin drop_count3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[3\] " "Pin drop_count3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[4\] " "Pin drop_count3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[5\] " "Pin drop_count3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[6\] " "Pin drop_count3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[7\] " "Pin drop_count3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[0\] " "Pin drop_count4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[1\] " "Pin drop_count4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[2\] " "Pin drop_count4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[3\] " "Pin drop_count4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[4\] " "Pin drop_count4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[5\] " "Pin drop_count4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[6\] " "Pin drop_count4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[7\] " "Pin drop_count4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[0\] " "Pin input_count1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[1\] " "Pin input_count1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[2\] " "Pin input_count1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[3\] " "Pin input_count1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[4\] " "Pin input_count1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[5\] " "Pin input_count1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[6\] " "Pin input_count1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[7\] " "Pin input_count1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[8\] " "Pin input_count1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[9\] " "Pin input_count1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[0\] " "Pin input_count2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[1\] " "Pin input_count2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[2\] " "Pin input_count2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[3\] " "Pin input_count2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[4\] " "Pin input_count2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[5\] " "Pin input_count2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[6\] " "Pin input_count2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[7\] " "Pin input_count2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[8\] " "Pin input_count2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[9\] " "Pin input_count2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[0\] " "Pin input_count3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[1\] " "Pin input_count3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[2\] " "Pin input_count3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[3\] " "Pin input_count3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[4\] " "Pin input_count3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[5\] " "Pin input_count3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[6\] " "Pin input_count3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[7\] " "Pin input_count3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[8\] " "Pin input_count3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[9\] " "Pin input_count3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[0\] " "Pin input_count4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[1\] " "Pin input_count4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[2\] " "Pin input_count4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[3\] " "Pin input_count4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[4\] " "Pin input_count4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[5\] " "Pin input_count4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[6\] " "Pin input_count4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[7\] " "Pin input_count4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[8\] " "Pin input_count4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[9\] " "Pin input_count4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read\[2\] " "Pin read\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { read[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read\[0\] " "Pin read\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { read[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read\[1\] " "Pin read\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { read[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read\[3\] " "Pin read\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { read[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937267130 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1656937267130 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1656937273976 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1656937273992 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1656937274758 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1656937274976 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656937274976 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "verilog_outlines.sdc " "Synopsys Design Constraints File file not found: 'verilog_outlines.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1656937275664 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656937275664 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1656937275679 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1656937275679 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656937275679 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656937275711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656937275711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656937275711 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1656937275711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1656937275711 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656937275711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656937276273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1656937276273 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656937276273 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656937276570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656937287538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656937289444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656937289460 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656937298490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656937298490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656937299990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1656937321229 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656937321229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:37 " "Fitter routing operations ending: elapsed time is 00:00:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656937345666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1656937345666 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656937345666 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "12.06 " "Total time spent on timing analysis during the Fitter is 12.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1656937352264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656937352389 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1656937352389 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656937356733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656937356811 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1656937356811 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656937360874 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656937368033 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/output_files/verilog_outlines.fit.smsg " "Generated suppressed messages file D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/output_files/verilog_outlines.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656937369137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5596 " "Peak virtual memory: 5596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656937370257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 15:22:50 2022 " "Processing ended: Mon Jul 04 15:22:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656937370257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656937370257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656937370257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656937370257 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656937371773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656937371773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 15:22:51 2022 " "Processing started: Mon Jul 04 15:22:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656937371773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656937371773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off verilog_outlines -c verilog_outlines " "Command: quartus_asm --read_settings_files=off --write_settings_files=off verilog_outlines -c verilog_outlines" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656937371773 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656937380588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656937383324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 15:23:03 2022 " "Processing ended: Mon Jul 04 15:23:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656937383324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656937383324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656937383324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656937383324 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656937383995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656937384949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656937384949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 15:23:04 2022 " "Processing started: Mon Jul 04 15:23:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656937384949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656937384949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta verilog_outlines -c verilog_outlines " "Command: quartus_sta verilog_outlines -c verilog_outlines" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656937384949 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1656937385042 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1656937386100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1656937386146 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1656937386146 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "verilog_outlines.sdc " "Synopsys Design Constraints File file not found: 'verilog_outlines.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1656937387411 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1656937387411 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_clk~reg0 vga_clk~reg0 " "create_clock -period 1.000 -name vga_clk~reg0 vga_clk~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1656937387411 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1656937387411 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1656937387411 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1656937387426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1656937387442 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1656937387442 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1656937387458 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1656937388239 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1656937388239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.523 " "Worst-case setup slack is -14.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937388254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937388254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.523            -494.175 vga_clk~reg0  " "  -14.523            -494.175 vga_clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937388254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320              -0.320 clk  " "   -0.320              -0.320 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937388254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656937388254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.343 " "Worst-case hold slack is -1.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937388411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937388411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.343              -1.343 clk  " "   -1.343              -1.343 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937388411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 vga_clk~reg0  " "    0.545               0.000 vga_clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937388411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656937388411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656937388411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656937388411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.836 " "Worst-case minimum pulse width slack is -0.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937388411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937388411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836              -1.439 clk  " "   -0.836              -1.439 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937388411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -51.394 vga_clk~reg0  " "   -0.394             -51.394 vga_clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937388411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656937388411 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1656937388458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1656937388504 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1656937388504 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1656937393105 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1656937393324 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1656937393730 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1656937393730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.846 " "Worst-case setup slack is -14.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937393730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937393730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.846            -493.321 vga_clk~reg0  " "  -14.846            -493.321 vga_clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937393730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585              -0.585 clk  " "   -0.585              -0.585 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937393730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656937393730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.032 " "Worst-case hold slack is -1.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937393887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937393887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.032              -1.032 clk  " "   -1.032              -1.032 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937393887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 vga_clk~reg0  " "    0.538               0.000 vga_clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937393887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656937393887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656937393887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656937393887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.860 " "Worst-case minimum pulse width slack is -0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937393887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937393887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.860              -1.512 clk  " "   -0.860              -1.512 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937393887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -51.368 vga_clk~reg0  " "   -0.394             -51.368 vga_clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937393887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656937393887 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1656937393902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1656937394043 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1656937394043 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1656937398667 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1656937398897 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1656937399037 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1656937399037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.964 " "Worst-case setup slack is -7.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.964            -280.552 vga_clk~reg0  " "   -7.964            -280.552 vga_clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590              -0.590 clk  " "   -0.590              -0.590 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656937399053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.451 " "Worst-case hold slack is -0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -0.451 clk  " "   -0.451              -0.451 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 vga_clk~reg0  " "    0.244               0.000 vga_clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656937399199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656937399199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656937399215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.751 " "Worst-case minimum pulse width slack is -0.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751              -1.153 clk  " "   -0.751              -1.153 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148              -2.786 vga_clk~reg0  " "   -0.148              -2.786 vga_clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656937399215 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1656937399230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399705 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1656937399846 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1656937399846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.536 " "Worst-case setup slack is -7.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.536            -258.561 vga_clk~reg0  " "   -7.536            -258.561 vga_clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612              -0.612 clk  " "   -0.612              -0.612 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656937399846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.360 " "Worst-case hold slack is -0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -0.360 clk  " "   -0.360              -0.360 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 vga_clk~reg0  " "    0.222               0.000 vga_clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656937399999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656937399999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656937399999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.734 " "Worst-case minimum pulse width slack is -0.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.734              -1.127 clk  " "   -0.734              -1.127 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -1.594 vga_clk~reg0  " "   -0.096              -1.594 vga_clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656937399999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656937399999 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1656937401116 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1656937401116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656937401225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 15:23:21 2022 " "Processing ended: Mon Jul 04 15:23:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656937401225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656937401225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656937401225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656937401225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656937402731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656937402731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 15:23:22 2022 " "Processing started: Mon Jul 04 15:23:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656937402731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656937402731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off verilog_outlines -c verilog_outlines " "Command: quartus_eda --read_settings_files=off --write_settings_files=off verilog_outlines -c verilog_outlines" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656937402731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656937404153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 15:23:24 2022 " "Processing ended: Mon Jul 04 15:23:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656937404153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656937404153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656937404153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656937404153 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 278 s " "Quartus II Full Compilation was successful. 0 errors, 278 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656937404839 ""}
