xload _0_0std_0_0cells_0_0INVX1
box 0 0 32 36
label prboundary
box 27 14 28 17
paint polysilicon
box 28 15 28 15
label "A" right polysilicon
box 24 14 27 17
paint polysilicon
box 25 15 25 15
label "A" right polysilicon
box 19 7 20 10
paint ndiffusion
box 20 8 20 8
label "GND" right ndiffusion
box 23 13 28 14
paint polysilicon
box 24 14 24 14
label "A" right polysilicon
box 23 14 24 15
paint polysilicon
box 24 15 24 15
label "A" right polysilicon
box 23 17 28 18
paint polysilicon
box 24 18 24 18
label "A" right polysilicon
box 19 20 20 23
paint pdiffusion
box 20 21 20 21
label "Vdd" right pdiffusion
box 16 7 19 10
paint ndiffusion
box 17 8 17 8
label "GND" right ndiffusion
box 16 20 19 23
paint pdiffusion
box 17 21 17 21
label "Vdd" right pdiffusion
box 15 6 20 7
paint ndiffusion
box 16 7 16 7
label "GND" right ndiffusion
box 15 7 16 10
paint ndiffusion
box 16 8 16 8
label "GND" right ndiffusion
box 15 10 20 12
paint ndiffusion
box 16 11 16 11
label "GND" right ndiffusion
box 12 7 13 10
paint ndiffusion
box 13 8 13 8
label "Y" right ndiffusion
box 15 19 20 20
paint pdiffusion
box 16 20 16 20
label "Vdd" right pdiffusion
box 15 20 16 23
paint pdiffusion
box 16 21 16 21
label "Vdd" right pdiffusion
box 15 23 20 27
paint pdiffusion
box 16 24 16 24
label "Vdd" right pdiffusion
box 12 20 13 23
paint pdiffusion
box 13 21 13 21
label "Y" right pdiffusion
box 13 4 15 6
paint polysilicon
box 14 5 14 5
label "A" right polysilicon
box 13 6 15 12
paint ntransistor
box 14 7 14 7
label "A" right ntransistor
box 9 7 12 10
paint ndiffusion
box 10 8 10 8
label "Y" right ndiffusion
box 13 12 15 15
paint polysilicon
box 14 13 14 13
label "A" right polysilicon
box 13 15 24 17
paint polysilicon
box 14 16 14 16
label "A" right polysilicon
box 13 17 15 19
paint polysilicon
box 14 18 14 18
label "A" right polysilicon
box 13 19 15 27
paint ptransistor
box 14 20 14 20
label "A" right ptransistor
box 9 20 12 23
paint pdiffusion
box 10 21 10 21
label "Y" right pdiffusion
box 13 27 15 29
paint polysilicon
box 14 28 14 28
label "A" right polysilicon
box 8 6 13 7
paint ndiffusion
box 9 7 9 7
label "Y" right ndiffusion
box 8 7 9 10
paint ndiffusion
box 9 8 9 8
label "Y" right ndiffusion
box 8 10 13 12
paint ndiffusion
box 9 11 9 11
label "Y" right ndiffusion
box 8 19 13 20
paint pdiffusion
box 9 20 9 20
label "Y" right pdiffusion
box 8 20 9 23
paint pdiffusion
box 9 21 9 21
label "Y" right pdiffusion
box 8 23 13 27
paint pdiffusion
box 9 24 9 24
label "Y" right pdiffusion
box 24 14 27 17
paint pc
box 25 15 25 15
label "A" right pc
box 16 7 19 10
paint ndc
box 17 8 17 8
label "GND" right ndc
box 16 20 19 23
paint pdc
box 17 21 17 21
label "Vdd" right pdc
box 9 7 12 10
paint ndc
box 10 8 10 8
label "Y" right ndc
box 9 20 12 23
paint pdc
box 10 21 10 21
label "Y" right pdc
box 27 14 28 17
paint m1
box 28 15 28 15
label "A" right m1
port class input
port make
box 24 25 27 28
paint m1
box 25 26 25 26
label "GND" right m1
box 23 13 28 14
paint m1
box 24 14 24 14
label "A" right m1
port class input
port make
box 24 14 27 17
paint m1
box 25 15 25 15
label "A" right m1
port class input
port make
box 23 17 28 18
paint m1
box 24 18 24 18
label "A" right m1
port class input
port make
box 24 28 28 32
paint m1
box 25 29 25 29
label "GND" right m1
box 19 14 24 17
paint m1
box 20 15 20 15
label "A" right m1
port class input
port make
box 19 20 20 23
paint m1
box 20 21 20 21
label "Vdd" right m1
box 16 7 19 10
paint m1
box 17 8 17 8
label "GND" right m1
box 16 10 19 11
paint m1
box 17 11 17 11
label "GND" right m1
box 16 14 19 17
paint m1
box 17 15 17 15
label "A" right m1
port class input
port make
box 16 20 19 23
paint m1
box 17 21 17 21
label "Vdd" right m1
box 16 23 19 28
paint m1
box 17 24 17 24
label "Vdd" right m1
box 16 28 20 32
paint m1
box 17 29 17 29
label "Vdd" right m1
box 15 20 16 23
paint m1
box 16 21 16 21
label "Vdd" right m1
box 16 6 19 7
paint m1
box 17 7 17 7
label "GND" right m1
box 9 7 12 10
paint m1
box 10 8 10 8
label "Y" right m1
port class output
port make
box 9 10 12 20
paint m1
box 10 11 10 11
label "Y" right m1
port class output
port make
box 9 20 12 23
paint m1
box 10 21 10 21
label "Y" right m1
port class output
port make
box 9 23 12 24
paint m1
box 10 24 10 24
label "Y" right m1
port class output
port make
box 9 28 12 31
paint m1
box 10 29 10 29
label "A" right m1
port class input
port make
box 8 4 12 7
paint m1
box 9 5 9 5
label "Y" right m1
port class output
port make
box 8 7 9 8
paint m1
box 9 8 9 8
label "Y" right m1
port class output
port make
box 8 28 9 31
paint m1
box 9 29 9 29
label "A" right m1
port class input
port make
box 8 31 12 32
paint m1
box 9 32 9 32
label "A" right m1
port class input
port make
box 24 25 27 28
paint mcon
box 25 26 25 26
label "GND" right mcon
box 16 7 19 10
paint mcon
box 17 8 17 8
label "GND" right mcon
box 16 14 19 17
paint mcon
box 17 15 17 15
label "A" right mcon
box 9 28 12 31
paint mcon
box 10 29 10 29
label "A" right mcon
box 27 25 28 28
paint m2
box 28 26 28 26
label "GND" right m2
box 24 25 27 28
paint m2
box 25 26 25 26
label "GND" right m2
box 23 24 28 25
paint m2
box 24 25 24 25
label "GND" right m2
box 23 25 24 28
paint m2
box 24 26 24 26
label "GND" right m2
box 19 7 20 8
paint m2
box 20 8 20 8
label "GND" right m2
box 19 8 25 10
paint m2
box 20 9 20 9
label "GND" right m2
box 23 10 25 24
paint m2
box 24 11 24 11
label "GND" right m2
box 19 14 20 17
paint m2
box 20 15 20 15
label "A" right m2
port class input
port make
box 16 7 19 10
paint m2
box 17 8 17 8
label "GND" right m2
box 16 14 19 17
paint m2
box 17 15 17 15
label "A" right m2
port class input
port make
box 15 17 20 18
paint m2
box 16 18 16 18
label "A" right m2
port class input
port make
box 23 28 28 29
paint m2
box 24 29 24 29
label "GND" right m2
box 15 6 20 7
paint m2
box 16 7 16 7
label "GND" right m2
box 15 7 16 10
paint m2
box 16 8 16 8
label "GND" right m2
box 15 10 20 11
paint m2
box 16 11 16 11
label "GND" right m2
box 15 13 20 14
paint m2
box 16 14 16 14
label "A" right m2
port class input
port make
box 15 14 16 15
paint m2
box 16 15 16 15
label "A" right m2
port class input
port make
box 11 15 16 17
paint m2
box 12 16 12 16
label "A" right m2
port class input
port make
box 11 17 13 27
paint m2
box 12 18 12 18
label "A" right m2
port class input
port make
box 12 28 13 31
paint m2
box 13 29 13 29
label "A" right m2
port class input
port make
box 9 28 12 31
paint m2
box 10 29 10 29
label "A" right m2
port class input
port make
box 8 27 13 28
paint m2
box 9 28 9 28
label "A" right m2
port class input
port make
box 8 28 9 31
paint m2
box 9 29 9 29
label "A" right m2
port class input
port make
box 8 31 13 32
paint m2
box 9 32 9 32
label "A" right m2
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
