// Seed: 1899456877
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_27;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_8 = 1;
  module_0(
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_1,
      id_6,
      id_1,
      id_6,
      id_8,
      id_1,
      id_6,
      id_1,
      id_6,
      id_4,
      id_8,
      id_6,
      id_4,
      id_8,
      id_4,
      id_1,
      id_1,
      id_1,
      id_1,
      id_9
  );
  assign id_3 = id_7;
  reg id_11;
  assign id_2 = id_5;
  always @(*)
    if (1) begin
      #1 id_11 <= 1;
    end else id_6 = 1;
  assign id_2[1] = id_1;
  wire id_12;
  always id_3 <= id_10;
  wire id_13;
  wire id_14;
  wire id_15;
  assign id_4 = 1 - 1;
  wire id_16;
endmodule
