/// Auto-generated bit field definitions for CAN0
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::can0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// CAN0 Bit Field Definitions
// ============================================================================

/// MR - Mode Register
namespace mr {
    /// CAN Controller Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using CANEN = BitField<0, 1>;
    constexpr uint32_t CANEN_Pos = 0;
    constexpr uint32_t CANEN_Msk = CANEN::mask;

    /// Disable/Enable Low Power Mode
    /// Position: 1, Width: 1
    /// Access: read-write
    using LPM = BitField<1, 1>;
    constexpr uint32_t LPM_Pos = 1;
    constexpr uint32_t LPM_Msk = LPM::mask;

    /// Disable/Enable Autobaud/Listen mode
    /// Position: 2, Width: 1
    /// Access: read-write
    using ABM = BitField<2, 1>;
    constexpr uint32_t ABM_Pos = 2;
    constexpr uint32_t ABM_Msk = ABM::mask;

    /// Disable/Enable Overload Frame
    /// Position: 3, Width: 1
    /// Access: read-write
    using OVL = BitField<3, 1>;
    constexpr uint32_t OVL_Pos = 3;
    constexpr uint32_t OVL_Msk = OVL::mask;

    /// Timestamp messages at each end of Frame
    /// Position: 4, Width: 1
    /// Access: read-write
    using TEOF = BitField<4, 1>;
    constexpr uint32_t TEOF_Pos = 4;
    constexpr uint32_t TEOF_Msk = TEOF::mask;

    /// Disable/Enable Time Triggered Mode
    /// Position: 5, Width: 1
    /// Access: read-write
    using TTM = BitField<5, 1>;
    constexpr uint32_t TTM_Pos = 5;
    constexpr uint32_t TTM_Msk = TTM::mask;

    /// Enable Timer Freeze
    /// Position: 6, Width: 1
    /// Access: read-write
    using TIMFRZ = BitField<6, 1>;
    constexpr uint32_t TIMFRZ_Pos = 6;
    constexpr uint32_t TIMFRZ_Msk = TIMFRZ::mask;

    /// Disable Repeat
    /// Position: 7, Width: 1
    /// Access: read-write
    using DRPT = BitField<7, 1>;
    constexpr uint32_t DRPT_Pos = 7;
    constexpr uint32_t DRPT_Msk = DRPT::mask;

    /// Reception Synchronization Stage (not readable)
    /// Position: 24, Width: 3
    /// Access: read-write
    using RXSYNC = BitField<24, 3>;
    constexpr uint32_t RXSYNC_Pos = 24;
    constexpr uint32_t RXSYNC_Msk = RXSYNC::mask;
    /// Enumerated values for RXSYNC
    namespace rxsync {
        constexpr uint32_t DOUBLE_PP = 0;
        constexpr uint32_t DOUBLE_PN = 1;
        constexpr uint32_t SINGLE_P = 2;
        constexpr uint32_t NONE = 3;
    }

}  // namespace mr

/// IER - Interrupt Enable Register
namespace ier {
    /// Mailbox 0 Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using MB0 = BitField<0, 1>;
    constexpr uint32_t MB0_Pos = 0;
    constexpr uint32_t MB0_Msk = MB0::mask;

    /// Mailbox 1 Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using MB1 = BitField<1, 1>;
    constexpr uint32_t MB1_Pos = 1;
    constexpr uint32_t MB1_Msk = MB1::mask;

    /// Mailbox 2 Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using MB2 = BitField<2, 1>;
    constexpr uint32_t MB2_Pos = 2;
    constexpr uint32_t MB2_Msk = MB2::mask;

    /// Mailbox 3 Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using MB3 = BitField<3, 1>;
    constexpr uint32_t MB3_Pos = 3;
    constexpr uint32_t MB3_Msk = MB3::mask;

    /// Mailbox 4 Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using MB4 = BitField<4, 1>;
    constexpr uint32_t MB4_Pos = 4;
    constexpr uint32_t MB4_Msk = MB4::mask;

    /// Mailbox 5 Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using MB5 = BitField<5, 1>;
    constexpr uint32_t MB5_Pos = 5;
    constexpr uint32_t MB5_Msk = MB5::mask;

    /// Mailbox 6 Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using MB6 = BitField<6, 1>;
    constexpr uint32_t MB6_Pos = 6;
    constexpr uint32_t MB6_Msk = MB6::mask;

    /// Mailbox 7 Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using MB7 = BitField<7, 1>;
    constexpr uint32_t MB7_Pos = 7;
    constexpr uint32_t MB7_Msk = MB7::mask;

    /// Error Active Mode Interrupt Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using ERRA = BitField<16, 1>;
    constexpr uint32_t ERRA_Pos = 16;
    constexpr uint32_t ERRA_Msk = ERRA::mask;

    /// Warning Limit Interrupt Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using WARN = BitField<17, 1>;
    constexpr uint32_t WARN_Pos = 17;
    constexpr uint32_t WARN_Msk = WARN::mask;

    /// Error Passive Mode Interrupt Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using ERRP = BitField<18, 1>;
    constexpr uint32_t ERRP_Pos = 18;
    constexpr uint32_t ERRP_Msk = ERRP::mask;

    /// Bus Off Mode Interrupt Enable
    /// Position: 19, Width: 1
    /// Access: write-only
    using BOFF = BitField<19, 1>;
    constexpr uint32_t BOFF_Pos = 19;
    constexpr uint32_t BOFF_Msk = BOFF::mask;

    /// Sleep Interrupt Enable
    /// Position: 20, Width: 1
    /// Access: write-only
    using SLEEP = BitField<20, 1>;
    constexpr uint32_t SLEEP_Pos = 20;
    constexpr uint32_t SLEEP_Msk = SLEEP::mask;

    /// Wakeup Interrupt Enable
    /// Position: 21, Width: 1
    /// Access: write-only
    using WAKEUP = BitField<21, 1>;
    constexpr uint32_t WAKEUP_Pos = 21;
    constexpr uint32_t WAKEUP_Msk = WAKEUP::mask;

    /// Timer Overflow Interrupt Enable
    /// Position: 22, Width: 1
    /// Access: write-only
    using TOVF = BitField<22, 1>;
    constexpr uint32_t TOVF_Pos = 22;
    constexpr uint32_t TOVF_Msk = TOVF::mask;

    /// TimeStamp Interrupt Enable
    /// Position: 23, Width: 1
    /// Access: write-only
    using TSTP = BitField<23, 1>;
    constexpr uint32_t TSTP_Pos = 23;
    constexpr uint32_t TSTP_Msk = TSTP::mask;

    /// CRC Error Interrupt Enable
    /// Position: 24, Width: 1
    /// Access: write-only
    using CERR = BitField<24, 1>;
    constexpr uint32_t CERR_Pos = 24;
    constexpr uint32_t CERR_Msk = CERR::mask;

    /// Stuffing Error Interrupt Enable
    /// Position: 25, Width: 1
    /// Access: write-only
    using SERR = BitField<25, 1>;
    constexpr uint32_t SERR_Pos = 25;
    constexpr uint32_t SERR_Msk = SERR::mask;

    /// Acknowledgment Error Interrupt Enable
    /// Position: 26, Width: 1
    /// Access: write-only
    using AERR = BitField<26, 1>;
    constexpr uint32_t AERR_Pos = 26;
    constexpr uint32_t AERR_Msk = AERR::mask;

    /// Form Error Interrupt Enable
    /// Position: 27, Width: 1
    /// Access: write-only
    using FERR = BitField<27, 1>;
    constexpr uint32_t FERR_Pos = 27;
    constexpr uint32_t FERR_Msk = FERR::mask;

    /// Bit Error Interrupt Enable
    /// Position: 28, Width: 1
    /// Access: write-only
    using BERR = BitField<28, 1>;
    constexpr uint32_t BERR_Pos = 28;
    constexpr uint32_t BERR_Msk = BERR::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Mailbox 0 Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using MB0 = BitField<0, 1>;
    constexpr uint32_t MB0_Pos = 0;
    constexpr uint32_t MB0_Msk = MB0::mask;

    /// Mailbox 1 Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using MB1 = BitField<1, 1>;
    constexpr uint32_t MB1_Pos = 1;
    constexpr uint32_t MB1_Msk = MB1::mask;

    /// Mailbox 2 Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using MB2 = BitField<2, 1>;
    constexpr uint32_t MB2_Pos = 2;
    constexpr uint32_t MB2_Msk = MB2::mask;

    /// Mailbox 3 Interrupt Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using MB3 = BitField<3, 1>;
    constexpr uint32_t MB3_Pos = 3;
    constexpr uint32_t MB3_Msk = MB3::mask;

    /// Mailbox 4 Interrupt Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using MB4 = BitField<4, 1>;
    constexpr uint32_t MB4_Pos = 4;
    constexpr uint32_t MB4_Msk = MB4::mask;

    /// Mailbox 5 Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using MB5 = BitField<5, 1>;
    constexpr uint32_t MB5_Pos = 5;
    constexpr uint32_t MB5_Msk = MB5::mask;

    /// Mailbox 6 Interrupt Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using MB6 = BitField<6, 1>;
    constexpr uint32_t MB6_Pos = 6;
    constexpr uint32_t MB6_Msk = MB6::mask;

    /// Mailbox 7 Interrupt Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using MB7 = BitField<7, 1>;
    constexpr uint32_t MB7_Pos = 7;
    constexpr uint32_t MB7_Msk = MB7::mask;

    /// Error Active Mode Interrupt Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using ERRA = BitField<16, 1>;
    constexpr uint32_t ERRA_Pos = 16;
    constexpr uint32_t ERRA_Msk = ERRA::mask;

    /// Warning Limit Interrupt Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using WARN = BitField<17, 1>;
    constexpr uint32_t WARN_Pos = 17;
    constexpr uint32_t WARN_Msk = WARN::mask;

    /// Error Passive Mode Interrupt Disable
    /// Position: 18, Width: 1
    /// Access: write-only
    using ERRP = BitField<18, 1>;
    constexpr uint32_t ERRP_Pos = 18;
    constexpr uint32_t ERRP_Msk = ERRP::mask;

    /// Bus Off Mode Interrupt Disable
    /// Position: 19, Width: 1
    /// Access: write-only
    using BOFF = BitField<19, 1>;
    constexpr uint32_t BOFF_Pos = 19;
    constexpr uint32_t BOFF_Msk = BOFF::mask;

    /// Sleep Interrupt Disable
    /// Position: 20, Width: 1
    /// Access: write-only
    using SLEEP = BitField<20, 1>;
    constexpr uint32_t SLEEP_Pos = 20;
    constexpr uint32_t SLEEP_Msk = SLEEP::mask;

    /// Wakeup Interrupt Disable
    /// Position: 21, Width: 1
    /// Access: write-only
    using WAKEUP = BitField<21, 1>;
    constexpr uint32_t WAKEUP_Pos = 21;
    constexpr uint32_t WAKEUP_Msk = WAKEUP::mask;

    /// Timer Overflow Interrupt
    /// Position: 22, Width: 1
    /// Access: write-only
    using TOVF = BitField<22, 1>;
    constexpr uint32_t TOVF_Pos = 22;
    constexpr uint32_t TOVF_Msk = TOVF::mask;

    /// TimeStamp Interrupt Disable
    /// Position: 23, Width: 1
    /// Access: write-only
    using TSTP = BitField<23, 1>;
    constexpr uint32_t TSTP_Pos = 23;
    constexpr uint32_t TSTP_Msk = TSTP::mask;

    /// CRC Error Interrupt Disable
    /// Position: 24, Width: 1
    /// Access: write-only
    using CERR = BitField<24, 1>;
    constexpr uint32_t CERR_Pos = 24;
    constexpr uint32_t CERR_Msk = CERR::mask;

    /// Stuffing Error Interrupt Disable
    /// Position: 25, Width: 1
    /// Access: write-only
    using SERR = BitField<25, 1>;
    constexpr uint32_t SERR_Pos = 25;
    constexpr uint32_t SERR_Msk = SERR::mask;

    /// Acknowledgment Error Interrupt Disable
    /// Position: 26, Width: 1
    /// Access: write-only
    using AERR = BitField<26, 1>;
    constexpr uint32_t AERR_Pos = 26;
    constexpr uint32_t AERR_Msk = AERR::mask;

    /// Form Error Interrupt Disable
    /// Position: 27, Width: 1
    /// Access: write-only
    using FERR = BitField<27, 1>;
    constexpr uint32_t FERR_Pos = 27;
    constexpr uint32_t FERR_Msk = FERR::mask;

    /// Bit Error Interrupt Disable
    /// Position: 28, Width: 1
    /// Access: write-only
    using BERR = BitField<28, 1>;
    constexpr uint32_t BERR_Pos = 28;
    constexpr uint32_t BERR_Msk = BERR::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Mailbox 0 Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using MB0 = BitField<0, 1>;
    constexpr uint32_t MB0_Pos = 0;
    constexpr uint32_t MB0_Msk = MB0::mask;

    /// Mailbox 1 Interrupt Mask
    /// Position: 1, Width: 1
    /// Access: read-only
    using MB1 = BitField<1, 1>;
    constexpr uint32_t MB1_Pos = 1;
    constexpr uint32_t MB1_Msk = MB1::mask;

    /// Mailbox 2 Interrupt Mask
    /// Position: 2, Width: 1
    /// Access: read-only
    using MB2 = BitField<2, 1>;
    constexpr uint32_t MB2_Pos = 2;
    constexpr uint32_t MB2_Msk = MB2::mask;

    /// Mailbox 3 Interrupt Mask
    /// Position: 3, Width: 1
    /// Access: read-only
    using MB3 = BitField<3, 1>;
    constexpr uint32_t MB3_Pos = 3;
    constexpr uint32_t MB3_Msk = MB3::mask;

    /// Mailbox 4 Interrupt Mask
    /// Position: 4, Width: 1
    /// Access: read-only
    using MB4 = BitField<4, 1>;
    constexpr uint32_t MB4_Pos = 4;
    constexpr uint32_t MB4_Msk = MB4::mask;

    /// Mailbox 5 Interrupt Mask
    /// Position: 5, Width: 1
    /// Access: read-only
    using MB5 = BitField<5, 1>;
    constexpr uint32_t MB5_Pos = 5;
    constexpr uint32_t MB5_Msk = MB5::mask;

    /// Mailbox 6 Interrupt Mask
    /// Position: 6, Width: 1
    /// Access: read-only
    using MB6 = BitField<6, 1>;
    constexpr uint32_t MB6_Pos = 6;
    constexpr uint32_t MB6_Msk = MB6::mask;

    /// Mailbox 7 Interrupt Mask
    /// Position: 7, Width: 1
    /// Access: read-only
    using MB7 = BitField<7, 1>;
    constexpr uint32_t MB7_Pos = 7;
    constexpr uint32_t MB7_Msk = MB7::mask;

    /// Error Active Mode Interrupt Mask
    /// Position: 16, Width: 1
    /// Access: read-only
    using ERRA = BitField<16, 1>;
    constexpr uint32_t ERRA_Pos = 16;
    constexpr uint32_t ERRA_Msk = ERRA::mask;

    /// Warning Limit Interrupt Mask
    /// Position: 17, Width: 1
    /// Access: read-only
    using WARN = BitField<17, 1>;
    constexpr uint32_t WARN_Pos = 17;
    constexpr uint32_t WARN_Msk = WARN::mask;

    /// Error Passive Mode Interrupt Mask
    /// Position: 18, Width: 1
    /// Access: read-only
    using ERRP = BitField<18, 1>;
    constexpr uint32_t ERRP_Pos = 18;
    constexpr uint32_t ERRP_Msk = ERRP::mask;

    /// Bus Off Mode Interrupt Mask
    /// Position: 19, Width: 1
    /// Access: read-only
    using BOFF = BitField<19, 1>;
    constexpr uint32_t BOFF_Pos = 19;
    constexpr uint32_t BOFF_Msk = BOFF::mask;

    /// Sleep Interrupt Mask
    /// Position: 20, Width: 1
    /// Access: read-only
    using SLEEP = BitField<20, 1>;
    constexpr uint32_t SLEEP_Pos = 20;
    constexpr uint32_t SLEEP_Msk = SLEEP::mask;

    /// Wakeup Interrupt Mask
    /// Position: 21, Width: 1
    /// Access: read-only
    using WAKEUP = BitField<21, 1>;
    constexpr uint32_t WAKEUP_Pos = 21;
    constexpr uint32_t WAKEUP_Msk = WAKEUP::mask;

    /// Timer Overflow Interrupt Mask
    /// Position: 22, Width: 1
    /// Access: read-only
    using TOVF = BitField<22, 1>;
    constexpr uint32_t TOVF_Pos = 22;
    constexpr uint32_t TOVF_Msk = TOVF::mask;

    /// Timestamp Interrupt Mask
    /// Position: 23, Width: 1
    /// Access: read-only
    using TSTP = BitField<23, 1>;
    constexpr uint32_t TSTP_Pos = 23;
    constexpr uint32_t TSTP_Msk = TSTP::mask;

    /// CRC Error Interrupt Mask
    /// Position: 24, Width: 1
    /// Access: read-only
    using CERR = BitField<24, 1>;
    constexpr uint32_t CERR_Pos = 24;
    constexpr uint32_t CERR_Msk = CERR::mask;

    /// Stuffing Error Interrupt Mask
    /// Position: 25, Width: 1
    /// Access: read-only
    using SERR = BitField<25, 1>;
    constexpr uint32_t SERR_Pos = 25;
    constexpr uint32_t SERR_Msk = SERR::mask;

    /// Acknowledgment Error Interrupt Mask
    /// Position: 26, Width: 1
    /// Access: read-only
    using AERR = BitField<26, 1>;
    constexpr uint32_t AERR_Pos = 26;
    constexpr uint32_t AERR_Msk = AERR::mask;

    /// Form Error Interrupt Mask
    /// Position: 27, Width: 1
    /// Access: read-only
    using FERR = BitField<27, 1>;
    constexpr uint32_t FERR_Pos = 27;
    constexpr uint32_t FERR_Msk = FERR::mask;

    /// Bit Error Interrupt Mask
    /// Position: 28, Width: 1
    /// Access: read-only
    using BERR = BitField<28, 1>;
    constexpr uint32_t BERR_Pos = 28;
    constexpr uint32_t BERR_Msk = BERR::mask;

}  // namespace imr

/// SR - Status Register
namespace sr {
    /// Mailbox 0 Event
    /// Position: 0, Width: 1
    /// Access: read-only
    using MB0 = BitField<0, 1>;
    constexpr uint32_t MB0_Pos = 0;
    constexpr uint32_t MB0_Msk = MB0::mask;

    /// Mailbox 1 Event
    /// Position: 1, Width: 1
    /// Access: read-only
    using MB1 = BitField<1, 1>;
    constexpr uint32_t MB1_Pos = 1;
    constexpr uint32_t MB1_Msk = MB1::mask;

    /// Mailbox 2 Event
    /// Position: 2, Width: 1
    /// Access: read-only
    using MB2 = BitField<2, 1>;
    constexpr uint32_t MB2_Pos = 2;
    constexpr uint32_t MB2_Msk = MB2::mask;

    /// Mailbox 3 Event
    /// Position: 3, Width: 1
    /// Access: read-only
    using MB3 = BitField<3, 1>;
    constexpr uint32_t MB3_Pos = 3;
    constexpr uint32_t MB3_Msk = MB3::mask;

    /// Mailbox 4 Event
    /// Position: 4, Width: 1
    /// Access: read-only
    using MB4 = BitField<4, 1>;
    constexpr uint32_t MB4_Pos = 4;
    constexpr uint32_t MB4_Msk = MB4::mask;

    /// Mailbox 5 Event
    /// Position: 5, Width: 1
    /// Access: read-only
    using MB5 = BitField<5, 1>;
    constexpr uint32_t MB5_Pos = 5;
    constexpr uint32_t MB5_Msk = MB5::mask;

    /// Mailbox 6 Event
    /// Position: 6, Width: 1
    /// Access: read-only
    using MB6 = BitField<6, 1>;
    constexpr uint32_t MB6_Pos = 6;
    constexpr uint32_t MB6_Msk = MB6::mask;

    /// Mailbox 7 Event
    /// Position: 7, Width: 1
    /// Access: read-only
    using MB7 = BitField<7, 1>;
    constexpr uint32_t MB7_Pos = 7;
    constexpr uint32_t MB7_Msk = MB7::mask;

    /// Error Active Mode
    /// Position: 16, Width: 1
    /// Access: read-only
    using ERRA = BitField<16, 1>;
    constexpr uint32_t ERRA_Pos = 16;
    constexpr uint32_t ERRA_Msk = ERRA::mask;

    /// Warning Limit
    /// Position: 17, Width: 1
    /// Access: read-only
    using WARN = BitField<17, 1>;
    constexpr uint32_t WARN_Pos = 17;
    constexpr uint32_t WARN_Msk = WARN::mask;

    /// Error Passive Mode
    /// Position: 18, Width: 1
    /// Access: read-only
    using ERRP = BitField<18, 1>;
    constexpr uint32_t ERRP_Pos = 18;
    constexpr uint32_t ERRP_Msk = ERRP::mask;

    /// Bus Off Mode
    /// Position: 19, Width: 1
    /// Access: read-only
    using BOFF = BitField<19, 1>;
    constexpr uint32_t BOFF_Pos = 19;
    constexpr uint32_t BOFF_Msk = BOFF::mask;

    /// CAN controller in Low power Mode
    /// Position: 20, Width: 1
    /// Access: read-only
    using SLEEP = BitField<20, 1>;
    constexpr uint32_t SLEEP_Pos = 20;
    constexpr uint32_t SLEEP_Msk = SLEEP::mask;

    /// CAN controller is not in Low power Mode
    /// Position: 21, Width: 1
    /// Access: read-only
    using WAKEUP = BitField<21, 1>;
    constexpr uint32_t WAKEUP_Pos = 21;
    constexpr uint32_t WAKEUP_Msk = WAKEUP::mask;

    /// Timer Overflow
    /// Position: 22, Width: 1
    /// Access: read-only
    using TOVF = BitField<22, 1>;
    constexpr uint32_t TOVF_Pos = 22;
    constexpr uint32_t TOVF_Msk = TOVF::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using TSTP = BitField<23, 1>;
    constexpr uint32_t TSTP_Pos = 23;
    constexpr uint32_t TSTP_Msk = TSTP::mask;

    /// Mailbox CRC Error
    /// Position: 24, Width: 1
    /// Access: read-only
    using CERR = BitField<24, 1>;
    constexpr uint32_t CERR_Pos = 24;
    constexpr uint32_t CERR_Msk = CERR::mask;

    /// Mailbox Stuffing Error
    /// Position: 25, Width: 1
    /// Access: read-only
    using SERR = BitField<25, 1>;
    constexpr uint32_t SERR_Pos = 25;
    constexpr uint32_t SERR_Msk = SERR::mask;

    /// Acknowledgment Error
    /// Position: 26, Width: 1
    /// Access: read-only
    using AERR = BitField<26, 1>;
    constexpr uint32_t AERR_Pos = 26;
    constexpr uint32_t AERR_Msk = AERR::mask;

    /// Form Error
    /// Position: 27, Width: 1
    /// Access: read-only
    using FERR = BitField<27, 1>;
    constexpr uint32_t FERR_Pos = 27;
    constexpr uint32_t FERR_Msk = FERR::mask;

    /// Bit Error
    /// Position: 28, Width: 1
    /// Access: read-only
    using BERR = BitField<28, 1>;
    constexpr uint32_t BERR_Pos = 28;
    constexpr uint32_t BERR_Msk = BERR::mask;

    /// Receiver busy
    /// Position: 29, Width: 1
    /// Access: read-only
    using RBSY = BitField<29, 1>;
    constexpr uint32_t RBSY_Pos = 29;
    constexpr uint32_t RBSY_Msk = RBSY::mask;

    /// Transmitter busy
    /// Position: 30, Width: 1
    /// Access: read-only
    using TBSY = BitField<30, 1>;
    constexpr uint32_t TBSY_Pos = 30;
    constexpr uint32_t TBSY_Msk = TBSY::mask;

    /// Overload busy
    /// Position: 31, Width: 1
    /// Access: read-only
    using OVLSY = BitField<31, 1>;
    constexpr uint32_t OVLSY_Pos = 31;
    constexpr uint32_t OVLSY_Msk = OVLSY::mask;

}  // namespace sr

/// BR - Baudrate Register
namespace br {
    /// Phase 2 segment
    /// Position: 0, Width: 3
    /// Access: read-write
    using PHASE2 = BitField<0, 3>;
    constexpr uint32_t PHASE2_Pos = 0;
    constexpr uint32_t PHASE2_Msk = PHASE2::mask;

    /// Phase 1 segment
    /// Position: 4, Width: 3
    /// Access: read-write
    using PHASE1 = BitField<4, 3>;
    constexpr uint32_t PHASE1_Pos = 4;
    constexpr uint32_t PHASE1_Msk = PHASE1::mask;

    /// Programming time segment
    /// Position: 8, Width: 3
    /// Access: read-write
    using PROPAG = BitField<8, 3>;
    constexpr uint32_t PROPAG_Pos = 8;
    constexpr uint32_t PROPAG_Msk = PROPAG::mask;

    /// Re-synchronization jump width
    /// Position: 12, Width: 2
    /// Access: read-write
    using SJW = BitField<12, 2>;
    constexpr uint32_t SJW_Pos = 12;
    constexpr uint32_t SJW_Msk = SJW::mask;

    /// Baudrate Prescaler.
    /// Position: 16, Width: 7
    /// Access: read-write
    using BRP = BitField<16, 7>;
    constexpr uint32_t BRP_Pos = 16;
    constexpr uint32_t BRP_Msk = BRP::mask;

    /// Sampling Mode
    /// Position: 24, Width: 1
    /// Access: read-write
    using SMP = BitField<24, 1>;
    constexpr uint32_t SMP_Pos = 24;
    constexpr uint32_t SMP_Msk = SMP::mask;
    /// Enumerated values for SMP
    namespace smp {
        constexpr uint32_t ONCE = 0;
        constexpr uint32_t THREE = 1;
    }

}  // namespace br

/// TIM - Timer Register
namespace tim {
    /// Timer
    /// Position: 0, Width: 16
    /// Access: read-only
    using TIMER = BitField<0, 16>;
    constexpr uint32_t TIMER_Pos = 0;
    constexpr uint32_t TIMER_Msk = TIMER::mask;

}  // namespace tim

/// TIMESTP - Timestamp Register
namespace timestp {
    /// Timestamp
    /// Position: 0, Width: 16
    /// Access: read-only
    using MTIMESTAMP = BitField<0, 16>;
    constexpr uint32_t MTIMESTAMP_Pos = 0;
    constexpr uint32_t MTIMESTAMP_Msk = MTIMESTAMP::mask;

}  // namespace timestp

/// ECR - Error Counter Register
namespace ecr {
    /// Receive Error Counter
    /// Position: 0, Width: 8
    /// Access: read-only
    using REC = BitField<0, 8>;
    constexpr uint32_t REC_Pos = 0;
    constexpr uint32_t REC_Msk = REC::mask;

    /// Transmit Error Counter
    /// Position: 16, Width: 8
    /// Access: read-only
    using TEC = BitField<16, 8>;
    constexpr uint32_t TEC_Pos = 16;
    constexpr uint32_t TEC_Msk = TEC::mask;

}  // namespace ecr

/// TCR - Transfer Command Register
namespace tcr {
    /// Transfer Request for Mailbox 0
    /// Position: 0, Width: 1
    /// Access: write-only
    using MB0 = BitField<0, 1>;
    constexpr uint32_t MB0_Pos = 0;
    constexpr uint32_t MB0_Msk = MB0::mask;

    /// Transfer Request for Mailbox 1
    /// Position: 1, Width: 1
    /// Access: write-only
    using MB1 = BitField<1, 1>;
    constexpr uint32_t MB1_Pos = 1;
    constexpr uint32_t MB1_Msk = MB1::mask;

    /// Transfer Request for Mailbox 2
    /// Position: 2, Width: 1
    /// Access: write-only
    using MB2 = BitField<2, 1>;
    constexpr uint32_t MB2_Pos = 2;
    constexpr uint32_t MB2_Msk = MB2::mask;

    /// Transfer Request for Mailbox 3
    /// Position: 3, Width: 1
    /// Access: write-only
    using MB3 = BitField<3, 1>;
    constexpr uint32_t MB3_Pos = 3;
    constexpr uint32_t MB3_Msk = MB3::mask;

    /// Transfer Request for Mailbox 4
    /// Position: 4, Width: 1
    /// Access: write-only
    using MB4 = BitField<4, 1>;
    constexpr uint32_t MB4_Pos = 4;
    constexpr uint32_t MB4_Msk = MB4::mask;

    /// Transfer Request for Mailbox 5
    /// Position: 5, Width: 1
    /// Access: write-only
    using MB5 = BitField<5, 1>;
    constexpr uint32_t MB5_Pos = 5;
    constexpr uint32_t MB5_Msk = MB5::mask;

    /// Transfer Request for Mailbox 6
    /// Position: 6, Width: 1
    /// Access: write-only
    using MB6 = BitField<6, 1>;
    constexpr uint32_t MB6_Pos = 6;
    constexpr uint32_t MB6_Msk = MB6::mask;

    /// Transfer Request for Mailbox 7
    /// Position: 7, Width: 1
    /// Access: write-only
    using MB7 = BitField<7, 1>;
    constexpr uint32_t MB7_Pos = 7;
    constexpr uint32_t MB7_Msk = MB7::mask;

    /// Timer Reset
    /// Position: 31, Width: 1
    /// Access: write-only
    using TIMRST = BitField<31, 1>;
    constexpr uint32_t TIMRST_Pos = 31;
    constexpr uint32_t TIMRST_Msk = TIMRST::mask;

}  // namespace tcr

/// ACR - Abort Command Register
namespace acr {
    /// Abort Request for Mailbox 0
    /// Position: 0, Width: 1
    /// Access: write-only
    using MB0 = BitField<0, 1>;
    constexpr uint32_t MB0_Pos = 0;
    constexpr uint32_t MB0_Msk = MB0::mask;

    /// Abort Request for Mailbox 1
    /// Position: 1, Width: 1
    /// Access: write-only
    using MB1 = BitField<1, 1>;
    constexpr uint32_t MB1_Pos = 1;
    constexpr uint32_t MB1_Msk = MB1::mask;

    /// Abort Request for Mailbox 2
    /// Position: 2, Width: 1
    /// Access: write-only
    using MB2 = BitField<2, 1>;
    constexpr uint32_t MB2_Pos = 2;
    constexpr uint32_t MB2_Msk = MB2::mask;

    /// Abort Request for Mailbox 3
    /// Position: 3, Width: 1
    /// Access: write-only
    using MB3 = BitField<3, 1>;
    constexpr uint32_t MB3_Pos = 3;
    constexpr uint32_t MB3_Msk = MB3::mask;

    /// Abort Request for Mailbox 4
    /// Position: 4, Width: 1
    /// Access: write-only
    using MB4 = BitField<4, 1>;
    constexpr uint32_t MB4_Pos = 4;
    constexpr uint32_t MB4_Msk = MB4::mask;

    /// Abort Request for Mailbox 5
    /// Position: 5, Width: 1
    /// Access: write-only
    using MB5 = BitField<5, 1>;
    constexpr uint32_t MB5_Pos = 5;
    constexpr uint32_t MB5_Msk = MB5::mask;

    /// Abort Request for Mailbox 6
    /// Position: 6, Width: 1
    /// Access: write-only
    using MB6 = BitField<6, 1>;
    constexpr uint32_t MB6_Pos = 6;
    constexpr uint32_t MB6_Msk = MB6::mask;

    /// Abort Request for Mailbox 7
    /// Position: 7, Width: 1
    /// Access: write-only
    using MB7 = BitField<7, 1>;
    constexpr uint32_t MB7_Pos = 7;
    constexpr uint32_t MB7_Msk = MB7::mask;

}  // namespace acr

/// WPMR - Write Protect Mode Register
namespace wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// SPI Write Protection Key Password
    /// Position: 8, Width: 24
    /// Access: read-write
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;

}  // namespace wpmr

/// WPSR - Write Protect Status Register
namespace wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 8
    /// Access: read-only
    using WPVSRC = BitField<8, 8>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

/// MMR0 - Mailbox Mode Register (MB = 0)
namespace mmr0 {
    /// Mailbox Timemark
    /// Position: 0, Width: 16
    /// Access: read-write
    using MTIMEMARK = BitField<0, 16>;
    constexpr uint32_t MTIMEMARK_Pos = 0;
    constexpr uint32_t MTIMEMARK_Msk = MTIMEMARK::mask;

    /// Mailbox Priority
    /// Position: 16, Width: 4
    /// Access: read-write
    using PRIOR = BitField<16, 4>;
    constexpr uint32_t PRIOR_Pos = 16;
    constexpr uint32_t PRIOR_Msk = PRIOR::mask;

    /// Mailbox Object Type
    /// Position: 24, Width: 3
    /// Access: read-write
    using MOT = BitField<24, 3>;
    constexpr uint32_t MOT_Pos = 24;
    constexpr uint32_t MOT_Msk = MOT::mask;
    /// Enumerated values for MOT
    namespace mot {
        constexpr uint32_t MB_DISABLED = 0;
        constexpr uint32_t MB_RX = 1;
        constexpr uint32_t MB_RX_OVERWRITE = 2;
        constexpr uint32_t MB_TX = 3;
        constexpr uint32_t MB_CONSUMER = 4;
        constexpr uint32_t MB_PRODUCER = 5;
    }

}  // namespace mmr0

/// MAM0 - Mailbox Acceptance Mask Register (MB = 0)
namespace mam0 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mam0

/// MID0 - Mailbox ID Register (MB = 0)
namespace mid0 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mid0

/// MFID0 - Mailbox Family ID Register (MB = 0)
namespace mfid0 {
    /// Family ID
    /// Position: 0, Width: 29
    /// Access: read-only
    using MFID = BitField<0, 29>;
    constexpr uint32_t MFID_Pos = 0;
    constexpr uint32_t MFID_Msk = MFID::mask;

}  // namespace mfid0

/// MSR0 - Mailbox Status Register (MB = 0)
namespace msr0 {
    /// Timer value
    /// Position: 0, Width: 16
    /// Access: read-only
    using MTIMESTAMP = BitField<0, 16>;
    constexpr uint32_t MTIMESTAMP_Pos = 0;
    constexpr uint32_t MTIMESTAMP_Msk = MTIMESTAMP::mask;

    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: read-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: read-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Mailbox Message Abort
    /// Position: 22, Width: 1
    /// Access: read-only
    using MABT = BitField<22, 1>;
    constexpr uint32_t MABT_Pos = 22;
    constexpr uint32_t MABT_Msk = MABT::mask;

    /// Mailbox Ready
    /// Position: 23, Width: 1
    /// Access: read-only
    using MRDY = BitField<23, 1>;
    constexpr uint32_t MRDY_Pos = 23;
    constexpr uint32_t MRDY_Msk = MRDY::mask;

    /// Mailbox Message Ignored
    /// Position: 24, Width: 1
    /// Access: read-only
    using MMI = BitField<24, 1>;
    constexpr uint32_t MMI_Pos = 24;
    constexpr uint32_t MMI_Msk = MMI::mask;

}  // namespace msr0

/// MDL0 - Mailbox Data Low Register (MB = 0)
namespace mdl0 {
    /// Message Data Low Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDL = BitField<0, 32>;
    constexpr uint32_t MDL_Pos = 0;
    constexpr uint32_t MDL_Msk = MDL::mask;

}  // namespace mdl0

/// MDH0 - Mailbox Data High Register (MB = 0)
namespace mdh0 {
    /// Message Data High Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDH = BitField<0, 32>;
    constexpr uint32_t MDH_Pos = 0;
    constexpr uint32_t MDH_Msk = MDH::mask;

}  // namespace mdh0

/// MCR0 - Mailbox Control Register (MB = 0)
namespace mcr0 {
    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: write-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: write-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Abort Request for Mailbox x
    /// Position: 22, Width: 1
    /// Access: write-only
    using MACR = BitField<22, 1>;
    constexpr uint32_t MACR_Pos = 22;
    constexpr uint32_t MACR_Msk = MACR::mask;

    /// Mailbox Transfer Command
    /// Position: 23, Width: 1
    /// Access: write-only
    using MTCR = BitField<23, 1>;
    constexpr uint32_t MTCR_Pos = 23;
    constexpr uint32_t MTCR_Msk = MTCR::mask;

}  // namespace mcr0

/// MMR1 - Mailbox Mode Register (MB = 1)
namespace mmr1 {
    /// Mailbox Timemark
    /// Position: 0, Width: 16
    /// Access: read-write
    using MTIMEMARK = BitField<0, 16>;
    constexpr uint32_t MTIMEMARK_Pos = 0;
    constexpr uint32_t MTIMEMARK_Msk = MTIMEMARK::mask;

    /// Mailbox Priority
    /// Position: 16, Width: 4
    /// Access: read-write
    using PRIOR = BitField<16, 4>;
    constexpr uint32_t PRIOR_Pos = 16;
    constexpr uint32_t PRIOR_Msk = PRIOR::mask;

    /// Mailbox Object Type
    /// Position: 24, Width: 3
    /// Access: read-write
    using MOT = BitField<24, 3>;
    constexpr uint32_t MOT_Pos = 24;
    constexpr uint32_t MOT_Msk = MOT::mask;
    /// Enumerated values for MOT
    namespace mot {
        constexpr uint32_t MB_DISABLED = 0;
        constexpr uint32_t MB_RX = 1;
        constexpr uint32_t MB_RX_OVERWRITE = 2;
        constexpr uint32_t MB_TX = 3;
        constexpr uint32_t MB_CONSUMER = 4;
        constexpr uint32_t MB_PRODUCER = 5;
    }

}  // namespace mmr1

/// MAM1 - Mailbox Acceptance Mask Register (MB = 1)
namespace mam1 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mam1

/// MID1 - Mailbox ID Register (MB = 1)
namespace mid1 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mid1

/// MFID1 - Mailbox Family ID Register (MB = 1)
namespace mfid1 {
    /// Family ID
    /// Position: 0, Width: 29
    /// Access: read-only
    using MFID = BitField<0, 29>;
    constexpr uint32_t MFID_Pos = 0;
    constexpr uint32_t MFID_Msk = MFID::mask;

}  // namespace mfid1

/// MSR1 - Mailbox Status Register (MB = 1)
namespace msr1 {
    /// Timer value
    /// Position: 0, Width: 16
    /// Access: read-only
    using MTIMESTAMP = BitField<0, 16>;
    constexpr uint32_t MTIMESTAMP_Pos = 0;
    constexpr uint32_t MTIMESTAMP_Msk = MTIMESTAMP::mask;

    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: read-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: read-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Mailbox Message Abort
    /// Position: 22, Width: 1
    /// Access: read-only
    using MABT = BitField<22, 1>;
    constexpr uint32_t MABT_Pos = 22;
    constexpr uint32_t MABT_Msk = MABT::mask;

    /// Mailbox Ready
    /// Position: 23, Width: 1
    /// Access: read-only
    using MRDY = BitField<23, 1>;
    constexpr uint32_t MRDY_Pos = 23;
    constexpr uint32_t MRDY_Msk = MRDY::mask;

    /// Mailbox Message Ignored
    /// Position: 24, Width: 1
    /// Access: read-only
    using MMI = BitField<24, 1>;
    constexpr uint32_t MMI_Pos = 24;
    constexpr uint32_t MMI_Msk = MMI::mask;

}  // namespace msr1

/// MDL1 - Mailbox Data Low Register (MB = 1)
namespace mdl1 {
    /// Message Data Low Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDL = BitField<0, 32>;
    constexpr uint32_t MDL_Pos = 0;
    constexpr uint32_t MDL_Msk = MDL::mask;

}  // namespace mdl1

/// MDH1 - Mailbox Data High Register (MB = 1)
namespace mdh1 {
    /// Message Data High Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDH = BitField<0, 32>;
    constexpr uint32_t MDH_Pos = 0;
    constexpr uint32_t MDH_Msk = MDH::mask;

}  // namespace mdh1

/// MCR1 - Mailbox Control Register (MB = 1)
namespace mcr1 {
    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: write-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: write-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Abort Request for Mailbox x
    /// Position: 22, Width: 1
    /// Access: write-only
    using MACR = BitField<22, 1>;
    constexpr uint32_t MACR_Pos = 22;
    constexpr uint32_t MACR_Msk = MACR::mask;

    /// Mailbox Transfer Command
    /// Position: 23, Width: 1
    /// Access: write-only
    using MTCR = BitField<23, 1>;
    constexpr uint32_t MTCR_Pos = 23;
    constexpr uint32_t MTCR_Msk = MTCR::mask;

}  // namespace mcr1

/// MMR2 - Mailbox Mode Register (MB = 2)
namespace mmr2 {
    /// Mailbox Timemark
    /// Position: 0, Width: 16
    /// Access: read-write
    using MTIMEMARK = BitField<0, 16>;
    constexpr uint32_t MTIMEMARK_Pos = 0;
    constexpr uint32_t MTIMEMARK_Msk = MTIMEMARK::mask;

    /// Mailbox Priority
    /// Position: 16, Width: 4
    /// Access: read-write
    using PRIOR = BitField<16, 4>;
    constexpr uint32_t PRIOR_Pos = 16;
    constexpr uint32_t PRIOR_Msk = PRIOR::mask;

    /// Mailbox Object Type
    /// Position: 24, Width: 3
    /// Access: read-write
    using MOT = BitField<24, 3>;
    constexpr uint32_t MOT_Pos = 24;
    constexpr uint32_t MOT_Msk = MOT::mask;
    /// Enumerated values for MOT
    namespace mot {
        constexpr uint32_t MB_DISABLED = 0;
        constexpr uint32_t MB_RX = 1;
        constexpr uint32_t MB_RX_OVERWRITE = 2;
        constexpr uint32_t MB_TX = 3;
        constexpr uint32_t MB_CONSUMER = 4;
        constexpr uint32_t MB_PRODUCER = 5;
    }

}  // namespace mmr2

/// MAM2 - Mailbox Acceptance Mask Register (MB = 2)
namespace mam2 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mam2

/// MID2 - Mailbox ID Register (MB = 2)
namespace mid2 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mid2

/// MFID2 - Mailbox Family ID Register (MB = 2)
namespace mfid2 {
    /// Family ID
    /// Position: 0, Width: 29
    /// Access: read-only
    using MFID = BitField<0, 29>;
    constexpr uint32_t MFID_Pos = 0;
    constexpr uint32_t MFID_Msk = MFID::mask;

}  // namespace mfid2

/// MSR2 - Mailbox Status Register (MB = 2)
namespace msr2 {
    /// Timer value
    /// Position: 0, Width: 16
    /// Access: read-only
    using MTIMESTAMP = BitField<0, 16>;
    constexpr uint32_t MTIMESTAMP_Pos = 0;
    constexpr uint32_t MTIMESTAMP_Msk = MTIMESTAMP::mask;

    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: read-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: read-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Mailbox Message Abort
    /// Position: 22, Width: 1
    /// Access: read-only
    using MABT = BitField<22, 1>;
    constexpr uint32_t MABT_Pos = 22;
    constexpr uint32_t MABT_Msk = MABT::mask;

    /// Mailbox Ready
    /// Position: 23, Width: 1
    /// Access: read-only
    using MRDY = BitField<23, 1>;
    constexpr uint32_t MRDY_Pos = 23;
    constexpr uint32_t MRDY_Msk = MRDY::mask;

    /// Mailbox Message Ignored
    /// Position: 24, Width: 1
    /// Access: read-only
    using MMI = BitField<24, 1>;
    constexpr uint32_t MMI_Pos = 24;
    constexpr uint32_t MMI_Msk = MMI::mask;

}  // namespace msr2

/// MDL2 - Mailbox Data Low Register (MB = 2)
namespace mdl2 {
    /// Message Data Low Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDL = BitField<0, 32>;
    constexpr uint32_t MDL_Pos = 0;
    constexpr uint32_t MDL_Msk = MDL::mask;

}  // namespace mdl2

/// MDH2 - Mailbox Data High Register (MB = 2)
namespace mdh2 {
    /// Message Data High Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDH = BitField<0, 32>;
    constexpr uint32_t MDH_Pos = 0;
    constexpr uint32_t MDH_Msk = MDH::mask;

}  // namespace mdh2

/// MCR2 - Mailbox Control Register (MB = 2)
namespace mcr2 {
    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: write-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: write-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Abort Request for Mailbox x
    /// Position: 22, Width: 1
    /// Access: write-only
    using MACR = BitField<22, 1>;
    constexpr uint32_t MACR_Pos = 22;
    constexpr uint32_t MACR_Msk = MACR::mask;

    /// Mailbox Transfer Command
    /// Position: 23, Width: 1
    /// Access: write-only
    using MTCR = BitField<23, 1>;
    constexpr uint32_t MTCR_Pos = 23;
    constexpr uint32_t MTCR_Msk = MTCR::mask;

}  // namespace mcr2

/// MMR3 - Mailbox Mode Register (MB = 3)
namespace mmr3 {
    /// Mailbox Timemark
    /// Position: 0, Width: 16
    /// Access: read-write
    using MTIMEMARK = BitField<0, 16>;
    constexpr uint32_t MTIMEMARK_Pos = 0;
    constexpr uint32_t MTIMEMARK_Msk = MTIMEMARK::mask;

    /// Mailbox Priority
    /// Position: 16, Width: 4
    /// Access: read-write
    using PRIOR = BitField<16, 4>;
    constexpr uint32_t PRIOR_Pos = 16;
    constexpr uint32_t PRIOR_Msk = PRIOR::mask;

    /// Mailbox Object Type
    /// Position: 24, Width: 3
    /// Access: read-write
    using MOT = BitField<24, 3>;
    constexpr uint32_t MOT_Pos = 24;
    constexpr uint32_t MOT_Msk = MOT::mask;
    /// Enumerated values for MOT
    namespace mot {
        constexpr uint32_t MB_DISABLED = 0;
        constexpr uint32_t MB_RX = 1;
        constexpr uint32_t MB_RX_OVERWRITE = 2;
        constexpr uint32_t MB_TX = 3;
        constexpr uint32_t MB_CONSUMER = 4;
        constexpr uint32_t MB_PRODUCER = 5;
    }

}  // namespace mmr3

/// MAM3 - Mailbox Acceptance Mask Register (MB = 3)
namespace mam3 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mam3

/// MID3 - Mailbox ID Register (MB = 3)
namespace mid3 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mid3

/// MFID3 - Mailbox Family ID Register (MB = 3)
namespace mfid3 {
    /// Family ID
    /// Position: 0, Width: 29
    /// Access: read-only
    using MFID = BitField<0, 29>;
    constexpr uint32_t MFID_Pos = 0;
    constexpr uint32_t MFID_Msk = MFID::mask;

}  // namespace mfid3

/// MSR3 - Mailbox Status Register (MB = 3)
namespace msr3 {
    /// Timer value
    /// Position: 0, Width: 16
    /// Access: read-only
    using MTIMESTAMP = BitField<0, 16>;
    constexpr uint32_t MTIMESTAMP_Pos = 0;
    constexpr uint32_t MTIMESTAMP_Msk = MTIMESTAMP::mask;

    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: read-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: read-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Mailbox Message Abort
    /// Position: 22, Width: 1
    /// Access: read-only
    using MABT = BitField<22, 1>;
    constexpr uint32_t MABT_Pos = 22;
    constexpr uint32_t MABT_Msk = MABT::mask;

    /// Mailbox Ready
    /// Position: 23, Width: 1
    /// Access: read-only
    using MRDY = BitField<23, 1>;
    constexpr uint32_t MRDY_Pos = 23;
    constexpr uint32_t MRDY_Msk = MRDY::mask;

    /// Mailbox Message Ignored
    /// Position: 24, Width: 1
    /// Access: read-only
    using MMI = BitField<24, 1>;
    constexpr uint32_t MMI_Pos = 24;
    constexpr uint32_t MMI_Msk = MMI::mask;

}  // namespace msr3

/// MDL3 - Mailbox Data Low Register (MB = 3)
namespace mdl3 {
    /// Message Data Low Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDL = BitField<0, 32>;
    constexpr uint32_t MDL_Pos = 0;
    constexpr uint32_t MDL_Msk = MDL::mask;

}  // namespace mdl3

/// MDH3 - Mailbox Data High Register (MB = 3)
namespace mdh3 {
    /// Message Data High Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDH = BitField<0, 32>;
    constexpr uint32_t MDH_Pos = 0;
    constexpr uint32_t MDH_Msk = MDH::mask;

}  // namespace mdh3

/// MCR3 - Mailbox Control Register (MB = 3)
namespace mcr3 {
    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: write-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: write-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Abort Request for Mailbox x
    /// Position: 22, Width: 1
    /// Access: write-only
    using MACR = BitField<22, 1>;
    constexpr uint32_t MACR_Pos = 22;
    constexpr uint32_t MACR_Msk = MACR::mask;

    /// Mailbox Transfer Command
    /// Position: 23, Width: 1
    /// Access: write-only
    using MTCR = BitField<23, 1>;
    constexpr uint32_t MTCR_Pos = 23;
    constexpr uint32_t MTCR_Msk = MTCR::mask;

}  // namespace mcr3

/// MMR4 - Mailbox Mode Register (MB = 4)
namespace mmr4 {
    /// Mailbox Timemark
    /// Position: 0, Width: 16
    /// Access: read-write
    using MTIMEMARK = BitField<0, 16>;
    constexpr uint32_t MTIMEMARK_Pos = 0;
    constexpr uint32_t MTIMEMARK_Msk = MTIMEMARK::mask;

    /// Mailbox Priority
    /// Position: 16, Width: 4
    /// Access: read-write
    using PRIOR = BitField<16, 4>;
    constexpr uint32_t PRIOR_Pos = 16;
    constexpr uint32_t PRIOR_Msk = PRIOR::mask;

    /// Mailbox Object Type
    /// Position: 24, Width: 3
    /// Access: read-write
    using MOT = BitField<24, 3>;
    constexpr uint32_t MOT_Pos = 24;
    constexpr uint32_t MOT_Msk = MOT::mask;
    /// Enumerated values for MOT
    namespace mot {
        constexpr uint32_t MB_DISABLED = 0;
        constexpr uint32_t MB_RX = 1;
        constexpr uint32_t MB_RX_OVERWRITE = 2;
        constexpr uint32_t MB_TX = 3;
        constexpr uint32_t MB_CONSUMER = 4;
        constexpr uint32_t MB_PRODUCER = 5;
    }

}  // namespace mmr4

/// MAM4 - Mailbox Acceptance Mask Register (MB = 4)
namespace mam4 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mam4

/// MID4 - Mailbox ID Register (MB = 4)
namespace mid4 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mid4

/// MFID4 - Mailbox Family ID Register (MB = 4)
namespace mfid4 {
    /// Family ID
    /// Position: 0, Width: 29
    /// Access: read-only
    using MFID = BitField<0, 29>;
    constexpr uint32_t MFID_Pos = 0;
    constexpr uint32_t MFID_Msk = MFID::mask;

}  // namespace mfid4

/// MSR4 - Mailbox Status Register (MB = 4)
namespace msr4 {
    /// Timer value
    /// Position: 0, Width: 16
    /// Access: read-only
    using MTIMESTAMP = BitField<0, 16>;
    constexpr uint32_t MTIMESTAMP_Pos = 0;
    constexpr uint32_t MTIMESTAMP_Msk = MTIMESTAMP::mask;

    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: read-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: read-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Mailbox Message Abort
    /// Position: 22, Width: 1
    /// Access: read-only
    using MABT = BitField<22, 1>;
    constexpr uint32_t MABT_Pos = 22;
    constexpr uint32_t MABT_Msk = MABT::mask;

    /// Mailbox Ready
    /// Position: 23, Width: 1
    /// Access: read-only
    using MRDY = BitField<23, 1>;
    constexpr uint32_t MRDY_Pos = 23;
    constexpr uint32_t MRDY_Msk = MRDY::mask;

    /// Mailbox Message Ignored
    /// Position: 24, Width: 1
    /// Access: read-only
    using MMI = BitField<24, 1>;
    constexpr uint32_t MMI_Pos = 24;
    constexpr uint32_t MMI_Msk = MMI::mask;

}  // namespace msr4

/// MDL4 - Mailbox Data Low Register (MB = 4)
namespace mdl4 {
    /// Message Data Low Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDL = BitField<0, 32>;
    constexpr uint32_t MDL_Pos = 0;
    constexpr uint32_t MDL_Msk = MDL::mask;

}  // namespace mdl4

/// MDH4 - Mailbox Data High Register (MB = 4)
namespace mdh4 {
    /// Message Data High Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDH = BitField<0, 32>;
    constexpr uint32_t MDH_Pos = 0;
    constexpr uint32_t MDH_Msk = MDH::mask;

}  // namespace mdh4

/// MCR4 - Mailbox Control Register (MB = 4)
namespace mcr4 {
    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: write-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: write-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Abort Request for Mailbox x
    /// Position: 22, Width: 1
    /// Access: write-only
    using MACR = BitField<22, 1>;
    constexpr uint32_t MACR_Pos = 22;
    constexpr uint32_t MACR_Msk = MACR::mask;

    /// Mailbox Transfer Command
    /// Position: 23, Width: 1
    /// Access: write-only
    using MTCR = BitField<23, 1>;
    constexpr uint32_t MTCR_Pos = 23;
    constexpr uint32_t MTCR_Msk = MTCR::mask;

}  // namespace mcr4

/// MMR5 - Mailbox Mode Register (MB = 5)
namespace mmr5 {
    /// Mailbox Timemark
    /// Position: 0, Width: 16
    /// Access: read-write
    using MTIMEMARK = BitField<0, 16>;
    constexpr uint32_t MTIMEMARK_Pos = 0;
    constexpr uint32_t MTIMEMARK_Msk = MTIMEMARK::mask;

    /// Mailbox Priority
    /// Position: 16, Width: 4
    /// Access: read-write
    using PRIOR = BitField<16, 4>;
    constexpr uint32_t PRIOR_Pos = 16;
    constexpr uint32_t PRIOR_Msk = PRIOR::mask;

    /// Mailbox Object Type
    /// Position: 24, Width: 3
    /// Access: read-write
    using MOT = BitField<24, 3>;
    constexpr uint32_t MOT_Pos = 24;
    constexpr uint32_t MOT_Msk = MOT::mask;
    /// Enumerated values for MOT
    namespace mot {
        constexpr uint32_t MB_DISABLED = 0;
        constexpr uint32_t MB_RX = 1;
        constexpr uint32_t MB_RX_OVERWRITE = 2;
        constexpr uint32_t MB_TX = 3;
        constexpr uint32_t MB_CONSUMER = 4;
        constexpr uint32_t MB_PRODUCER = 5;
    }

}  // namespace mmr5

/// MAM5 - Mailbox Acceptance Mask Register (MB = 5)
namespace mam5 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mam5

/// MID5 - Mailbox ID Register (MB = 5)
namespace mid5 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mid5

/// MFID5 - Mailbox Family ID Register (MB = 5)
namespace mfid5 {
    /// Family ID
    /// Position: 0, Width: 29
    /// Access: read-only
    using MFID = BitField<0, 29>;
    constexpr uint32_t MFID_Pos = 0;
    constexpr uint32_t MFID_Msk = MFID::mask;

}  // namespace mfid5

/// MSR5 - Mailbox Status Register (MB = 5)
namespace msr5 {
    /// Timer value
    /// Position: 0, Width: 16
    /// Access: read-only
    using MTIMESTAMP = BitField<0, 16>;
    constexpr uint32_t MTIMESTAMP_Pos = 0;
    constexpr uint32_t MTIMESTAMP_Msk = MTIMESTAMP::mask;

    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: read-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: read-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Mailbox Message Abort
    /// Position: 22, Width: 1
    /// Access: read-only
    using MABT = BitField<22, 1>;
    constexpr uint32_t MABT_Pos = 22;
    constexpr uint32_t MABT_Msk = MABT::mask;

    /// Mailbox Ready
    /// Position: 23, Width: 1
    /// Access: read-only
    using MRDY = BitField<23, 1>;
    constexpr uint32_t MRDY_Pos = 23;
    constexpr uint32_t MRDY_Msk = MRDY::mask;

    /// Mailbox Message Ignored
    /// Position: 24, Width: 1
    /// Access: read-only
    using MMI = BitField<24, 1>;
    constexpr uint32_t MMI_Pos = 24;
    constexpr uint32_t MMI_Msk = MMI::mask;

}  // namespace msr5

/// MDL5 - Mailbox Data Low Register (MB = 5)
namespace mdl5 {
    /// Message Data Low Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDL = BitField<0, 32>;
    constexpr uint32_t MDL_Pos = 0;
    constexpr uint32_t MDL_Msk = MDL::mask;

}  // namespace mdl5

/// MDH5 - Mailbox Data High Register (MB = 5)
namespace mdh5 {
    /// Message Data High Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDH = BitField<0, 32>;
    constexpr uint32_t MDH_Pos = 0;
    constexpr uint32_t MDH_Msk = MDH::mask;

}  // namespace mdh5

/// MCR5 - Mailbox Control Register (MB = 5)
namespace mcr5 {
    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: write-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: write-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Abort Request for Mailbox x
    /// Position: 22, Width: 1
    /// Access: write-only
    using MACR = BitField<22, 1>;
    constexpr uint32_t MACR_Pos = 22;
    constexpr uint32_t MACR_Msk = MACR::mask;

    /// Mailbox Transfer Command
    /// Position: 23, Width: 1
    /// Access: write-only
    using MTCR = BitField<23, 1>;
    constexpr uint32_t MTCR_Pos = 23;
    constexpr uint32_t MTCR_Msk = MTCR::mask;

}  // namespace mcr5

/// MMR6 - Mailbox Mode Register (MB = 6)
namespace mmr6 {
    /// Mailbox Timemark
    /// Position: 0, Width: 16
    /// Access: read-write
    using MTIMEMARK = BitField<0, 16>;
    constexpr uint32_t MTIMEMARK_Pos = 0;
    constexpr uint32_t MTIMEMARK_Msk = MTIMEMARK::mask;

    /// Mailbox Priority
    /// Position: 16, Width: 4
    /// Access: read-write
    using PRIOR = BitField<16, 4>;
    constexpr uint32_t PRIOR_Pos = 16;
    constexpr uint32_t PRIOR_Msk = PRIOR::mask;

    /// Mailbox Object Type
    /// Position: 24, Width: 3
    /// Access: read-write
    using MOT = BitField<24, 3>;
    constexpr uint32_t MOT_Pos = 24;
    constexpr uint32_t MOT_Msk = MOT::mask;
    /// Enumerated values for MOT
    namespace mot {
        constexpr uint32_t MB_DISABLED = 0;
        constexpr uint32_t MB_RX = 1;
        constexpr uint32_t MB_RX_OVERWRITE = 2;
        constexpr uint32_t MB_TX = 3;
        constexpr uint32_t MB_CONSUMER = 4;
        constexpr uint32_t MB_PRODUCER = 5;
    }

}  // namespace mmr6

/// MAM6 - Mailbox Acceptance Mask Register (MB = 6)
namespace mam6 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mam6

/// MID6 - Mailbox ID Register (MB = 6)
namespace mid6 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mid6

/// MFID6 - Mailbox Family ID Register (MB = 6)
namespace mfid6 {
    /// Family ID
    /// Position: 0, Width: 29
    /// Access: read-only
    using MFID = BitField<0, 29>;
    constexpr uint32_t MFID_Pos = 0;
    constexpr uint32_t MFID_Msk = MFID::mask;

}  // namespace mfid6

/// MSR6 - Mailbox Status Register (MB = 6)
namespace msr6 {
    /// Timer value
    /// Position: 0, Width: 16
    /// Access: read-only
    using MTIMESTAMP = BitField<0, 16>;
    constexpr uint32_t MTIMESTAMP_Pos = 0;
    constexpr uint32_t MTIMESTAMP_Msk = MTIMESTAMP::mask;

    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: read-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: read-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Mailbox Message Abort
    /// Position: 22, Width: 1
    /// Access: read-only
    using MABT = BitField<22, 1>;
    constexpr uint32_t MABT_Pos = 22;
    constexpr uint32_t MABT_Msk = MABT::mask;

    /// Mailbox Ready
    /// Position: 23, Width: 1
    /// Access: read-only
    using MRDY = BitField<23, 1>;
    constexpr uint32_t MRDY_Pos = 23;
    constexpr uint32_t MRDY_Msk = MRDY::mask;

    /// Mailbox Message Ignored
    /// Position: 24, Width: 1
    /// Access: read-only
    using MMI = BitField<24, 1>;
    constexpr uint32_t MMI_Pos = 24;
    constexpr uint32_t MMI_Msk = MMI::mask;

}  // namespace msr6

/// MDL6 - Mailbox Data Low Register (MB = 6)
namespace mdl6 {
    /// Message Data Low Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDL = BitField<0, 32>;
    constexpr uint32_t MDL_Pos = 0;
    constexpr uint32_t MDL_Msk = MDL::mask;

}  // namespace mdl6

/// MDH6 - Mailbox Data High Register (MB = 6)
namespace mdh6 {
    /// Message Data High Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDH = BitField<0, 32>;
    constexpr uint32_t MDH_Pos = 0;
    constexpr uint32_t MDH_Msk = MDH::mask;

}  // namespace mdh6

/// MCR6 - Mailbox Control Register (MB = 6)
namespace mcr6 {
    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: write-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: write-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Abort Request for Mailbox x
    /// Position: 22, Width: 1
    /// Access: write-only
    using MACR = BitField<22, 1>;
    constexpr uint32_t MACR_Pos = 22;
    constexpr uint32_t MACR_Msk = MACR::mask;

    /// Mailbox Transfer Command
    /// Position: 23, Width: 1
    /// Access: write-only
    using MTCR = BitField<23, 1>;
    constexpr uint32_t MTCR_Pos = 23;
    constexpr uint32_t MTCR_Msk = MTCR::mask;

}  // namespace mcr6

/// MMR7 - Mailbox Mode Register (MB = 7)
namespace mmr7 {
    /// Mailbox Timemark
    /// Position: 0, Width: 16
    /// Access: read-write
    using MTIMEMARK = BitField<0, 16>;
    constexpr uint32_t MTIMEMARK_Pos = 0;
    constexpr uint32_t MTIMEMARK_Msk = MTIMEMARK::mask;

    /// Mailbox Priority
    /// Position: 16, Width: 4
    /// Access: read-write
    using PRIOR = BitField<16, 4>;
    constexpr uint32_t PRIOR_Pos = 16;
    constexpr uint32_t PRIOR_Msk = PRIOR::mask;

    /// Mailbox Object Type
    /// Position: 24, Width: 3
    /// Access: read-write
    using MOT = BitField<24, 3>;
    constexpr uint32_t MOT_Pos = 24;
    constexpr uint32_t MOT_Msk = MOT::mask;
    /// Enumerated values for MOT
    namespace mot {
        constexpr uint32_t MB_DISABLED = 0;
        constexpr uint32_t MB_RX = 1;
        constexpr uint32_t MB_RX_OVERWRITE = 2;
        constexpr uint32_t MB_TX = 3;
        constexpr uint32_t MB_CONSUMER = 4;
        constexpr uint32_t MB_PRODUCER = 5;
    }

}  // namespace mmr7

/// MAM7 - Mailbox Acceptance Mask Register (MB = 7)
namespace mam7 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mam7

/// MID7 - Mailbox ID Register (MB = 7)
namespace mid7 {
    /// Complementary bits for identifier in extended frame mode
    /// Position: 0, Width: 18
    /// Access: read-write
    using MIDvB = BitField<0, 18>;
    constexpr uint32_t MIDvB_Pos = 0;
    constexpr uint32_t MIDvB_Msk = MIDvB::mask;

    /// Identifier for standard frame mode
    /// Position: 18, Width: 11
    /// Access: read-write
    using MIDvA = BitField<18, 11>;
    constexpr uint32_t MIDvA_Pos = 18;
    constexpr uint32_t MIDvA_Msk = MIDvA::mask;

    /// Identifier Version
    /// Position: 29, Width: 1
    /// Access: read-write
    using MIDE = BitField<29, 1>;
    constexpr uint32_t MIDE_Pos = 29;
    constexpr uint32_t MIDE_Msk = MIDE::mask;

}  // namespace mid7

/// MFID7 - Mailbox Family ID Register (MB = 7)
namespace mfid7 {
    /// Family ID
    /// Position: 0, Width: 29
    /// Access: read-only
    using MFID = BitField<0, 29>;
    constexpr uint32_t MFID_Pos = 0;
    constexpr uint32_t MFID_Msk = MFID::mask;

}  // namespace mfid7

/// MSR7 - Mailbox Status Register (MB = 7)
namespace msr7 {
    /// Timer value
    /// Position: 0, Width: 16
    /// Access: read-only
    using MTIMESTAMP = BitField<0, 16>;
    constexpr uint32_t MTIMESTAMP_Pos = 0;
    constexpr uint32_t MTIMESTAMP_Msk = MTIMESTAMP::mask;

    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: read-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: read-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Mailbox Message Abort
    /// Position: 22, Width: 1
    /// Access: read-only
    using MABT = BitField<22, 1>;
    constexpr uint32_t MABT_Pos = 22;
    constexpr uint32_t MABT_Msk = MABT::mask;

    /// Mailbox Ready
    /// Position: 23, Width: 1
    /// Access: read-only
    using MRDY = BitField<23, 1>;
    constexpr uint32_t MRDY_Pos = 23;
    constexpr uint32_t MRDY_Msk = MRDY::mask;

    /// Mailbox Message Ignored
    /// Position: 24, Width: 1
    /// Access: read-only
    using MMI = BitField<24, 1>;
    constexpr uint32_t MMI_Pos = 24;
    constexpr uint32_t MMI_Msk = MMI::mask;

}  // namespace msr7

/// MDL7 - Mailbox Data Low Register (MB = 7)
namespace mdl7 {
    /// Message Data Low Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDL = BitField<0, 32>;
    constexpr uint32_t MDL_Pos = 0;
    constexpr uint32_t MDL_Msk = MDL::mask;

}  // namespace mdl7

/// MDH7 - Mailbox Data High Register (MB = 7)
namespace mdh7 {
    /// Message Data High Value
    /// Position: 0, Width: 32
    /// Access: read-write
    using MDH = BitField<0, 32>;
    constexpr uint32_t MDH_Pos = 0;
    constexpr uint32_t MDH_Msk = MDH::mask;

}  // namespace mdh7

/// MCR7 - Mailbox Control Register (MB = 7)
namespace mcr7 {
    /// Mailbox Data Length Code
    /// Position: 16, Width: 4
    /// Access: write-only
    using MDLC = BitField<16, 4>;
    constexpr uint32_t MDLC_Pos = 16;
    constexpr uint32_t MDLC_Msk = MDLC::mask;

    /// Mailbox Remote Transmission Request
    /// Position: 20, Width: 1
    /// Access: write-only
    using MRTR = BitField<20, 1>;
    constexpr uint32_t MRTR_Pos = 20;
    constexpr uint32_t MRTR_Msk = MRTR::mask;

    /// Abort Request for Mailbox x
    /// Position: 22, Width: 1
    /// Access: write-only
    using MACR = BitField<22, 1>;
    constexpr uint32_t MACR_Pos = 22;
    constexpr uint32_t MACR_Msk = MACR::mask;

    /// Mailbox Transfer Command
    /// Position: 23, Width: 1
    /// Access: write-only
    using MTCR = BitField<23, 1>;
    constexpr uint32_t MTCR_Pos = 23;
    constexpr uint32_t MTCR_Msk = MTCR::mask;

}  // namespace mcr7

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::can0
