cocci_test_suite() {
	unsigned long cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 66 */;
	struct nvkm_instmem *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 65 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 64 */;
	struct nv04_fifo *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 63 */;
	u32 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 36 */;
	struct nvkm_engine *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 36 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 35 */;
	const struct nvkm_fifo_chan_oclass cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 240 */;
	union {
		struct nv03_channel_dma_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 187 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 184 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 184 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 183 */;
	struct nvkm_fifo *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 183 */;
	const struct nvkm_fifo_chan_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 169 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 134 */;
	const int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 133 */;
	struct nv04_fifo_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 132 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 130 */;
	struct nvkm_fifo_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 128 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 127 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv40.c 119 */;
}
