Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep  5 16:36:27 2023
| Host         : LAPTOP-QEN4JHMN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pipe_cla_32_timing_summary_routed.rpt -pb pipe_cla_32_timing_summary_routed.pb -rpx pipe_cla_32_timing_summary_routed.rpx -warn_on_violation
| Design       : pipe_cla_32
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.165        0.000                      0                   33        0.226        0.000                      0                   33        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.165        0.000                      0                   33        0.226        0.000                      0                   33        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 a_d_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 1.702ns (25.971%)  route 4.851ns (74.029%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     4.626    clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  a_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  a_d_reg[3]/Q
                         net (fo=5, routed)           0.820     5.902    a_d[3]
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     6.052 r  sum[7]_i_4/O
                         net (fo=1, routed)           0.776     6.828    sum[7]_i_4_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     7.154 r  sum[7]_i_2/O
                         net (fo=6, routed)           0.588     7.742    m1/m1/m2/c[1]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.866 r  sum[27]_i_8/O
                         net (fo=1, routed)           0.291     8.157    sum[27]_i_8_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.281 r  sum[27]_i_6/O
                         net (fo=1, routed)           0.302     8.583    m1/c
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     8.707 r  sum[27]_i_5/O
                         net (fo=1, routed)           0.446     9.153    m1/m2/m2/c1__0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  sum[27]_i_2/O
                         net (fo=5, routed)           0.490     9.767    m1/m2/m3/c[1]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.124     9.891 r  sum[31]_i_2/O
                         net (fo=4, routed)           0.804    10.695    m1/m2/m4/c[1]
    SLICE_X6Y42          LUT3 (Prop_lut3_I0_O)        0.150    10.845 r  sum[29]_i_1/O
                         net (fo=1, routed)           0.334    11.180    sum_d[29]
    SLICE_X6Y43          FDCE                                         r  sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.520    14.278    clk_IBUF_BUFG
    SLICE_X6Y43          FDCE                                         r  sum_reg[29]/C
                         clock pessimism              0.335    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)       -0.232    14.345    sum_reg[29]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 a_d_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 1.676ns (25.851%)  route 4.807ns (74.149%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     4.626    clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  a_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  a_d_reg[3]/Q
                         net (fo=5, routed)           0.820     5.902    a_d[3]
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     6.052 r  sum[7]_i_4/O
                         net (fo=1, routed)           0.776     6.828    sum[7]_i_4_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     7.154 r  sum[7]_i_2/O
                         net (fo=6, routed)           0.588     7.742    m1/m1/m2/c[1]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.866 r  sum[27]_i_8/O
                         net (fo=1, routed)           0.291     8.157    sum[27]_i_8_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.281 r  sum[27]_i_6/O
                         net (fo=1, routed)           0.302     8.583    m1/c
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     8.707 r  sum[27]_i_5/O
                         net (fo=1, routed)           0.446     9.153    m1/m2/m2/c1__0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  sum[27]_i_2/O
                         net (fo=5, routed)           0.490     9.767    m1/m2/m3/c[1]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.124     9.891 r  sum[31]_i_2/O
                         net (fo=4, routed)           0.612    10.503    m1/m2/m4/c[1]
    SLICE_X6Y42          LUT5 (Prop_lut5_I2_O)        0.124    10.627 r  sum[30]_i_1/O
                         net (fo=1, routed)           0.483    11.110    sum_d[30]
    SLICE_X6Y43          FDCE                                         r  sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.520    14.278    clk_IBUF_BUFG
    SLICE_X6Y43          FDCE                                         r  sum_reg[30]/C
                         clock pessimism              0.335    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)       -0.028    14.549    sum_reg[30]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 a_d_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 1.748ns (27.430%)  route 4.625ns (72.570%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     4.626    clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  a_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  a_d_reg[3]/Q
                         net (fo=5, routed)           0.820     5.902    a_d[3]
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     6.052 r  sum[7]_i_4/O
                         net (fo=1, routed)           0.776     6.828    sum[7]_i_4_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     7.154 r  sum[7]_i_2/O
                         net (fo=6, routed)           0.477     7.631    m1/m1/m2/c[1]
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.124     7.755 r  sum[11]_i_2/O
                         net (fo=5, routed)           0.588     8.343    m1/m1/m3/c[1]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  sum[16]_i_2/O
                         net (fo=5, routed)           0.603     9.070    m1/m1/m4/c[1]
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.118     9.188 r  sum[20]_i_2/O
                         net (fo=5, routed)           0.640     9.829    m1/m2/m1/c[1]
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.326    10.155 r  sum[24]_i_2/O
                         net (fo=4, routed)           0.720    10.875    m1/m2/m2/c[1]
    SLICE_X0Y44          LUT3 (Prop_lut3_I0_O)        0.124    10.999 r  sum[21]_i_1/O
                         net (fo=1, routed)           0.000    10.999    sum_d[21]
    SLICE_X0Y44          FDCE                                         r  sum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.522    14.280    clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  sum_reg[21]/C
                         clock pessimism              0.322    14.601    
                         clock uncertainty           -0.035    14.566    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.029    14.595    sum_reg[21]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 a_d_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.742ns (27.362%)  route 4.625ns (72.638%))
  Logic Levels:           7  (LUT2=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     4.626    clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  a_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  a_d_reg[3]/Q
                         net (fo=5, routed)           0.820     5.902    a_d[3]
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     6.052 r  sum[7]_i_4/O
                         net (fo=1, routed)           0.776     6.828    sum[7]_i_4_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     7.154 r  sum[7]_i_2/O
                         net (fo=6, routed)           0.477     7.631    m1/m1/m2/c[1]
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.124     7.755 r  sum[11]_i_2/O
                         net (fo=5, routed)           0.588     8.343    m1/m1/m3/c[1]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  sum[16]_i_2/O
                         net (fo=5, routed)           0.603     9.070    m1/m1/m4/c[1]
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.118     9.188 r  sum[20]_i_2/O
                         net (fo=5, routed)           0.640     9.829    m1/m2/m1/c[1]
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.326    10.155 r  sum[24]_i_2/O
                         net (fo=4, routed)           0.720    10.875    m1/m2/m2/c[1]
    SLICE_X0Y44          LUT5 (Prop_lut5_I2_O)        0.118    10.993 r  sum[22]_i_1/O
                         net (fo=1, routed)           0.000    10.993    sum_d[22]
    SLICE_X0Y44          FDCE                                         r  sum_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.522    14.280    clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  sum_reg[22]/C
                         clock pessimism              0.322    14.601    
                         clock uncertainty           -0.035    14.566    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.075    14.641    sum_reg[22]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 a_d_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 1.748ns (28.051%)  route 4.484ns (71.949%))
  Logic Levels:           7  (LUT2=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     4.626    clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  a_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  a_d_reg[3]/Q
                         net (fo=5, routed)           0.820     5.902    a_d[3]
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     6.052 r  sum[7]_i_4/O
                         net (fo=1, routed)           0.776     6.828    sum[7]_i_4_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     7.154 r  sum[7]_i_2/O
                         net (fo=6, routed)           0.477     7.631    m1/m1/m2/c[1]
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.124     7.755 r  sum[11]_i_2/O
                         net (fo=5, routed)           0.588     8.343    m1/m1/m3/c[1]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  sum[16]_i_2/O
                         net (fo=5, routed)           0.603     9.070    m1/m1/m4/c[1]
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.118     9.188 r  sum[20]_i_2/O
                         net (fo=5, routed)           0.640     9.829    m1/m2/m1/c[1]
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.326    10.155 r  sum[24]_i_2/O
                         net (fo=4, routed)           0.579    10.734    m1/m2/m2/c[1]
    SLICE_X0Y43          LUT5 (Prop_lut5_I0_O)        0.124    10.858 r  sum[24]_i_1/O
                         net (fo=1, routed)           0.000    10.858    sum_d[24]
    SLICE_X0Y43          FDCE                                         r  sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.522    14.280    clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  sum_reg[24]/C
                         clock pessimism              0.322    14.601    
                         clock uncertainty           -0.035    14.566    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.029    14.595    sum_reg[24]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 a_d_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 1.748ns (28.077%)  route 4.478ns (71.923%))
  Logic Levels:           7  (LUT2=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     4.626    clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  a_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  a_d_reg[3]/Q
                         net (fo=5, routed)           0.820     5.902    a_d[3]
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     6.052 r  sum[7]_i_4/O
                         net (fo=1, routed)           0.776     6.828    sum[7]_i_4_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     7.154 r  sum[7]_i_2/O
                         net (fo=6, routed)           0.477     7.631    m1/m1/m2/c[1]
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.124     7.755 r  sum[11]_i_2/O
                         net (fo=5, routed)           0.588     8.343    m1/m1/m3/c[1]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  sum[16]_i_2/O
                         net (fo=5, routed)           0.603     9.070    m1/m1/m4/c[1]
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.118     9.188 r  sum[20]_i_2/O
                         net (fo=5, routed)           0.640     9.829    m1/m2/m1/c[1]
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.326    10.155 r  sum[24]_i_2/O
                         net (fo=4, routed)           0.574    10.728    m1/m2/m2/c[1]
    SLICE_X0Y44          LUT6 (Prop_lut6_I4_O)        0.124    10.852 r  sum[23]_i_1/O
                         net (fo=1, routed)           0.000    10.852    sum_d[23]
    SLICE_X0Y44          FDCE                                         r  sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.522    14.280    clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  sum_reg[23]/C
                         clock pessimism              0.322    14.601    
                         clock uncertainty           -0.035    14.566    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.031    14.597    sum_reg[23]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 a_d_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 1.618ns (27.603%)  route 4.244ns (72.397%))
  Logic Levels:           6  (LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     4.626    clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  a_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  a_d_reg[3]/Q
                         net (fo=5, routed)           0.820     5.902    a_d[3]
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     6.052 r  sum[7]_i_4/O
                         net (fo=1, routed)           0.776     6.828    sum[7]_i_4_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     7.154 r  sum[7]_i_2/O
                         net (fo=6, routed)           0.477     7.631    m1/m1/m2/c[1]
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.124     7.755 r  sum[11]_i_2/O
                         net (fo=5, routed)           0.588     8.343    m1/m1/m3/c[1]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  sum[16]_i_2/O
                         net (fo=5, routed)           0.603     9.070    m1/m1/m4/c[1]
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.118     9.188 r  sum[20]_i_2/O
                         net (fo=5, routed)           0.640     9.829    m1/m2/m1/c[1]
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.320    10.149 r  sum[20]_i_1/O
                         net (fo=1, routed)           0.339    10.488    sum_d[20]
    SLICE_X0Y41          FDCE                                         r  sum_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.521    14.279    clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  sum_reg[20]/C
                         clock pessimism              0.322    14.600    
                         clock uncertainty           -0.035    14.565    
    SLICE_X0Y41          FDCE (Setup_fdce_C_D)       -0.269    14.296    sum_reg[20]
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 a_d_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.581ns (27.799%)  route 4.106ns (72.201%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     4.626    clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  a_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  a_d_reg[3]/Q
                         net (fo=5, routed)           0.820     5.902    a_d[3]
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     6.052 r  sum[7]_i_4/O
                         net (fo=1, routed)           0.776     6.828    sum[7]_i_4_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     7.154 r  sum[7]_i_2/O
                         net (fo=6, routed)           0.588     7.742    m1/m1/m2/c[1]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.866 r  sum[27]_i_8/O
                         net (fo=1, routed)           0.291     8.157    sum[27]_i_8_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.281 r  sum[27]_i_6/O
                         net (fo=1, routed)           0.302     8.583    m1/c
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     8.707 r  sum[27]_i_5/O
                         net (fo=1, routed)           0.446     9.153    m1/m2/m2/c1__0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  sum[27]_i_2/O
                         net (fo=5, routed)           0.691     9.968    m1/m2/m3/c[1]
    SLICE_X4Y43          LUT5 (Prop_lut5_I2_O)        0.153    10.121 r  sum[26]_i_1/O
                         net (fo=1, routed)           0.193    10.314    sum_d[26]
    SLICE_X5Y43          FDCE                                         r  sum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.520    14.278    clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  sum_reg[26]/C
                         clock pessimism              0.335    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)       -0.270    14.307    sum_reg[26]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 a_d_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 1.676ns (28.879%)  route 4.128ns (71.121%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     4.626    clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  a_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  a_d_reg[3]/Q
                         net (fo=5, routed)           0.820     5.902    a_d[3]
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     6.052 r  sum[7]_i_4/O
                         net (fo=1, routed)           0.776     6.828    sum[7]_i_4_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     7.154 r  sum[7]_i_2/O
                         net (fo=6, routed)           0.588     7.742    m1/m1/m2/c[1]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.866 r  sum[27]_i_8/O
                         net (fo=1, routed)           0.291     8.157    sum[27]_i_8_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.281 r  sum[27]_i_6/O
                         net (fo=1, routed)           0.302     8.583    m1/c
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     8.707 r  sum[27]_i_5/O
                         net (fo=1, routed)           0.446     9.153    m1/m2/m2/c1__0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  sum[27]_i_2/O
                         net (fo=5, routed)           0.490     9.767    m1/m2/m3/c[1]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.124     9.891 r  sum[31]_i_2/O
                         net (fo=4, routed)           0.415    10.306    m1/m2/m4/c[1]
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.124    10.430 r  sum[31]_i_1/O
                         net (fo=1, routed)           0.000    10.430    sum_d[31]
    SLICE_X5Y42          FDCE                                         r  sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.277    clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  sum_reg[31]/C
                         clock pessimism              0.335    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)        0.029    14.605    sum_reg[31]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 a_d_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.552ns (27.171%)  route 4.160ns (72.829%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     4.626    clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  a_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  a_d_reg[3]/Q
                         net (fo=5, routed)           0.820     5.902    a_d[3]
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.150     6.052 r  sum[7]_i_4/O
                         net (fo=1, routed)           0.776     6.828    sum[7]_i_4_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.326     7.154 r  sum[7]_i_2/O
                         net (fo=6, routed)           0.588     7.742    m1/m1/m2/c[1]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.866 r  sum[27]_i_8/O
                         net (fo=1, routed)           0.291     8.157    sum[27]_i_8_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.281 r  sum[27]_i_6/O
                         net (fo=1, routed)           0.302     8.583    m1/c
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     8.707 r  sum[27]_i_5/O
                         net (fo=1, routed)           0.446     9.153    m1/m2/m2/c1__0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  sum[27]_i_2/O
                         net (fo=5, routed)           0.608     9.884    m1/m2/m3/c[1]
    SLICE_X4Y43          LUT3 (Prop_lut3_I0_O)        0.124    10.008 r  sum[25]_i_1/O
                         net (fo=1, routed)           0.330    10.338    sum_d[25]
    SLICE_X4Y43          FDCE                                         r  sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.520    14.278    clk_IBUF_BUFG
    SLICE_X4Y43          FDCE                                         r  sum_reg[25]/C
                         clock pessimism              0.335    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)       -0.061    14.516    sum_reg[25]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  4.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 b_d_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.363%)  route 0.144ns (43.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.414    clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  b_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  b_d_reg[2]/Q
                         net (fo=6, routed)           0.144     1.699    b_d[2]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.045     1.744 r  sum[3]_i_1/O
                         net (fo=1, routed)           0.000     1.744    sum_d[3]
    SLICE_X5Y33          FDCE                                         r  sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.859     1.928    clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  sum_reg[3]/C
                         clock pessimism             -0.500     1.427    
    SLICE_X5Y33          FDCE (Hold_fdce_C_D)         0.091     1.518    sum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 a_d_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.658%)  route 0.154ns (45.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.416    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  a_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  a_d_reg[6]/Q
                         net (fo=6, routed)           0.154     1.712    a_d[6]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.045     1.757 r  sum[7]_i_1/O
                         net (fo=1, routed)           0.000     1.757    sum_d[7]
    SLICE_X0Y36          FDCE                                         r  sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     1.932    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  sum_reg[7]/C
                         clock pessimism             -0.500     1.431    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.092     1.523    sum_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 a_d_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.187ns (47.754%)  route 0.205ns (52.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.595     1.418    clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  a_d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  a_d_reg[18]/Q
                         net (fo=4, routed)           0.205     1.764    a_d[18]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.046     1.810 r  sum[18]_i_1/O
                         net (fo=1, routed)           0.000     1.810    sum_d[18]
    SLICE_X2Y40          FDCE                                         r  sum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.867     1.936    clk_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  sum_reg[18]/C
                         clock pessimism             -0.500     1.435    
    SLICE_X2Y40          FDCE (Hold_fdce_C_D)         0.131     1.566    sum_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 a_d_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.189ns (46.508%)  route 0.217ns (53.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.416    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  a_d_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  a_d_reg[14]/Q
                         net (fo=4, routed)           0.217     1.775    a_d[14]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.048     1.823 r  sum[14]_i_1/O
                         net (fo=1, routed)           0.000     1.823    sum_d[14]
    SLICE_X2Y37          FDCE                                         r  sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.933    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  sum_reg[14]/C
                         clock pessimism             -0.500     1.432    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.131     1.563    sum_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 a_d_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.260%)  route 0.216ns (53.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.595     1.418    clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  a_d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  a_d_reg[18]/Q
                         net (fo=4, routed)           0.216     1.775    a_d[18]
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  sum[19]_i_1/O
                         net (fo=1, routed)           0.000     1.820    sum_d[19]
    SLICE_X2Y40          FDCE                                         r  sum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.867     1.936    clk_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  sum_reg[19]/C
                         clock pessimism             -0.500     1.435    
    SLICE_X2Y40          FDCE (Hold_fdce_C_D)         0.121     1.556    sum_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 b_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.590     1.413    clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  b_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  b_d_reg[0]/Q
                         net (fo=3, routed)           0.173     1.727    b_d[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.045     1.772 r  sum[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    sum_d[0]
    SLICE_X4Y33          FDCE                                         r  sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.859     1.928    clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  sum_reg[0]/C
                         clock pessimism             -0.514     1.413    
    SLICE_X4Y33          FDCE (Hold_fdce_C_D)         0.092     1.505    sum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 b_d_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.438%)  route 0.205ns (49.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.595     1.418    clk_IBUF_BUFG
    SLICE_X6Y43          FDCE                                         r  b_d_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDCE (Prop_fdce_C_Q)         0.164     1.582 r  b_d_reg[31]/Q
                         net (fo=2, routed)           0.205     1.788    b_d[31]
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.045     1.833 r  cout_i_1/O
                         net (fo=1, routed)           0.000     1.833    cout_d
    SLICE_X6Y42          FDCE                                         r  cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.934    clk_IBUF_BUFG
    SLICE_X6Y42          FDCE                                         r  cout_reg/C
                         clock pessimism             -0.500     1.433    
    SLICE_X6Y42          FDCE (Hold_fdce_C_D)         0.121     1.554    cout_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 b_d_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.733%)  route 0.249ns (57.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.597     1.420    clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  b_d_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.561 r  b_d_reg[25]/Q
                         net (fo=7, routed)           0.249     1.811    b_d[25]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  sum[27]_i_1/O
                         net (fo=1, routed)           0.000     1.856    sum_d[27]
    SLICE_X4Y43          FDCE                                         r  sum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.866     1.935    clk_IBUF_BUFG
    SLICE_X4Y43          FDCE                                         r  sum_reg[27]/C
                         clock pessimism             -0.479     1.455    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.092     1.547    sum_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 a_d_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.904%)  route 0.280ns (60.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.416    clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  a_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  a_d_reg[8]/Q
                         net (fo=3, routed)           0.280     1.838    a_d[8]
    SLICE_X2Y36          LUT3 (Prop_lut3_I1_O)        0.045     1.883 r  sum[8]_i_1/O
                         net (fo=1, routed)           0.000     1.883    sum_d[8]
    SLICE_X2Y36          FDCE                                         r  sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     1.932    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  sum_reg[8]/C
                         clock pessimism             -0.500     1.431    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.120     1.551    sum_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 a_d_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.080%)  route 0.256ns (57.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.416    clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  a_d_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  a_d_reg[10]/Q
                         net (fo=6, routed)           0.256     1.813    a_d[10]
    SLICE_X1Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.858 r  sum[11]_i_1/O
                         net (fo=1, routed)           0.000     1.858    sum_d[11]
    SLICE_X1Y37          FDCE                                         r  sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.933    clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  sum_reg[11]/C
                         clock pessimism             -0.500     1.432    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.092     1.524    sum_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31     a_d_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35     a_d_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35     a_d_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31     a_d_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35     a_d_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35     a_d_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35     a_d_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39     a_d_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38     a_d_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31     a_d_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     a_d_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     a_d_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     a_d_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     a_d_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31     a_d_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     a_d_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     a_d_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     a_d_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     a_d_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     a_d_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     a_d_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38     a_d_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     a_d_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39     a_d_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39     a_d_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39     a_d_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     a_d_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     a_d_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     a_d_reg[26]/C



