// Seed: 2929495115
module module_0;
  always_comb if (-1 - 1'b0) id_1 = 1;
  always
  `define pp_2 0
  reg id_3, id_4;
  always id_1 <= id_1;
  assign `pp_2 = -1;
  assign module_2.type_1 = 0;
  assign `pp_2 = 1 && 1'b0;
  bit id_5 = id_1, id_6;
  wand id_7 = id_7, id_8;
  wire id_9;
  always id_3 <= id_6;
  final $display(1, id_8, -1);
endmodule
program module_1;
  wire id_1;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wire id_3,
    input wor id_4,
    input tri0 id_5,
    input wand id_6,
    output supply0 id_7,
    input wire id_8,
    output tri0 id_9,
    input uwire id_10,
    input tri id_11,
    input supply1 id_12,
    input supply1 id_13,
    output wand id_14,
    input uwire id_15,
    input uwire id_16
);
  wire  id_18;
  uwire id_19 = id_1;
  module_0 modCall_1 ();
endmodule
