<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='231' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getConstrainedRegClassForOperand(const llvm::MachineOperand &amp; MO, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='72' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='176' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='195' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='221' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='432' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1673' ll='1707' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getConstrainedRegClassForOperand(const llvm::MachineOperand &amp; MO, const llvm::MachineRegisterInfo &amp; MRI) const'/>
