// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.3
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fc_compute_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        weight_V_address0,
        weight_V_ce0,
        weight_V_q0,
        input_V_address0,
        input_V_ce0,
        input_V_q0,
        bias_address0,
        bias_ce0,
        bias_q0,
        scale_address0,
        scale_ce0,
        scale_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        och_dout,
        och_empty_n,
        och_read
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_pp0_stage0 = 11'd2;
parameter    ap_ST_fsm_state5 = 11'd4;
parameter    ap_ST_fsm_state6 = 11'd8;
parameter    ap_ST_fsm_state7 = 11'd16;
parameter    ap_ST_fsm_state8 = 11'd32;
parameter    ap_ST_fsm_state9 = 11'd64;
parameter    ap_ST_fsm_state10 = 11'd128;
parameter    ap_ST_fsm_state11 = 11'd256;
parameter    ap_ST_fsm_state12 = 11'd512;
parameter    ap_ST_fsm_state13 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [3:0] weight_V_address0;
output   weight_V_ce0;
input  [1023:0] weight_V_q0;
output  [3:0] input_V_address0;
output   input_V_ce0;
input  [1023:0] input_V_q0;
output  [9:0] bias_address0;
output   bias_ce0;
input  [31:0] bias_q0;
output  [9:0] scale_address0;
output   scale_ce0;
input  [31:0] scale_q0;
output  [9:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [31:0] output_r_d0;
input  [9:0] och_dout;
input   och_empty_n;
output   och_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg weight_V_ce0;
reg input_V_ce0;
reg bias_ce0;
reg scale_ce0;
reg output_r_ce0;
reg output_r_we0;
reg och_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    och_blk_n;
reg  signed [23:0] p_034_0_i_reg_645;
reg   [4:0] ich_0_i_reg_657;
reg   [9:0] och_read_reg_6320;
reg    ap_block_state1;
wire   [0:0] icmp_ln285_fu_681_p2;
reg   [0:0] icmp_ln285_reg_6325;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln285_reg_6325_pp0_iter1_reg;
wire   [4:0] ich_fu_687_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [20:0] add_ln700_30_fu_5099_p2;
reg   [20:0] add_ln700_30_reg_6344;
wire   [20:0] add_ln700_61_fu_5293_p2;
reg   [20:0] add_ln700_61_reg_6349;
wire   [20:0] add_ln700_93_fu_5487_p2;
reg   [20:0] add_ln700_93_reg_6354;
wire   [20:0] add_ln700_124_fu_5681_p2;
reg   [20:0] add_ln700_124_reg_6359;
wire   [23:0] add_ln700_127_fu_5729_p2;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state5;
wire   [63:0] zext_ln293_fu_5740_p1;
reg   [63:0] zext_ln293_reg_6374;
wire    ap_CS_fsm_state6;
reg   [31:0] scale_load_reg_6385;
wire    ap_CS_fsm_state7;
wire   [31:0] grp_fu_678_p1;
reg   [31:0] tmp_i_reg_6390;
wire   [31:0] grp_fu_674_p2;
reg   [31:0] tmp_9_i_reg_6395;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire   [63:0] zext_ln215_fu_693_p1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_state13;
wire   [31:0] grp_fu_668_p2;
wire    ap_CS_fsm_state8;
wire  signed [31:0] grp_fu_678_p0;
wire   [7:0] trunc_ln215_fu_699_p1;
wire  signed [7:0] trunc_ln215_1_fu_707_p1;
wire   [7:0] tmp_2604_i_fu_715_p4;
wire   [7:0] tmp_2605_i_fu_729_p4;
wire  signed [7:0] mul_ln1352_1_fu_743_p0;
wire   [7:0] mul_ln1352_1_fu_743_p1;
wire  signed [15:0] mul_ln1352_1_fu_743_p2;
wire   [7:0] tmp_2606_i_fu_753_p4;
wire  signed [7:0] tmp_2607_i_fu_767_p4;
wire   [7:0] tmp_2608_i_fu_781_p4;
wire   [7:0] tmp_2609_i_fu_795_p4;
wire  signed [7:0] mul_ln1352_3_fu_809_p0;
wire   [7:0] mul_ln1352_3_fu_809_p1;
wire  signed [15:0] mul_ln1352_3_fu_809_p2;
wire   [7:0] tmp_2610_i_fu_819_p4;
wire  signed [7:0] tmp_2611_i_fu_833_p4;
wire   [7:0] tmp_2612_i_fu_847_p4;
wire   [7:0] tmp_2613_i_fu_861_p4;
wire  signed [7:0] mul_ln1352_5_fu_875_p0;
wire   [7:0] mul_ln1352_5_fu_875_p1;
wire  signed [15:0] mul_ln1352_5_fu_875_p2;
wire   [7:0] tmp_2614_i_fu_885_p4;
wire  signed [7:0] tmp_2615_i_fu_899_p4;
wire   [7:0] tmp_2616_i_fu_913_p4;
wire   [7:0] tmp_2617_i_fu_927_p4;
wire  signed [7:0] mul_ln1352_7_fu_941_p0;
wire   [7:0] mul_ln1352_7_fu_941_p1;
wire  signed [15:0] mul_ln1352_7_fu_941_p2;
wire   [7:0] tmp_2618_i_fu_951_p4;
wire  signed [7:0] tmp_2619_i_fu_965_p4;
wire   [7:0] tmp_2620_i_fu_979_p4;
wire   [7:0] tmp_2621_i_fu_993_p4;
wire  signed [7:0] mul_ln1352_9_fu_1007_p0;
wire   [7:0] mul_ln1352_9_fu_1007_p1;
wire  signed [15:0] mul_ln1352_9_fu_1007_p2;
wire   [7:0] tmp_2622_i_fu_1017_p4;
wire  signed [7:0] tmp_2623_i_fu_1031_p4;
wire   [7:0] tmp_2624_i_fu_1045_p4;
wire   [7:0] tmp_2625_i_fu_1059_p4;
wire  signed [7:0] mul_ln1352_11_fu_1073_p0;
wire   [7:0] mul_ln1352_11_fu_1073_p1;
wire  signed [15:0] mul_ln1352_11_fu_1073_p2;
wire   [7:0] tmp_2626_i_fu_1083_p4;
wire  signed [7:0] tmp_2627_i_fu_1097_p4;
wire   [7:0] tmp_2628_i_fu_1111_p4;
wire   [7:0] tmp_2629_i_fu_1125_p4;
wire  signed [7:0] mul_ln1352_13_fu_1139_p0;
wire   [7:0] mul_ln1352_13_fu_1139_p1;
wire  signed [15:0] mul_ln1352_13_fu_1139_p2;
wire   [7:0] tmp_2630_i_fu_1149_p4;
wire  signed [7:0] tmp_2631_i_fu_1163_p4;
wire   [7:0] tmp_2632_i_fu_1177_p4;
wire   [7:0] tmp_2633_i_fu_1191_p4;
wire  signed [7:0] mul_ln1352_15_fu_1205_p0;
wire   [7:0] mul_ln1352_15_fu_1205_p1;
wire  signed [15:0] mul_ln1352_15_fu_1205_p2;
wire   [7:0] tmp_2634_i_fu_1215_p4;
wire  signed [7:0] tmp_2635_i_fu_1229_p4;
wire   [7:0] tmp_2636_i_fu_1243_p4;
wire   [7:0] tmp_2637_i_fu_1257_p4;
wire  signed [7:0] mul_ln1352_17_fu_1271_p0;
wire   [7:0] mul_ln1352_17_fu_1271_p1;
wire  signed [15:0] mul_ln1352_17_fu_1271_p2;
wire   [7:0] tmp_2638_i_fu_1281_p4;
wire  signed [7:0] tmp_2639_i_fu_1295_p4;
wire   [7:0] tmp_2640_i_fu_1309_p4;
wire   [7:0] tmp_2641_i_fu_1323_p4;
wire  signed [7:0] mul_ln1352_19_fu_1337_p0;
wire   [7:0] mul_ln1352_19_fu_1337_p1;
wire  signed [15:0] mul_ln1352_19_fu_1337_p2;
wire   [7:0] tmp_2642_i_fu_1347_p4;
wire  signed [7:0] tmp_2643_i_fu_1361_p4;
wire   [7:0] tmp_2644_i_fu_1375_p4;
wire   [7:0] tmp_2645_i_fu_1389_p4;
wire  signed [7:0] mul_ln1352_21_fu_1403_p0;
wire   [7:0] mul_ln1352_21_fu_1403_p1;
wire  signed [15:0] mul_ln1352_21_fu_1403_p2;
wire   [7:0] tmp_2646_i_fu_1413_p4;
wire  signed [7:0] tmp_2647_i_fu_1427_p4;
wire   [7:0] tmp_2648_i_fu_1441_p4;
wire   [7:0] tmp_2649_i_fu_1455_p4;
wire  signed [7:0] mul_ln1352_23_fu_1469_p0;
wire   [7:0] mul_ln1352_23_fu_1469_p1;
wire  signed [15:0] mul_ln1352_23_fu_1469_p2;
wire   [7:0] tmp_2650_i_fu_1479_p4;
wire  signed [7:0] tmp_2651_i_fu_1493_p4;
wire   [7:0] tmp_2652_i_fu_1507_p4;
wire   [7:0] tmp_2653_i_fu_1521_p4;
wire  signed [7:0] mul_ln1352_25_fu_1535_p0;
wire   [7:0] mul_ln1352_25_fu_1535_p1;
wire  signed [15:0] mul_ln1352_25_fu_1535_p2;
wire   [7:0] tmp_2654_i_fu_1545_p4;
wire  signed [7:0] tmp_2655_i_fu_1559_p4;
wire   [7:0] tmp_2656_i_fu_1573_p4;
wire   [7:0] tmp_2657_i_fu_1587_p4;
wire  signed [7:0] mul_ln1352_27_fu_1601_p0;
wire   [7:0] mul_ln1352_27_fu_1601_p1;
wire  signed [15:0] mul_ln1352_27_fu_1601_p2;
wire   [7:0] tmp_2658_i_fu_1611_p4;
wire  signed [7:0] tmp_2659_i_fu_1625_p4;
wire   [7:0] tmp_2660_i_fu_1639_p4;
wire   [7:0] tmp_2661_i_fu_1653_p4;
wire  signed [7:0] mul_ln1352_29_fu_1667_p0;
wire   [7:0] mul_ln1352_29_fu_1667_p1;
wire  signed [15:0] mul_ln1352_29_fu_1667_p2;
wire   [7:0] tmp_2662_i_fu_1677_p4;
wire  signed [7:0] tmp_2663_i_fu_1691_p4;
wire   [7:0] tmp_2664_i_fu_1705_p4;
wire   [7:0] tmp_2665_i_fu_1719_p4;
wire  signed [7:0] mul_ln1352_31_fu_1733_p0;
wire   [7:0] mul_ln1352_31_fu_1733_p1;
wire  signed [15:0] mul_ln1352_31_fu_1733_p2;
wire   [7:0] tmp_2666_i_fu_1743_p4;
wire  signed [7:0] tmp_2667_i_fu_1757_p4;
wire   [7:0] tmp_2668_i_fu_1771_p4;
wire   [7:0] tmp_2669_i_fu_1785_p4;
wire  signed [7:0] mul_ln1352_33_fu_1799_p0;
wire   [7:0] mul_ln1352_33_fu_1799_p1;
wire  signed [15:0] mul_ln1352_33_fu_1799_p2;
wire   [7:0] tmp_2670_i_fu_1809_p4;
wire  signed [7:0] tmp_2671_i_fu_1823_p4;
wire   [7:0] tmp_2672_i_fu_1837_p4;
wire   [7:0] tmp_2673_i_fu_1851_p4;
wire  signed [7:0] mul_ln1352_35_fu_1865_p0;
wire   [7:0] mul_ln1352_35_fu_1865_p1;
wire  signed [15:0] mul_ln1352_35_fu_1865_p2;
wire   [7:0] tmp_2674_i_fu_1875_p4;
wire  signed [7:0] tmp_2675_i_fu_1889_p4;
wire   [7:0] tmp_2676_i_fu_1903_p4;
wire   [7:0] tmp_2677_i_fu_1917_p4;
wire  signed [7:0] mul_ln1352_37_fu_1931_p0;
wire   [7:0] mul_ln1352_37_fu_1931_p1;
wire  signed [15:0] mul_ln1352_37_fu_1931_p2;
wire   [7:0] tmp_2678_i_fu_1941_p4;
wire  signed [7:0] tmp_2679_i_fu_1955_p4;
wire   [7:0] tmp_2680_i_fu_1969_p4;
wire   [7:0] tmp_2681_i_fu_1983_p4;
wire  signed [7:0] mul_ln1352_39_fu_1997_p0;
wire   [7:0] mul_ln1352_39_fu_1997_p1;
wire  signed [15:0] mul_ln1352_39_fu_1997_p2;
wire   [7:0] tmp_2682_i_fu_2007_p4;
wire  signed [7:0] tmp_2683_i_fu_2021_p4;
wire   [7:0] tmp_2684_i_fu_2035_p4;
wire   [7:0] tmp_2685_i_fu_2049_p4;
wire  signed [7:0] mul_ln1352_41_fu_2063_p0;
wire   [7:0] mul_ln1352_41_fu_2063_p1;
wire  signed [15:0] mul_ln1352_41_fu_2063_p2;
wire   [7:0] tmp_2686_i_fu_2073_p4;
wire  signed [7:0] tmp_2687_i_fu_2087_p4;
wire   [7:0] tmp_2688_i_fu_2101_p4;
wire   [7:0] tmp_2689_i_fu_2115_p4;
wire  signed [7:0] mul_ln1352_43_fu_2129_p0;
wire   [7:0] mul_ln1352_43_fu_2129_p1;
wire  signed [15:0] mul_ln1352_43_fu_2129_p2;
wire   [7:0] tmp_2690_i_fu_2139_p4;
wire  signed [7:0] tmp_2691_i_fu_2153_p4;
wire   [7:0] tmp_2692_i_fu_2167_p4;
wire   [7:0] tmp_2693_i_fu_2181_p4;
wire  signed [7:0] mul_ln1352_45_fu_2195_p0;
wire   [7:0] mul_ln1352_45_fu_2195_p1;
wire  signed [15:0] mul_ln1352_45_fu_2195_p2;
wire   [7:0] tmp_2694_i_fu_2205_p4;
wire  signed [7:0] tmp_2695_i_fu_2219_p4;
wire   [7:0] tmp_2696_i_fu_2233_p4;
wire   [7:0] tmp_2697_i_fu_2247_p4;
wire  signed [7:0] mul_ln1352_47_fu_2261_p0;
wire   [7:0] mul_ln1352_47_fu_2261_p1;
wire  signed [15:0] mul_ln1352_47_fu_2261_p2;
wire   [7:0] tmp_2698_i_fu_2271_p4;
wire  signed [7:0] tmp_2699_i_fu_2285_p4;
wire   [7:0] tmp_2700_i_fu_2299_p4;
wire   [7:0] tmp_2701_i_fu_2313_p4;
wire  signed [7:0] mul_ln1352_49_fu_2327_p0;
wire   [7:0] mul_ln1352_49_fu_2327_p1;
wire  signed [15:0] mul_ln1352_49_fu_2327_p2;
wire   [7:0] tmp_2702_i_fu_2337_p4;
wire  signed [7:0] tmp_2703_i_fu_2351_p4;
wire   [7:0] tmp_2704_i_fu_2365_p4;
wire   [7:0] tmp_2705_i_fu_2379_p4;
wire  signed [7:0] mul_ln1352_51_fu_2393_p0;
wire   [7:0] mul_ln1352_51_fu_2393_p1;
wire  signed [15:0] mul_ln1352_51_fu_2393_p2;
wire   [7:0] tmp_2706_i_fu_2403_p4;
wire  signed [7:0] tmp_2707_i_fu_2417_p4;
wire   [7:0] tmp_2708_i_fu_2431_p4;
wire   [7:0] tmp_2709_i_fu_2445_p4;
wire  signed [7:0] mul_ln1352_53_fu_2459_p0;
wire   [7:0] mul_ln1352_53_fu_2459_p1;
wire  signed [15:0] mul_ln1352_53_fu_2459_p2;
wire   [7:0] tmp_2710_i_fu_2469_p4;
wire  signed [7:0] tmp_2711_i_fu_2483_p4;
wire   [7:0] tmp_2712_i_fu_2497_p4;
wire   [7:0] tmp_2713_i_fu_2511_p4;
wire  signed [7:0] mul_ln1352_55_fu_2525_p0;
wire   [7:0] mul_ln1352_55_fu_2525_p1;
wire  signed [15:0] mul_ln1352_55_fu_2525_p2;
wire   [7:0] tmp_2714_i_fu_2535_p4;
wire  signed [7:0] tmp_2715_i_fu_2549_p4;
wire   [7:0] tmp_2716_i_fu_2563_p4;
wire   [7:0] tmp_2717_i_fu_2577_p4;
wire  signed [7:0] mul_ln1352_57_fu_2591_p0;
wire   [7:0] mul_ln1352_57_fu_2591_p1;
wire  signed [15:0] mul_ln1352_57_fu_2591_p2;
wire   [7:0] tmp_2718_i_fu_2601_p4;
wire  signed [7:0] tmp_2719_i_fu_2615_p4;
wire   [7:0] tmp_2720_i_fu_2629_p4;
wire   [7:0] tmp_2721_i_fu_2643_p4;
wire  signed [7:0] mul_ln1352_59_fu_2657_p0;
wire   [7:0] mul_ln1352_59_fu_2657_p1;
wire  signed [15:0] mul_ln1352_59_fu_2657_p2;
wire   [7:0] tmp_2722_i_fu_2667_p4;
wire  signed [7:0] tmp_2723_i_fu_2681_p4;
wire   [7:0] tmp_2724_i_fu_2695_p4;
wire   [7:0] tmp_2725_i_fu_2709_p4;
wire  signed [7:0] mul_ln1352_61_fu_2723_p0;
wire   [7:0] mul_ln1352_61_fu_2723_p1;
wire  signed [15:0] mul_ln1352_61_fu_2723_p2;
wire   [7:0] tmp_2726_i_fu_2733_p4;
wire  signed [7:0] tmp_2727_i_fu_2747_p4;
wire   [7:0] tmp_2728_i_fu_2761_p4;
wire   [7:0] tmp_2729_i_fu_2775_p4;
wire  signed [7:0] mul_ln1352_63_fu_2789_p0;
wire   [7:0] mul_ln1352_63_fu_2789_p1;
wire  signed [15:0] mul_ln1352_63_fu_2789_p2;
wire   [7:0] tmp_2730_i_fu_2799_p4;
wire  signed [7:0] tmp_2731_i_fu_2813_p4;
wire   [7:0] tmp_2732_i_fu_2827_p4;
wire   [7:0] tmp_2733_i_fu_2841_p4;
wire  signed [7:0] mul_ln1352_65_fu_2855_p0;
wire   [7:0] mul_ln1352_65_fu_2855_p1;
wire  signed [15:0] mul_ln1352_65_fu_2855_p2;
wire   [7:0] tmp_2734_i_fu_2865_p4;
wire  signed [7:0] tmp_2735_i_fu_2879_p4;
wire   [7:0] tmp_2736_i_fu_2893_p4;
wire   [7:0] tmp_2737_i_fu_2907_p4;
wire  signed [7:0] mul_ln1352_67_fu_2921_p0;
wire   [7:0] mul_ln1352_67_fu_2921_p1;
wire  signed [15:0] mul_ln1352_67_fu_2921_p2;
wire   [7:0] tmp_2738_i_fu_2931_p4;
wire  signed [7:0] tmp_2739_i_fu_2945_p4;
wire   [7:0] tmp_2740_i_fu_2959_p4;
wire   [7:0] tmp_2741_i_fu_2973_p4;
wire  signed [7:0] mul_ln1352_69_fu_2987_p0;
wire   [7:0] mul_ln1352_69_fu_2987_p1;
wire  signed [15:0] mul_ln1352_69_fu_2987_p2;
wire   [7:0] tmp_2742_i_fu_2997_p4;
wire  signed [7:0] tmp_2743_i_fu_3011_p4;
wire   [7:0] tmp_2744_i_fu_3025_p4;
wire   [7:0] tmp_2745_i_fu_3039_p4;
wire  signed [7:0] mul_ln1352_71_fu_3053_p0;
wire   [7:0] mul_ln1352_71_fu_3053_p1;
wire  signed [15:0] mul_ln1352_71_fu_3053_p2;
wire   [7:0] tmp_2746_i_fu_3063_p4;
wire  signed [7:0] tmp_2747_i_fu_3077_p4;
wire   [7:0] tmp_2748_i_fu_3091_p4;
wire   [7:0] tmp_2749_i_fu_3105_p4;
wire  signed [7:0] mul_ln1352_73_fu_3119_p0;
wire   [7:0] mul_ln1352_73_fu_3119_p1;
wire  signed [15:0] mul_ln1352_73_fu_3119_p2;
wire   [7:0] tmp_2750_i_fu_3129_p4;
wire  signed [7:0] tmp_2751_i_fu_3143_p4;
wire   [7:0] tmp_2752_i_fu_3157_p4;
wire   [7:0] tmp_2753_i_fu_3171_p4;
wire  signed [7:0] mul_ln1352_75_fu_3185_p0;
wire   [7:0] mul_ln1352_75_fu_3185_p1;
wire  signed [15:0] mul_ln1352_75_fu_3185_p2;
wire   [7:0] tmp_2754_i_fu_3195_p4;
wire  signed [7:0] tmp_2755_i_fu_3209_p4;
wire   [7:0] tmp_2756_i_fu_3223_p4;
wire   [7:0] tmp_2757_i_fu_3237_p4;
wire  signed [7:0] mul_ln1352_77_fu_3251_p0;
wire   [7:0] mul_ln1352_77_fu_3251_p1;
wire  signed [15:0] mul_ln1352_77_fu_3251_p2;
wire   [7:0] tmp_2758_i_fu_3261_p4;
wire  signed [7:0] tmp_2759_i_fu_3275_p4;
wire   [7:0] tmp_2760_i_fu_3289_p4;
wire   [7:0] tmp_2761_i_fu_3303_p4;
wire  signed [7:0] mul_ln1352_79_fu_3317_p0;
wire   [7:0] mul_ln1352_79_fu_3317_p1;
wire  signed [15:0] mul_ln1352_79_fu_3317_p2;
wire   [7:0] tmp_2762_i_fu_3327_p4;
wire  signed [7:0] tmp_2763_i_fu_3341_p4;
wire   [7:0] tmp_2764_i_fu_3355_p4;
wire   [7:0] tmp_2765_i_fu_3369_p4;
wire  signed [7:0] mul_ln1352_81_fu_3383_p0;
wire   [7:0] mul_ln1352_81_fu_3383_p1;
wire  signed [15:0] mul_ln1352_81_fu_3383_p2;
wire   [7:0] tmp_2766_i_fu_3393_p4;
wire  signed [7:0] tmp_2767_i_fu_3407_p4;
wire   [7:0] tmp_2768_i_fu_3421_p4;
wire   [7:0] tmp_2769_i_fu_3435_p4;
wire  signed [7:0] mul_ln1352_83_fu_3449_p0;
wire   [7:0] mul_ln1352_83_fu_3449_p1;
wire  signed [15:0] mul_ln1352_83_fu_3449_p2;
wire   [7:0] tmp_2770_i_fu_3459_p4;
wire  signed [7:0] tmp_2771_i_fu_3473_p4;
wire   [7:0] tmp_2772_i_fu_3487_p4;
wire   [7:0] tmp_2773_i_fu_3501_p4;
wire  signed [7:0] mul_ln1352_85_fu_3515_p0;
wire   [7:0] mul_ln1352_85_fu_3515_p1;
wire  signed [15:0] mul_ln1352_85_fu_3515_p2;
wire   [7:0] tmp_2774_i_fu_3525_p4;
wire  signed [7:0] tmp_2775_i_fu_3539_p4;
wire   [7:0] tmp_2776_i_fu_3553_p4;
wire   [7:0] tmp_2777_i_fu_3567_p4;
wire  signed [7:0] mul_ln1352_87_fu_3581_p0;
wire   [7:0] mul_ln1352_87_fu_3581_p1;
wire  signed [15:0] mul_ln1352_87_fu_3581_p2;
wire   [7:0] tmp_2778_i_fu_3591_p4;
wire  signed [7:0] tmp_2779_i_fu_3605_p4;
wire   [7:0] tmp_2780_i_fu_3619_p4;
wire   [7:0] tmp_2781_i_fu_3633_p4;
wire  signed [7:0] mul_ln1352_89_fu_3647_p0;
wire   [7:0] mul_ln1352_89_fu_3647_p1;
wire  signed [15:0] mul_ln1352_89_fu_3647_p2;
wire   [7:0] tmp_2782_i_fu_3657_p4;
wire  signed [7:0] tmp_2783_i_fu_3671_p4;
wire   [7:0] tmp_2784_i_fu_3685_p4;
wire   [7:0] tmp_2785_i_fu_3699_p4;
wire  signed [7:0] mul_ln1352_91_fu_3713_p0;
wire   [7:0] mul_ln1352_91_fu_3713_p1;
wire  signed [15:0] mul_ln1352_91_fu_3713_p2;
wire   [7:0] tmp_2786_i_fu_3723_p4;
wire  signed [7:0] tmp_2787_i_fu_3737_p4;
wire   [7:0] tmp_2788_i_fu_3751_p4;
wire   [7:0] tmp_2789_i_fu_3765_p4;
wire  signed [7:0] mul_ln1352_93_fu_3779_p0;
wire   [7:0] mul_ln1352_93_fu_3779_p1;
wire  signed [15:0] mul_ln1352_93_fu_3779_p2;
wire   [7:0] tmp_2790_i_fu_3789_p4;
wire  signed [7:0] tmp_2791_i_fu_3803_p4;
wire   [7:0] tmp_2792_i_fu_3817_p4;
wire   [7:0] tmp_2793_i_fu_3831_p4;
wire  signed [7:0] mul_ln1352_95_fu_3845_p0;
wire   [7:0] mul_ln1352_95_fu_3845_p1;
wire  signed [15:0] mul_ln1352_95_fu_3845_p2;
wire   [7:0] tmp_2794_i_fu_3855_p4;
wire  signed [7:0] tmp_2795_i_fu_3869_p4;
wire   [7:0] tmp_2796_i_fu_3883_p4;
wire   [7:0] tmp_2797_i_fu_3897_p4;
wire  signed [7:0] mul_ln1352_97_fu_3911_p0;
wire   [7:0] mul_ln1352_97_fu_3911_p1;
wire  signed [15:0] mul_ln1352_97_fu_3911_p2;
wire   [7:0] tmp_2798_i_fu_3921_p4;
wire  signed [7:0] tmp_2799_i_fu_3935_p4;
wire   [7:0] tmp_2800_i_fu_3949_p4;
wire   [7:0] tmp_2801_i_fu_3963_p4;
wire  signed [7:0] mul_ln1352_99_fu_3977_p0;
wire   [7:0] mul_ln1352_99_fu_3977_p1;
wire  signed [15:0] mul_ln1352_99_fu_3977_p2;
wire   [7:0] tmp_2802_i_fu_3987_p4;
wire  signed [7:0] tmp_2803_i_fu_4001_p4;
wire   [7:0] tmp_2804_i_fu_4015_p4;
wire   [7:0] tmp_2805_i_fu_4029_p4;
wire  signed [7:0] mul_ln1352_101_fu_4043_p0;
wire   [7:0] mul_ln1352_101_fu_4043_p1;
wire  signed [15:0] mul_ln1352_101_fu_4043_p2;
wire   [7:0] tmp_2806_i_fu_4053_p4;
wire  signed [7:0] tmp_2807_i_fu_4067_p4;
wire   [7:0] tmp_2808_i_fu_4081_p4;
wire   [7:0] tmp_2809_i_fu_4095_p4;
wire  signed [7:0] mul_ln1352_103_fu_4109_p0;
wire   [7:0] mul_ln1352_103_fu_4109_p1;
wire  signed [15:0] mul_ln1352_103_fu_4109_p2;
wire   [7:0] tmp_2810_i_fu_4119_p4;
wire  signed [7:0] tmp_2811_i_fu_4133_p4;
wire   [7:0] tmp_2812_i_fu_4147_p4;
wire   [7:0] tmp_2813_i_fu_4161_p4;
wire  signed [7:0] mul_ln1352_105_fu_4175_p0;
wire   [7:0] mul_ln1352_105_fu_4175_p1;
wire  signed [15:0] mul_ln1352_105_fu_4175_p2;
wire   [7:0] tmp_2814_i_fu_4185_p4;
wire  signed [7:0] tmp_2815_i_fu_4199_p4;
wire   [7:0] tmp_2816_i_fu_4213_p4;
wire   [7:0] tmp_2817_i_fu_4227_p4;
wire  signed [7:0] mul_ln1352_107_fu_4241_p0;
wire   [7:0] mul_ln1352_107_fu_4241_p1;
wire  signed [15:0] mul_ln1352_107_fu_4241_p2;
wire   [7:0] tmp_2818_i_fu_4251_p4;
wire  signed [7:0] tmp_2819_i_fu_4265_p4;
wire   [7:0] tmp_2820_i_fu_4279_p4;
wire   [7:0] tmp_2821_i_fu_4293_p4;
wire  signed [7:0] mul_ln1352_109_fu_4307_p0;
wire   [7:0] mul_ln1352_109_fu_4307_p1;
wire  signed [15:0] mul_ln1352_109_fu_4307_p2;
wire   [7:0] tmp_2822_i_fu_4317_p4;
wire  signed [7:0] tmp_2823_i_fu_4331_p4;
wire   [7:0] tmp_2824_i_fu_4345_p4;
wire   [7:0] tmp_2825_i_fu_4359_p4;
wire  signed [7:0] mul_ln1352_111_fu_4373_p0;
wire   [7:0] mul_ln1352_111_fu_4373_p1;
wire  signed [15:0] mul_ln1352_111_fu_4373_p2;
wire   [7:0] tmp_2826_i_fu_4383_p4;
wire  signed [7:0] tmp_2827_i_fu_4397_p4;
wire   [7:0] tmp_2828_i_fu_4411_p4;
wire   [7:0] tmp_2829_i_fu_4425_p4;
wire  signed [7:0] mul_ln1352_113_fu_4439_p0;
wire   [7:0] mul_ln1352_113_fu_4439_p1;
wire  signed [15:0] mul_ln1352_113_fu_4439_p2;
wire   [7:0] tmp_2830_i_fu_4449_p4;
wire  signed [7:0] tmp_2831_i_fu_4463_p4;
wire   [7:0] tmp_2832_i_fu_4477_p4;
wire   [7:0] tmp_2833_i_fu_4491_p4;
wire  signed [7:0] mul_ln1352_115_fu_4505_p0;
wire   [7:0] mul_ln1352_115_fu_4505_p1;
wire  signed [15:0] mul_ln1352_115_fu_4505_p2;
wire   [7:0] tmp_2834_i_fu_4515_p4;
wire  signed [7:0] tmp_2835_i_fu_4529_p4;
wire   [7:0] tmp_2836_i_fu_4543_p4;
wire   [7:0] tmp_2837_i_fu_4557_p4;
wire  signed [7:0] mul_ln1352_117_fu_4571_p0;
wire   [7:0] mul_ln1352_117_fu_4571_p1;
wire  signed [15:0] mul_ln1352_117_fu_4571_p2;
wire   [7:0] tmp_2838_i_fu_4581_p4;
wire  signed [7:0] tmp_2839_i_fu_4595_p4;
wire   [7:0] tmp_2840_i_fu_4609_p4;
wire   [7:0] tmp_2841_i_fu_4623_p4;
wire  signed [7:0] mul_ln1352_119_fu_4637_p0;
wire   [7:0] mul_ln1352_119_fu_4637_p1;
wire  signed [15:0] mul_ln1352_119_fu_4637_p2;
wire   [7:0] tmp_2842_i_fu_4647_p4;
wire  signed [7:0] tmp_2843_i_fu_4661_p4;
wire   [7:0] tmp_2844_i_fu_4675_p4;
wire   [7:0] tmp_2845_i_fu_4689_p4;
wire  signed [7:0] mul_ln1352_121_fu_4703_p0;
wire   [7:0] mul_ln1352_121_fu_4703_p1;
wire  signed [15:0] mul_ln1352_121_fu_4703_p2;
wire   [7:0] tmp_2846_i_fu_4713_p4;
wire  signed [7:0] tmp_2847_i_fu_4727_p4;
wire   [7:0] tmp_2848_i_fu_4741_p4;
wire   [7:0] tmp_2849_i_fu_4755_p4;
wire  signed [7:0] mul_ln1352_123_fu_4769_p0;
wire   [7:0] mul_ln1352_123_fu_4769_p1;
wire  signed [15:0] mul_ln1352_123_fu_4769_p2;
wire   [7:0] tmp_2850_i_fu_4779_p4;
wire  signed [7:0] tmp_2851_i_fu_4793_p4;
wire   [7:0] tmp_2852_i_fu_4807_p4;
wire   [7:0] tmp_2853_i_fu_4821_p4;
wire  signed [7:0] mul_ln1352_125_fu_4835_p0;
wire   [7:0] mul_ln1352_125_fu_4835_p1;
wire  signed [15:0] mul_ln1352_125_fu_4835_p2;
wire   [7:0] tmp_2854_i_fu_4845_p4;
wire  signed [7:0] tmp_2855_i_fu_4859_p4;
wire   [7:0] tmp_2856_i_fu_4873_p4;
wire   [7:0] tmp_2857_i_fu_4887_p4;
wire  signed [7:0] mul_ln1352_127_fu_4901_p0;
wire   [7:0] mul_ln1352_127_fu_4901_p1;
wire  signed [15:0] mul_ln1352_127_fu_4901_p2;
wire  signed [16:0] grp_fu_5744_p3;
wire  signed [16:0] grp_fu_5753_p3;
wire  signed [17:0] sext_ln700_1_fu_4911_p1;
wire  signed [17:0] sext_ln700_2_fu_4914_p1;
wire   [17:0] add_ln700_2_fu_4917_p2;
wire  signed [16:0] grp_fu_5762_p3;
wire  signed [16:0] grp_fu_5771_p3;
wire  signed [17:0] sext_ln700_4_fu_4927_p1;
wire  signed [17:0] sext_ln700_5_fu_4930_p1;
wire   [17:0] add_ln700_5_fu_4933_p2;
wire  signed [18:0] sext_ln700_3_fu_4923_p1;
wire  signed [18:0] sext_ln700_6_fu_4939_p1;
wire   [18:0] add_ln700_6_fu_4943_p2;
wire  signed [16:0] grp_fu_5780_p3;
wire  signed [16:0] grp_fu_5789_p3;
wire  signed [17:0] sext_ln700_8_fu_4953_p1;
wire  signed [17:0] sext_ln700_9_fu_4956_p1;
wire   [17:0] add_ln700_9_fu_4959_p2;
wire  signed [16:0] grp_fu_5798_p3;
wire  signed [16:0] grp_fu_5807_p3;
wire  signed [17:0] sext_ln700_11_fu_4969_p1;
wire  signed [17:0] sext_ln700_12_fu_4972_p1;
wire   [17:0] add_ln700_12_fu_4975_p2;
wire  signed [18:0] sext_ln700_10_fu_4965_p1;
wire  signed [18:0] sext_ln700_13_fu_4981_p1;
wire   [18:0] add_ln700_13_fu_4985_p2;
wire  signed [19:0] sext_ln700_7_fu_4949_p1;
wire  signed [19:0] sext_ln700_14_fu_4991_p1;
wire   [19:0] add_ln700_14_fu_4995_p2;
wire  signed [16:0] grp_fu_5816_p3;
wire  signed [16:0] grp_fu_5825_p3;
wire  signed [17:0] sext_ln700_16_fu_5005_p1;
wire  signed [17:0] sext_ln700_17_fu_5008_p1;
wire   [17:0] add_ln700_17_fu_5011_p2;
wire  signed [16:0] grp_fu_5834_p3;
wire  signed [16:0] grp_fu_5843_p3;
wire  signed [17:0] sext_ln700_19_fu_5021_p1;
wire  signed [17:0] sext_ln700_20_fu_5024_p1;
wire   [17:0] add_ln700_20_fu_5027_p2;
wire  signed [18:0] sext_ln700_18_fu_5017_p1;
wire  signed [18:0] sext_ln700_21_fu_5033_p1;
wire   [18:0] add_ln700_21_fu_5037_p2;
wire  signed [16:0] grp_fu_5852_p3;
wire  signed [16:0] grp_fu_5861_p3;
wire  signed [17:0] sext_ln700_23_fu_5047_p1;
wire  signed [17:0] sext_ln700_24_fu_5050_p1;
wire   [17:0] add_ln700_24_fu_5053_p2;
wire  signed [16:0] grp_fu_5870_p3;
wire  signed [16:0] grp_fu_5879_p3;
wire  signed [17:0] sext_ln700_26_fu_5063_p1;
wire  signed [17:0] sext_ln700_27_fu_5066_p1;
wire   [17:0] add_ln700_27_fu_5069_p2;
wire  signed [18:0] sext_ln700_25_fu_5059_p1;
wire  signed [18:0] sext_ln700_28_fu_5075_p1;
wire   [18:0] add_ln700_28_fu_5079_p2;
wire  signed [19:0] sext_ln700_22_fu_5043_p1;
wire  signed [19:0] sext_ln700_29_fu_5085_p1;
wire   [19:0] add_ln700_29_fu_5089_p2;
wire  signed [20:0] sext_ln700_15_fu_5001_p1;
wire  signed [20:0] sext_ln700_30_fu_5095_p1;
wire  signed [16:0] grp_fu_5888_p3;
wire  signed [16:0] grp_fu_5897_p3;
wire  signed [17:0] sext_ln700_32_fu_5105_p1;
wire  signed [17:0] sext_ln700_33_fu_5108_p1;
wire   [17:0] add_ln700_33_fu_5111_p2;
wire  signed [16:0] grp_fu_5906_p3;
wire  signed [16:0] grp_fu_5915_p3;
wire  signed [17:0] sext_ln700_35_fu_5121_p1;
wire  signed [17:0] sext_ln700_36_fu_5124_p1;
wire   [17:0] add_ln700_36_fu_5127_p2;
wire  signed [18:0] sext_ln700_34_fu_5117_p1;
wire  signed [18:0] sext_ln700_37_fu_5133_p1;
wire   [18:0] add_ln700_37_fu_5137_p2;
wire  signed [16:0] grp_fu_5924_p3;
wire  signed [16:0] grp_fu_5933_p3;
wire  signed [17:0] sext_ln700_39_fu_5147_p1;
wire  signed [17:0] sext_ln700_40_fu_5150_p1;
wire   [17:0] add_ln700_40_fu_5153_p2;
wire  signed [16:0] grp_fu_5942_p3;
wire  signed [16:0] grp_fu_5951_p3;
wire  signed [17:0] sext_ln700_42_fu_5163_p1;
wire  signed [17:0] sext_ln700_43_fu_5166_p1;
wire   [17:0] add_ln700_43_fu_5169_p2;
wire  signed [18:0] sext_ln700_41_fu_5159_p1;
wire  signed [18:0] sext_ln700_44_fu_5175_p1;
wire   [18:0] add_ln700_44_fu_5179_p2;
wire  signed [19:0] sext_ln700_38_fu_5143_p1;
wire  signed [19:0] sext_ln700_45_fu_5185_p1;
wire   [19:0] add_ln700_45_fu_5189_p2;
wire  signed [16:0] grp_fu_5960_p3;
wire  signed [16:0] grp_fu_5969_p3;
wire  signed [17:0] sext_ln700_47_fu_5199_p1;
wire  signed [17:0] sext_ln700_48_fu_5202_p1;
wire   [17:0] add_ln700_48_fu_5205_p2;
wire  signed [16:0] grp_fu_5978_p3;
wire  signed [16:0] grp_fu_5987_p3;
wire  signed [17:0] sext_ln700_50_fu_5215_p1;
wire  signed [17:0] sext_ln700_51_fu_5218_p1;
wire   [17:0] add_ln700_51_fu_5221_p2;
wire  signed [18:0] sext_ln700_49_fu_5211_p1;
wire  signed [18:0] sext_ln700_52_fu_5227_p1;
wire   [18:0] add_ln700_52_fu_5231_p2;
wire  signed [16:0] grp_fu_5996_p3;
wire  signed [16:0] grp_fu_6005_p3;
wire  signed [17:0] sext_ln700_54_fu_5241_p1;
wire  signed [17:0] sext_ln700_55_fu_5244_p1;
wire   [17:0] add_ln700_55_fu_5247_p2;
wire  signed [16:0] grp_fu_6014_p3;
wire  signed [16:0] grp_fu_6023_p3;
wire  signed [17:0] sext_ln700_57_fu_5257_p1;
wire  signed [17:0] sext_ln700_58_fu_5260_p1;
wire   [17:0] add_ln700_58_fu_5263_p2;
wire  signed [18:0] sext_ln700_56_fu_5253_p1;
wire  signed [18:0] sext_ln700_59_fu_5269_p1;
wire   [18:0] add_ln700_59_fu_5273_p2;
wire  signed [19:0] sext_ln700_53_fu_5237_p1;
wire  signed [19:0] sext_ln700_60_fu_5279_p1;
wire   [19:0] add_ln700_60_fu_5283_p2;
wire  signed [20:0] sext_ln700_46_fu_5195_p1;
wire  signed [20:0] sext_ln700_61_fu_5289_p1;
wire  signed [16:0] grp_fu_6032_p3;
wire  signed [16:0] grp_fu_6041_p3;
wire  signed [17:0] sext_ln700_64_fu_5299_p1;
wire  signed [17:0] sext_ln700_65_fu_5302_p1;
wire   [17:0] add_ln700_65_fu_5305_p2;
wire  signed [16:0] grp_fu_6050_p3;
wire  signed [16:0] grp_fu_6059_p3;
wire  signed [17:0] sext_ln700_67_fu_5315_p1;
wire  signed [17:0] sext_ln700_68_fu_5318_p1;
wire   [17:0] add_ln700_68_fu_5321_p2;
wire  signed [18:0] sext_ln700_66_fu_5311_p1;
wire  signed [18:0] sext_ln700_69_fu_5327_p1;
wire   [18:0] add_ln700_69_fu_5331_p2;
wire  signed [16:0] grp_fu_6068_p3;
wire  signed [16:0] grp_fu_6077_p3;
wire  signed [17:0] sext_ln700_71_fu_5341_p1;
wire  signed [17:0] sext_ln700_72_fu_5344_p1;
wire   [17:0] add_ln700_72_fu_5347_p2;
wire  signed [16:0] grp_fu_6086_p3;
wire  signed [16:0] grp_fu_6095_p3;
wire  signed [17:0] sext_ln700_74_fu_5357_p1;
wire  signed [17:0] sext_ln700_75_fu_5360_p1;
wire   [17:0] add_ln700_75_fu_5363_p2;
wire  signed [18:0] sext_ln700_73_fu_5353_p1;
wire  signed [18:0] sext_ln700_76_fu_5369_p1;
wire   [18:0] add_ln700_76_fu_5373_p2;
wire  signed [19:0] sext_ln700_70_fu_5337_p1;
wire  signed [19:0] sext_ln700_77_fu_5379_p1;
wire   [19:0] add_ln700_77_fu_5383_p2;
wire  signed [16:0] grp_fu_6104_p3;
wire  signed [16:0] grp_fu_6113_p3;
wire  signed [17:0] sext_ln700_79_fu_5393_p1;
wire  signed [17:0] sext_ln700_80_fu_5396_p1;
wire   [17:0] add_ln700_80_fu_5399_p2;
wire  signed [16:0] grp_fu_6122_p3;
wire  signed [16:0] grp_fu_6131_p3;
wire  signed [17:0] sext_ln700_82_fu_5409_p1;
wire  signed [17:0] sext_ln700_83_fu_5412_p1;
wire   [17:0] add_ln700_83_fu_5415_p2;
wire  signed [18:0] sext_ln700_81_fu_5405_p1;
wire  signed [18:0] sext_ln700_84_fu_5421_p1;
wire   [18:0] add_ln700_84_fu_5425_p2;
wire  signed [16:0] grp_fu_6140_p3;
wire  signed [16:0] grp_fu_6149_p3;
wire  signed [17:0] sext_ln700_86_fu_5435_p1;
wire  signed [17:0] sext_ln700_87_fu_5438_p1;
wire   [17:0] add_ln700_87_fu_5441_p2;
wire  signed [16:0] grp_fu_6158_p3;
wire  signed [16:0] grp_fu_6167_p3;
wire  signed [17:0] sext_ln700_89_fu_5451_p1;
wire  signed [17:0] sext_ln700_90_fu_5454_p1;
wire   [17:0] add_ln700_90_fu_5457_p2;
wire  signed [18:0] sext_ln700_88_fu_5447_p1;
wire  signed [18:0] sext_ln700_91_fu_5463_p1;
wire   [18:0] add_ln700_91_fu_5467_p2;
wire  signed [19:0] sext_ln700_85_fu_5431_p1;
wire  signed [19:0] sext_ln700_92_fu_5473_p1;
wire   [19:0] add_ln700_92_fu_5477_p2;
wire  signed [20:0] sext_ln700_78_fu_5389_p1;
wire  signed [20:0] sext_ln700_93_fu_5483_p1;
wire  signed [16:0] grp_fu_6176_p3;
wire  signed [16:0] grp_fu_6185_p3;
wire  signed [17:0] sext_ln700_95_fu_5493_p1;
wire  signed [17:0] sext_ln700_96_fu_5496_p1;
wire   [17:0] add_ln700_96_fu_5499_p2;
wire  signed [16:0] grp_fu_6194_p3;
wire  signed [16:0] grp_fu_6203_p3;
wire  signed [17:0] sext_ln700_98_fu_5509_p1;
wire  signed [17:0] sext_ln700_99_fu_5512_p1;
wire   [17:0] add_ln700_99_fu_5515_p2;
wire  signed [18:0] sext_ln700_97_fu_5505_p1;
wire  signed [18:0] sext_ln700_100_fu_5521_p1;
wire   [18:0] add_ln700_100_fu_5525_p2;
wire  signed [16:0] grp_fu_6212_p3;
wire  signed [16:0] grp_fu_6221_p3;
wire  signed [17:0] sext_ln700_102_fu_5535_p1;
wire  signed [17:0] sext_ln700_103_fu_5538_p1;
wire   [17:0] add_ln700_103_fu_5541_p2;
wire  signed [16:0] grp_fu_6230_p3;
wire  signed [16:0] grp_fu_6239_p3;
wire  signed [17:0] sext_ln700_105_fu_5551_p1;
wire  signed [17:0] sext_ln700_106_fu_5554_p1;
wire   [17:0] add_ln700_106_fu_5557_p2;
wire  signed [18:0] sext_ln700_104_fu_5547_p1;
wire  signed [18:0] sext_ln700_107_fu_5563_p1;
wire   [18:0] add_ln700_107_fu_5567_p2;
wire  signed [19:0] sext_ln700_101_fu_5531_p1;
wire  signed [19:0] sext_ln700_108_fu_5573_p1;
wire   [19:0] add_ln700_108_fu_5577_p2;
wire  signed [16:0] grp_fu_6248_p3;
wire  signed [16:0] grp_fu_6257_p3;
wire  signed [17:0] sext_ln700_110_fu_5587_p1;
wire  signed [17:0] sext_ln700_111_fu_5590_p1;
wire   [17:0] add_ln700_111_fu_5593_p2;
wire  signed [16:0] grp_fu_6266_p3;
wire  signed [16:0] grp_fu_6275_p3;
wire  signed [17:0] sext_ln700_113_fu_5603_p1;
wire  signed [17:0] sext_ln700_114_fu_5606_p1;
wire   [17:0] add_ln700_114_fu_5609_p2;
wire  signed [18:0] sext_ln700_112_fu_5599_p1;
wire  signed [18:0] sext_ln700_115_fu_5615_p1;
wire   [18:0] add_ln700_115_fu_5619_p2;
wire  signed [16:0] grp_fu_6284_p3;
wire  signed [16:0] grp_fu_6293_p3;
wire  signed [17:0] sext_ln700_117_fu_5629_p1;
wire  signed [17:0] sext_ln700_118_fu_5632_p1;
wire   [17:0] add_ln700_118_fu_5635_p2;
wire  signed [16:0] grp_fu_6302_p3;
wire  signed [16:0] grp_fu_6311_p3;
wire  signed [17:0] sext_ln700_120_fu_5645_p1;
wire  signed [17:0] sext_ln700_121_fu_5648_p1;
wire   [17:0] add_ln700_121_fu_5651_p2;
wire  signed [18:0] sext_ln700_119_fu_5641_p1;
wire  signed [18:0] sext_ln700_122_fu_5657_p1;
wire   [18:0] add_ln700_122_fu_5661_p2;
wire  signed [19:0] sext_ln700_116_fu_5625_p1;
wire  signed [19:0] sext_ln700_123_fu_5667_p1;
wire   [19:0] add_ln700_123_fu_5671_p2;
wire  signed [20:0] sext_ln700_109_fu_5583_p1;
wire  signed [20:0] sext_ln700_124_fu_5677_p1;
wire  signed [21:0] sext_ln700_31_fu_5687_p1;
wire  signed [21:0] sext_ln700_62_fu_5690_p1;
wire   [21:0] add_ln700_62_fu_5693_p2;
wire  signed [21:0] sext_ln700_94_fu_5703_p1;
wire  signed [21:0] sext_ln700_125_fu_5706_p1;
wire   [21:0] add_ln700_125_fu_5709_p2;
wire  signed [22:0] sext_ln700_63_fu_5699_p1;
wire  signed [22:0] sext_ln700_126_fu_5715_p1;
wire   [22:0] add_ln700_126_fu_5719_p2;
wire  signed [23:0] sext_ln700_127_fu_5725_p1;
wire   [7:0] grp_fu_5744_p1;
wire   [7:0] grp_fu_5753_p1;
wire   [7:0] grp_fu_5762_p1;
wire   [7:0] grp_fu_5771_p1;
wire   [7:0] grp_fu_5780_p1;
wire   [7:0] grp_fu_5789_p1;
wire   [7:0] grp_fu_5798_p1;
wire   [7:0] grp_fu_5807_p1;
wire   [7:0] grp_fu_5816_p1;
wire   [7:0] grp_fu_5825_p1;
wire   [7:0] grp_fu_5834_p1;
wire   [7:0] grp_fu_5843_p1;
wire   [7:0] grp_fu_5852_p1;
wire   [7:0] grp_fu_5861_p1;
wire   [7:0] grp_fu_5870_p1;
wire   [7:0] grp_fu_5879_p1;
wire   [7:0] grp_fu_5888_p1;
wire   [7:0] grp_fu_5897_p1;
wire   [7:0] grp_fu_5906_p1;
wire   [7:0] grp_fu_5915_p1;
wire   [7:0] grp_fu_5924_p1;
wire   [7:0] grp_fu_5933_p1;
wire   [7:0] grp_fu_5942_p1;
wire   [7:0] grp_fu_5951_p1;
wire   [7:0] grp_fu_5960_p1;
wire   [7:0] grp_fu_5969_p1;
wire   [7:0] grp_fu_5978_p1;
wire   [7:0] grp_fu_5987_p1;
wire   [7:0] grp_fu_5996_p1;
wire   [7:0] grp_fu_6005_p1;
wire   [7:0] grp_fu_6014_p1;
wire   [7:0] grp_fu_6023_p1;
wire   [7:0] grp_fu_6032_p1;
wire   [7:0] grp_fu_6041_p1;
wire   [7:0] grp_fu_6050_p1;
wire   [7:0] grp_fu_6059_p1;
wire   [7:0] grp_fu_6068_p1;
wire   [7:0] grp_fu_6077_p1;
wire   [7:0] grp_fu_6086_p1;
wire   [7:0] grp_fu_6095_p1;
wire   [7:0] grp_fu_6104_p1;
wire   [7:0] grp_fu_6113_p1;
wire   [7:0] grp_fu_6122_p1;
wire   [7:0] grp_fu_6131_p1;
wire   [7:0] grp_fu_6140_p1;
wire   [7:0] grp_fu_6149_p1;
wire   [7:0] grp_fu_6158_p1;
wire   [7:0] grp_fu_6167_p1;
wire   [7:0] grp_fu_6176_p1;
wire   [7:0] grp_fu_6185_p1;
wire   [7:0] grp_fu_6194_p1;
wire   [7:0] grp_fu_6203_p1;
wire   [7:0] grp_fu_6212_p1;
wire   [7:0] grp_fu_6221_p1;
wire   [7:0] grp_fu_6230_p1;
wire   [7:0] grp_fu_6239_p1;
wire   [7:0] grp_fu_6248_p1;
wire   [7:0] grp_fu_6257_p1;
wire   [7:0] grp_fu_6266_p1;
wire   [7:0] grp_fu_6275_p1;
wire   [7:0] grp_fu_6284_p1;
wire   [7:0] grp_fu_6293_p1;
wire   [7:0] grp_fu_6302_p1;
wire   [7:0] grp_fu_6311_p1;
reg   [10:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [15:0] grp_fu_5744_p10;
wire   [15:0] grp_fu_5753_p10;
wire   [15:0] grp_fu_5762_p10;
wire   [15:0] grp_fu_5771_p10;
wire   [15:0] grp_fu_5780_p10;
wire   [15:0] grp_fu_5789_p10;
wire   [15:0] grp_fu_5798_p10;
wire   [15:0] grp_fu_5807_p10;
wire   [15:0] grp_fu_5816_p10;
wire   [15:0] grp_fu_5825_p10;
wire   [15:0] grp_fu_5834_p10;
wire   [15:0] grp_fu_5843_p10;
wire   [15:0] grp_fu_5852_p10;
wire   [15:0] grp_fu_5861_p10;
wire   [15:0] grp_fu_5870_p10;
wire   [15:0] grp_fu_5879_p10;
wire   [15:0] grp_fu_5888_p10;
wire   [15:0] grp_fu_5897_p10;
wire   [15:0] grp_fu_5906_p10;
wire   [15:0] grp_fu_5915_p10;
wire   [15:0] grp_fu_5924_p10;
wire   [15:0] grp_fu_5933_p10;
wire   [15:0] grp_fu_5942_p10;
wire   [15:0] grp_fu_5951_p10;
wire   [15:0] grp_fu_5960_p10;
wire   [15:0] grp_fu_5969_p10;
wire   [15:0] grp_fu_5978_p10;
wire   [15:0] grp_fu_5987_p10;
wire   [15:0] grp_fu_5996_p10;
wire   [15:0] grp_fu_6005_p10;
wire   [15:0] grp_fu_6014_p10;
wire   [15:0] grp_fu_6023_p10;
wire   [15:0] grp_fu_6032_p10;
wire   [15:0] grp_fu_6041_p10;
wire   [15:0] grp_fu_6050_p10;
wire   [15:0] grp_fu_6059_p10;
wire   [15:0] grp_fu_6068_p10;
wire   [15:0] grp_fu_6077_p10;
wire   [15:0] grp_fu_6086_p10;
wire   [15:0] grp_fu_6095_p10;
wire   [15:0] grp_fu_6104_p10;
wire   [15:0] grp_fu_6113_p10;
wire   [15:0] grp_fu_6122_p10;
wire   [15:0] grp_fu_6131_p10;
wire   [15:0] grp_fu_6140_p10;
wire   [15:0] grp_fu_6149_p10;
wire   [15:0] grp_fu_6158_p10;
wire   [15:0] grp_fu_6167_p10;
wire   [15:0] grp_fu_6176_p10;
wire   [15:0] grp_fu_6185_p10;
wire   [15:0] grp_fu_6194_p10;
wire   [15:0] grp_fu_6203_p10;
wire   [15:0] grp_fu_6212_p10;
wire   [15:0] grp_fu_6221_p10;
wire   [15:0] grp_fu_6230_p10;
wire   [15:0] grp_fu_6239_p10;
wire   [15:0] grp_fu_6248_p10;
wire   [15:0] grp_fu_6257_p10;
wire   [15:0] grp_fu_6266_p10;
wire   [15:0] grp_fu_6275_p10;
wire   [15:0] grp_fu_6284_p10;
wire   [15:0] grp_fu_6293_p10;
wire   [15:0] grp_fu_6302_p10;
wire   [15:0] grp_fu_6311_p10;
wire   [15:0] mul_ln1352_101_fu_4043_p10;
wire   [15:0] mul_ln1352_103_fu_4109_p10;
wire   [15:0] mul_ln1352_105_fu_4175_p10;
wire   [15:0] mul_ln1352_107_fu_4241_p10;
wire   [15:0] mul_ln1352_109_fu_4307_p10;
wire   [15:0] mul_ln1352_111_fu_4373_p10;
wire   [15:0] mul_ln1352_113_fu_4439_p10;
wire   [15:0] mul_ln1352_115_fu_4505_p10;
wire   [15:0] mul_ln1352_117_fu_4571_p10;
wire   [15:0] mul_ln1352_119_fu_4637_p10;
wire   [15:0] mul_ln1352_11_fu_1073_p10;
wire   [15:0] mul_ln1352_121_fu_4703_p10;
wire   [15:0] mul_ln1352_123_fu_4769_p10;
wire   [15:0] mul_ln1352_125_fu_4835_p10;
wire   [15:0] mul_ln1352_127_fu_4901_p10;
wire   [15:0] mul_ln1352_13_fu_1139_p10;
wire   [15:0] mul_ln1352_15_fu_1205_p10;
wire   [15:0] mul_ln1352_17_fu_1271_p10;
wire   [15:0] mul_ln1352_19_fu_1337_p10;
wire   [15:0] mul_ln1352_1_fu_743_p10;
wire   [15:0] mul_ln1352_21_fu_1403_p10;
wire   [15:0] mul_ln1352_23_fu_1469_p10;
wire   [15:0] mul_ln1352_25_fu_1535_p10;
wire   [15:0] mul_ln1352_27_fu_1601_p10;
wire   [15:0] mul_ln1352_29_fu_1667_p10;
wire   [15:0] mul_ln1352_31_fu_1733_p10;
wire   [15:0] mul_ln1352_33_fu_1799_p10;
wire   [15:0] mul_ln1352_35_fu_1865_p10;
wire   [15:0] mul_ln1352_37_fu_1931_p10;
wire   [15:0] mul_ln1352_39_fu_1997_p10;
wire   [15:0] mul_ln1352_3_fu_809_p10;
wire   [15:0] mul_ln1352_41_fu_2063_p10;
wire   [15:0] mul_ln1352_43_fu_2129_p10;
wire   [15:0] mul_ln1352_45_fu_2195_p10;
wire   [15:0] mul_ln1352_47_fu_2261_p10;
wire   [15:0] mul_ln1352_49_fu_2327_p10;
wire   [15:0] mul_ln1352_51_fu_2393_p10;
wire   [15:0] mul_ln1352_53_fu_2459_p10;
wire   [15:0] mul_ln1352_55_fu_2525_p10;
wire   [15:0] mul_ln1352_57_fu_2591_p10;
wire   [15:0] mul_ln1352_59_fu_2657_p10;
wire   [15:0] mul_ln1352_5_fu_875_p10;
wire   [15:0] mul_ln1352_61_fu_2723_p10;
wire   [15:0] mul_ln1352_63_fu_2789_p10;
wire   [15:0] mul_ln1352_65_fu_2855_p10;
wire   [15:0] mul_ln1352_67_fu_2921_p10;
wire   [15:0] mul_ln1352_69_fu_2987_p10;
wire   [15:0] mul_ln1352_71_fu_3053_p10;
wire   [15:0] mul_ln1352_73_fu_3119_p10;
wire   [15:0] mul_ln1352_75_fu_3185_p10;
wire   [15:0] mul_ln1352_77_fu_3251_p10;
wire   [15:0] mul_ln1352_79_fu_3317_p10;
wire   [15:0] mul_ln1352_7_fu_941_p10;
wire   [15:0] mul_ln1352_81_fu_3383_p10;
wire   [15:0] mul_ln1352_83_fu_3449_p10;
wire   [15:0] mul_ln1352_85_fu_3515_p10;
wire   [15:0] mul_ln1352_87_fu_3581_p10;
wire   [15:0] mul_ln1352_89_fu_3647_p10;
wire   [15:0] mul_ln1352_91_fu_3713_p10;
wire   [15:0] mul_ln1352_93_fu_3779_p10;
wire   [15:0] mul_ln1352_95_fu_3845_p10;
wire   [15:0] mul_ln1352_97_fu_3911_p10;
wire   [15:0] mul_ln1352_99_fu_3977_p10;
wire   [15:0] mul_ln1352_9_fu_1007_p10;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resnet50_3_fadd_32ns_32ns_32_4_full_dsp_1_U3532(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_9_i_reg_6395),
    .din1(bias_q0),
    .ce(1'b1),
    .dout(grp_fu_668_p2)
);

resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resnet50_3_fmul_32ns_32ns_32_2_max_dsp_1_U3533(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_reg_6390),
    .din1(scale_load_reg_6385),
    .ce(1'b1),
    .dout(grp_fu_674_p2)
);

resnet50_3_sitofp_32s_32_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resnet50_3_sitofp_32s_32_3_1_U3534(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_678_p0),
    .ce(1'b1),
    .dout(grp_fu_678_p1)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3535(
    .din0(trunc_ln215_1_fu_707_p1),
    .din1(grp_fu_5744_p1),
    .din2(mul_ln1352_1_fu_743_p2),
    .dout(grp_fu_5744_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3536(
    .din0(tmp_2607_i_fu_767_p4),
    .din1(grp_fu_5753_p1),
    .din2(mul_ln1352_3_fu_809_p2),
    .dout(grp_fu_5753_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3537(
    .din0(tmp_2611_i_fu_833_p4),
    .din1(grp_fu_5762_p1),
    .din2(mul_ln1352_5_fu_875_p2),
    .dout(grp_fu_5762_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3538(
    .din0(tmp_2615_i_fu_899_p4),
    .din1(grp_fu_5771_p1),
    .din2(mul_ln1352_7_fu_941_p2),
    .dout(grp_fu_5771_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3539(
    .din0(tmp_2619_i_fu_965_p4),
    .din1(grp_fu_5780_p1),
    .din2(mul_ln1352_9_fu_1007_p2),
    .dout(grp_fu_5780_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3540(
    .din0(tmp_2623_i_fu_1031_p4),
    .din1(grp_fu_5789_p1),
    .din2(mul_ln1352_11_fu_1073_p2),
    .dout(grp_fu_5789_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3541(
    .din0(tmp_2627_i_fu_1097_p4),
    .din1(grp_fu_5798_p1),
    .din2(mul_ln1352_13_fu_1139_p2),
    .dout(grp_fu_5798_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3542(
    .din0(tmp_2631_i_fu_1163_p4),
    .din1(grp_fu_5807_p1),
    .din2(mul_ln1352_15_fu_1205_p2),
    .dout(grp_fu_5807_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3543(
    .din0(tmp_2635_i_fu_1229_p4),
    .din1(grp_fu_5816_p1),
    .din2(mul_ln1352_17_fu_1271_p2),
    .dout(grp_fu_5816_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3544(
    .din0(tmp_2639_i_fu_1295_p4),
    .din1(grp_fu_5825_p1),
    .din2(mul_ln1352_19_fu_1337_p2),
    .dout(grp_fu_5825_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3545(
    .din0(tmp_2643_i_fu_1361_p4),
    .din1(grp_fu_5834_p1),
    .din2(mul_ln1352_21_fu_1403_p2),
    .dout(grp_fu_5834_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3546(
    .din0(tmp_2647_i_fu_1427_p4),
    .din1(grp_fu_5843_p1),
    .din2(mul_ln1352_23_fu_1469_p2),
    .dout(grp_fu_5843_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3547(
    .din0(tmp_2651_i_fu_1493_p4),
    .din1(grp_fu_5852_p1),
    .din2(mul_ln1352_25_fu_1535_p2),
    .dout(grp_fu_5852_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3548(
    .din0(tmp_2655_i_fu_1559_p4),
    .din1(grp_fu_5861_p1),
    .din2(mul_ln1352_27_fu_1601_p2),
    .dout(grp_fu_5861_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3549(
    .din0(tmp_2659_i_fu_1625_p4),
    .din1(grp_fu_5870_p1),
    .din2(mul_ln1352_29_fu_1667_p2),
    .dout(grp_fu_5870_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3550(
    .din0(tmp_2663_i_fu_1691_p4),
    .din1(grp_fu_5879_p1),
    .din2(mul_ln1352_31_fu_1733_p2),
    .dout(grp_fu_5879_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3551(
    .din0(tmp_2667_i_fu_1757_p4),
    .din1(grp_fu_5888_p1),
    .din2(mul_ln1352_33_fu_1799_p2),
    .dout(grp_fu_5888_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3552(
    .din0(tmp_2671_i_fu_1823_p4),
    .din1(grp_fu_5897_p1),
    .din2(mul_ln1352_35_fu_1865_p2),
    .dout(grp_fu_5897_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3553(
    .din0(tmp_2675_i_fu_1889_p4),
    .din1(grp_fu_5906_p1),
    .din2(mul_ln1352_37_fu_1931_p2),
    .dout(grp_fu_5906_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3554(
    .din0(tmp_2679_i_fu_1955_p4),
    .din1(grp_fu_5915_p1),
    .din2(mul_ln1352_39_fu_1997_p2),
    .dout(grp_fu_5915_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3555(
    .din0(tmp_2683_i_fu_2021_p4),
    .din1(grp_fu_5924_p1),
    .din2(mul_ln1352_41_fu_2063_p2),
    .dout(grp_fu_5924_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3556(
    .din0(tmp_2687_i_fu_2087_p4),
    .din1(grp_fu_5933_p1),
    .din2(mul_ln1352_43_fu_2129_p2),
    .dout(grp_fu_5933_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3557(
    .din0(tmp_2691_i_fu_2153_p4),
    .din1(grp_fu_5942_p1),
    .din2(mul_ln1352_45_fu_2195_p2),
    .dout(grp_fu_5942_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3558(
    .din0(tmp_2695_i_fu_2219_p4),
    .din1(grp_fu_5951_p1),
    .din2(mul_ln1352_47_fu_2261_p2),
    .dout(grp_fu_5951_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3559(
    .din0(tmp_2699_i_fu_2285_p4),
    .din1(grp_fu_5960_p1),
    .din2(mul_ln1352_49_fu_2327_p2),
    .dout(grp_fu_5960_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3560(
    .din0(tmp_2703_i_fu_2351_p4),
    .din1(grp_fu_5969_p1),
    .din2(mul_ln1352_51_fu_2393_p2),
    .dout(grp_fu_5969_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3561(
    .din0(tmp_2707_i_fu_2417_p4),
    .din1(grp_fu_5978_p1),
    .din2(mul_ln1352_53_fu_2459_p2),
    .dout(grp_fu_5978_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3562(
    .din0(tmp_2711_i_fu_2483_p4),
    .din1(grp_fu_5987_p1),
    .din2(mul_ln1352_55_fu_2525_p2),
    .dout(grp_fu_5987_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3563(
    .din0(tmp_2715_i_fu_2549_p4),
    .din1(grp_fu_5996_p1),
    .din2(mul_ln1352_57_fu_2591_p2),
    .dout(grp_fu_5996_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3564(
    .din0(tmp_2719_i_fu_2615_p4),
    .din1(grp_fu_6005_p1),
    .din2(mul_ln1352_59_fu_2657_p2),
    .dout(grp_fu_6005_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3565(
    .din0(tmp_2723_i_fu_2681_p4),
    .din1(grp_fu_6014_p1),
    .din2(mul_ln1352_61_fu_2723_p2),
    .dout(grp_fu_6014_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3566(
    .din0(tmp_2727_i_fu_2747_p4),
    .din1(grp_fu_6023_p1),
    .din2(mul_ln1352_63_fu_2789_p2),
    .dout(grp_fu_6023_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3567(
    .din0(tmp_2731_i_fu_2813_p4),
    .din1(grp_fu_6032_p1),
    .din2(mul_ln1352_65_fu_2855_p2),
    .dout(grp_fu_6032_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3568(
    .din0(tmp_2735_i_fu_2879_p4),
    .din1(grp_fu_6041_p1),
    .din2(mul_ln1352_67_fu_2921_p2),
    .dout(grp_fu_6041_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3569(
    .din0(tmp_2739_i_fu_2945_p4),
    .din1(grp_fu_6050_p1),
    .din2(mul_ln1352_69_fu_2987_p2),
    .dout(grp_fu_6050_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3570(
    .din0(tmp_2743_i_fu_3011_p4),
    .din1(grp_fu_6059_p1),
    .din2(mul_ln1352_71_fu_3053_p2),
    .dout(grp_fu_6059_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3571(
    .din0(tmp_2747_i_fu_3077_p4),
    .din1(grp_fu_6068_p1),
    .din2(mul_ln1352_73_fu_3119_p2),
    .dout(grp_fu_6068_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3572(
    .din0(tmp_2751_i_fu_3143_p4),
    .din1(grp_fu_6077_p1),
    .din2(mul_ln1352_75_fu_3185_p2),
    .dout(grp_fu_6077_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3573(
    .din0(tmp_2755_i_fu_3209_p4),
    .din1(grp_fu_6086_p1),
    .din2(mul_ln1352_77_fu_3251_p2),
    .dout(grp_fu_6086_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3574(
    .din0(tmp_2759_i_fu_3275_p4),
    .din1(grp_fu_6095_p1),
    .din2(mul_ln1352_79_fu_3317_p2),
    .dout(grp_fu_6095_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3575(
    .din0(tmp_2763_i_fu_3341_p4),
    .din1(grp_fu_6104_p1),
    .din2(mul_ln1352_81_fu_3383_p2),
    .dout(grp_fu_6104_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3576(
    .din0(tmp_2767_i_fu_3407_p4),
    .din1(grp_fu_6113_p1),
    .din2(mul_ln1352_83_fu_3449_p2),
    .dout(grp_fu_6113_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3577(
    .din0(tmp_2771_i_fu_3473_p4),
    .din1(grp_fu_6122_p1),
    .din2(mul_ln1352_85_fu_3515_p2),
    .dout(grp_fu_6122_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3578(
    .din0(tmp_2775_i_fu_3539_p4),
    .din1(grp_fu_6131_p1),
    .din2(mul_ln1352_87_fu_3581_p2),
    .dout(grp_fu_6131_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3579(
    .din0(tmp_2779_i_fu_3605_p4),
    .din1(grp_fu_6140_p1),
    .din2(mul_ln1352_89_fu_3647_p2),
    .dout(grp_fu_6140_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3580(
    .din0(tmp_2783_i_fu_3671_p4),
    .din1(grp_fu_6149_p1),
    .din2(mul_ln1352_91_fu_3713_p2),
    .dout(grp_fu_6149_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3581(
    .din0(tmp_2787_i_fu_3737_p4),
    .din1(grp_fu_6158_p1),
    .din2(mul_ln1352_93_fu_3779_p2),
    .dout(grp_fu_6158_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3582(
    .din0(tmp_2791_i_fu_3803_p4),
    .din1(grp_fu_6167_p1),
    .din2(mul_ln1352_95_fu_3845_p2),
    .dout(grp_fu_6167_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3583(
    .din0(tmp_2795_i_fu_3869_p4),
    .din1(grp_fu_6176_p1),
    .din2(mul_ln1352_97_fu_3911_p2),
    .dout(grp_fu_6176_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3584(
    .din0(tmp_2799_i_fu_3935_p4),
    .din1(grp_fu_6185_p1),
    .din2(mul_ln1352_99_fu_3977_p2),
    .dout(grp_fu_6185_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3585(
    .din0(tmp_2803_i_fu_4001_p4),
    .din1(grp_fu_6194_p1),
    .din2(mul_ln1352_101_fu_4043_p2),
    .dout(grp_fu_6194_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3586(
    .din0(tmp_2807_i_fu_4067_p4),
    .din1(grp_fu_6203_p1),
    .din2(mul_ln1352_103_fu_4109_p2),
    .dout(grp_fu_6203_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3587(
    .din0(tmp_2811_i_fu_4133_p4),
    .din1(grp_fu_6212_p1),
    .din2(mul_ln1352_105_fu_4175_p2),
    .dout(grp_fu_6212_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3588(
    .din0(tmp_2815_i_fu_4199_p4),
    .din1(grp_fu_6221_p1),
    .din2(mul_ln1352_107_fu_4241_p2),
    .dout(grp_fu_6221_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3589(
    .din0(tmp_2819_i_fu_4265_p4),
    .din1(grp_fu_6230_p1),
    .din2(mul_ln1352_109_fu_4307_p2),
    .dout(grp_fu_6230_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3590(
    .din0(tmp_2823_i_fu_4331_p4),
    .din1(grp_fu_6239_p1),
    .din2(mul_ln1352_111_fu_4373_p2),
    .dout(grp_fu_6239_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3591(
    .din0(tmp_2827_i_fu_4397_p4),
    .din1(grp_fu_6248_p1),
    .din2(mul_ln1352_113_fu_4439_p2),
    .dout(grp_fu_6248_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3592(
    .din0(tmp_2831_i_fu_4463_p4),
    .din1(grp_fu_6257_p1),
    .din2(mul_ln1352_115_fu_4505_p2),
    .dout(grp_fu_6257_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3593(
    .din0(tmp_2835_i_fu_4529_p4),
    .din1(grp_fu_6266_p1),
    .din2(mul_ln1352_117_fu_4571_p2),
    .dout(grp_fu_6266_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3594(
    .din0(tmp_2839_i_fu_4595_p4),
    .din1(grp_fu_6275_p1),
    .din2(mul_ln1352_119_fu_4637_p2),
    .dout(grp_fu_6275_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3595(
    .din0(tmp_2843_i_fu_4661_p4),
    .din1(grp_fu_6284_p1),
    .din2(mul_ln1352_121_fu_4703_p2),
    .dout(grp_fu_6284_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3596(
    .din0(tmp_2847_i_fu_4727_p4),
    .din1(grp_fu_6293_p1),
    .din2(mul_ln1352_123_fu_4769_p2),
    .dout(grp_fu_6293_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3597(
    .din0(tmp_2851_i_fu_4793_p4),
    .din1(grp_fu_6302_p1),
    .din2(mul_ln1352_125_fu_4835_p2),
    .dout(grp_fu_6302_p3)
);

resnet50_3_mac_muladd_8s_8ns_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
resnet50_3_mac_muladd_8s_8ns_16s_17_1_1_U3598(
    .din0(tmp_2855_i_fu_4859_p4),
    .din1(grp_fu_6311_p1),
    .din2(mul_ln1352_127_fu_4901_p2),
    .dout(grp_fu_6311_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((och_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((och_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_681_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ich_0_i_reg_657 <= ich_fu_687_p2;
    end else if ((~((och_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ich_0_i_reg_657 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_6325_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_034_0_i_reg_645 <= add_ln700_127_fu_5729_p2;
    end else if ((~((och_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_034_0_i_reg_645 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_reg_6325 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln700_124_reg_6359 <= add_ln700_124_fu_5681_p2;
        add_ln700_30_reg_6344 <= add_ln700_30_fu_5099_p2;
        add_ln700_61_reg_6349 <= add_ln700_61_fu_5293_p2;
        add_ln700_93_reg_6354 <= add_ln700_93_fu_5487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_6325 <= icmp_ln285_fu_681_p2;
        icmp_ln285_reg_6325_pp0_iter1_reg <= icmp_ln285_reg_6325;
    end
end

always @ (posedge ap_clk) begin
    if ((~((och_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        och_read_reg_6320 <= och_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        scale_load_reg_6385 <= scale_q0;
        tmp_i_reg_6390 <= grp_fu_678_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_9_i_reg_6395 <= grp_fu_674_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        zext_ln293_reg_6374[9 : 0] <= zext_ln293_fu_5740_p1[9 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln285_fu_681_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        bias_ce0 = 1'b1;
    end else begin
        bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        input_V_ce0 = 1'b1;
    end else begin
        input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        och_blk_n = och_empty_n;
    end else begin
        och_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((och_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        och_read = 1'b1;
    end else begin
        och_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        scale_ce0 = 1'b1;
    end else begin
        scale_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        weight_V_ce0 = 1'b1;
    end else begin
        weight_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((och_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln285_fu_681_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((icmp_ln285_fu_681_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_100_fu_5525_p2 = ($signed(sext_ln700_97_fu_5505_p1) + $signed(sext_ln700_100_fu_5521_p1));

assign add_ln700_103_fu_5541_p2 = ($signed(sext_ln700_102_fu_5535_p1) + $signed(sext_ln700_103_fu_5538_p1));

assign add_ln700_106_fu_5557_p2 = ($signed(sext_ln700_105_fu_5551_p1) + $signed(sext_ln700_106_fu_5554_p1));

assign add_ln700_107_fu_5567_p2 = ($signed(sext_ln700_104_fu_5547_p1) + $signed(sext_ln700_107_fu_5563_p1));

assign add_ln700_108_fu_5577_p2 = ($signed(sext_ln700_101_fu_5531_p1) + $signed(sext_ln700_108_fu_5573_p1));

assign add_ln700_111_fu_5593_p2 = ($signed(sext_ln700_110_fu_5587_p1) + $signed(sext_ln700_111_fu_5590_p1));

assign add_ln700_114_fu_5609_p2 = ($signed(sext_ln700_113_fu_5603_p1) + $signed(sext_ln700_114_fu_5606_p1));

assign add_ln700_115_fu_5619_p2 = ($signed(sext_ln700_112_fu_5599_p1) + $signed(sext_ln700_115_fu_5615_p1));

assign add_ln700_118_fu_5635_p2 = ($signed(sext_ln700_117_fu_5629_p1) + $signed(sext_ln700_118_fu_5632_p1));

assign add_ln700_121_fu_5651_p2 = ($signed(sext_ln700_120_fu_5645_p1) + $signed(sext_ln700_121_fu_5648_p1));

assign add_ln700_122_fu_5661_p2 = ($signed(sext_ln700_119_fu_5641_p1) + $signed(sext_ln700_122_fu_5657_p1));

assign add_ln700_123_fu_5671_p2 = ($signed(sext_ln700_116_fu_5625_p1) + $signed(sext_ln700_123_fu_5667_p1));

assign add_ln700_124_fu_5681_p2 = ($signed(sext_ln700_109_fu_5583_p1) + $signed(sext_ln700_124_fu_5677_p1));

assign add_ln700_125_fu_5709_p2 = ($signed(sext_ln700_94_fu_5703_p1) + $signed(sext_ln700_125_fu_5706_p1));

assign add_ln700_126_fu_5719_p2 = ($signed(sext_ln700_63_fu_5699_p1) + $signed(sext_ln700_126_fu_5715_p1));

assign add_ln700_127_fu_5729_p2 = ($signed(sext_ln700_127_fu_5725_p1) + $signed(p_034_0_i_reg_645));

assign add_ln700_12_fu_4975_p2 = ($signed(sext_ln700_11_fu_4969_p1) + $signed(sext_ln700_12_fu_4972_p1));

assign add_ln700_13_fu_4985_p2 = ($signed(sext_ln700_10_fu_4965_p1) + $signed(sext_ln700_13_fu_4981_p1));

assign add_ln700_14_fu_4995_p2 = ($signed(sext_ln700_7_fu_4949_p1) + $signed(sext_ln700_14_fu_4991_p1));

assign add_ln700_17_fu_5011_p2 = ($signed(sext_ln700_16_fu_5005_p1) + $signed(sext_ln700_17_fu_5008_p1));

assign add_ln700_20_fu_5027_p2 = ($signed(sext_ln700_19_fu_5021_p1) + $signed(sext_ln700_20_fu_5024_p1));

assign add_ln700_21_fu_5037_p2 = ($signed(sext_ln700_18_fu_5017_p1) + $signed(sext_ln700_21_fu_5033_p1));

assign add_ln700_24_fu_5053_p2 = ($signed(sext_ln700_23_fu_5047_p1) + $signed(sext_ln700_24_fu_5050_p1));

assign add_ln700_27_fu_5069_p2 = ($signed(sext_ln700_26_fu_5063_p1) + $signed(sext_ln700_27_fu_5066_p1));

assign add_ln700_28_fu_5079_p2 = ($signed(sext_ln700_25_fu_5059_p1) + $signed(sext_ln700_28_fu_5075_p1));

assign add_ln700_29_fu_5089_p2 = ($signed(sext_ln700_22_fu_5043_p1) + $signed(sext_ln700_29_fu_5085_p1));

assign add_ln700_2_fu_4917_p2 = ($signed(sext_ln700_1_fu_4911_p1) + $signed(sext_ln700_2_fu_4914_p1));

assign add_ln700_30_fu_5099_p2 = ($signed(sext_ln700_15_fu_5001_p1) + $signed(sext_ln700_30_fu_5095_p1));

assign add_ln700_33_fu_5111_p2 = ($signed(sext_ln700_32_fu_5105_p1) + $signed(sext_ln700_33_fu_5108_p1));

assign add_ln700_36_fu_5127_p2 = ($signed(sext_ln700_35_fu_5121_p1) + $signed(sext_ln700_36_fu_5124_p1));

assign add_ln700_37_fu_5137_p2 = ($signed(sext_ln700_34_fu_5117_p1) + $signed(sext_ln700_37_fu_5133_p1));

assign add_ln700_40_fu_5153_p2 = ($signed(sext_ln700_39_fu_5147_p1) + $signed(sext_ln700_40_fu_5150_p1));

assign add_ln700_43_fu_5169_p2 = ($signed(sext_ln700_42_fu_5163_p1) + $signed(sext_ln700_43_fu_5166_p1));

assign add_ln700_44_fu_5179_p2 = ($signed(sext_ln700_41_fu_5159_p1) + $signed(sext_ln700_44_fu_5175_p1));

assign add_ln700_45_fu_5189_p2 = ($signed(sext_ln700_38_fu_5143_p1) + $signed(sext_ln700_45_fu_5185_p1));

assign add_ln700_48_fu_5205_p2 = ($signed(sext_ln700_47_fu_5199_p1) + $signed(sext_ln700_48_fu_5202_p1));

assign add_ln700_51_fu_5221_p2 = ($signed(sext_ln700_50_fu_5215_p1) + $signed(sext_ln700_51_fu_5218_p1));

assign add_ln700_52_fu_5231_p2 = ($signed(sext_ln700_49_fu_5211_p1) + $signed(sext_ln700_52_fu_5227_p1));

assign add_ln700_55_fu_5247_p2 = ($signed(sext_ln700_54_fu_5241_p1) + $signed(sext_ln700_55_fu_5244_p1));

assign add_ln700_58_fu_5263_p2 = ($signed(sext_ln700_57_fu_5257_p1) + $signed(sext_ln700_58_fu_5260_p1));

assign add_ln700_59_fu_5273_p2 = ($signed(sext_ln700_56_fu_5253_p1) + $signed(sext_ln700_59_fu_5269_p1));

assign add_ln700_5_fu_4933_p2 = ($signed(sext_ln700_4_fu_4927_p1) + $signed(sext_ln700_5_fu_4930_p1));

assign add_ln700_60_fu_5283_p2 = ($signed(sext_ln700_53_fu_5237_p1) + $signed(sext_ln700_60_fu_5279_p1));

assign add_ln700_61_fu_5293_p2 = ($signed(sext_ln700_46_fu_5195_p1) + $signed(sext_ln700_61_fu_5289_p1));

assign add_ln700_62_fu_5693_p2 = ($signed(sext_ln700_31_fu_5687_p1) + $signed(sext_ln700_62_fu_5690_p1));

assign add_ln700_65_fu_5305_p2 = ($signed(sext_ln700_64_fu_5299_p1) + $signed(sext_ln700_65_fu_5302_p1));

assign add_ln700_68_fu_5321_p2 = ($signed(sext_ln700_67_fu_5315_p1) + $signed(sext_ln700_68_fu_5318_p1));

assign add_ln700_69_fu_5331_p2 = ($signed(sext_ln700_66_fu_5311_p1) + $signed(sext_ln700_69_fu_5327_p1));

assign add_ln700_6_fu_4943_p2 = ($signed(sext_ln700_3_fu_4923_p1) + $signed(sext_ln700_6_fu_4939_p1));

assign add_ln700_72_fu_5347_p2 = ($signed(sext_ln700_71_fu_5341_p1) + $signed(sext_ln700_72_fu_5344_p1));

assign add_ln700_75_fu_5363_p2 = ($signed(sext_ln700_74_fu_5357_p1) + $signed(sext_ln700_75_fu_5360_p1));

assign add_ln700_76_fu_5373_p2 = ($signed(sext_ln700_73_fu_5353_p1) + $signed(sext_ln700_76_fu_5369_p1));

assign add_ln700_77_fu_5383_p2 = ($signed(sext_ln700_70_fu_5337_p1) + $signed(sext_ln700_77_fu_5379_p1));

assign add_ln700_80_fu_5399_p2 = ($signed(sext_ln700_79_fu_5393_p1) + $signed(sext_ln700_80_fu_5396_p1));

assign add_ln700_83_fu_5415_p2 = ($signed(sext_ln700_82_fu_5409_p1) + $signed(sext_ln700_83_fu_5412_p1));

assign add_ln700_84_fu_5425_p2 = ($signed(sext_ln700_81_fu_5405_p1) + $signed(sext_ln700_84_fu_5421_p1));

assign add_ln700_87_fu_5441_p2 = ($signed(sext_ln700_86_fu_5435_p1) + $signed(sext_ln700_87_fu_5438_p1));

assign add_ln700_90_fu_5457_p2 = ($signed(sext_ln700_89_fu_5451_p1) + $signed(sext_ln700_90_fu_5454_p1));

assign add_ln700_91_fu_5467_p2 = ($signed(sext_ln700_88_fu_5447_p1) + $signed(sext_ln700_91_fu_5463_p1));

assign add_ln700_92_fu_5477_p2 = ($signed(sext_ln700_85_fu_5431_p1) + $signed(sext_ln700_92_fu_5473_p1));

assign add_ln700_93_fu_5487_p2 = ($signed(sext_ln700_78_fu_5389_p1) + $signed(sext_ln700_93_fu_5483_p1));

assign add_ln700_96_fu_5499_p2 = ($signed(sext_ln700_95_fu_5493_p1) + $signed(sext_ln700_96_fu_5496_p1));

assign add_ln700_99_fu_5515_p2 = ($signed(sext_ln700_98_fu_5509_p1) + $signed(sext_ln700_99_fu_5512_p1));

assign add_ln700_9_fu_4959_p2 = ($signed(sext_ln700_8_fu_4953_p1) + $signed(sext_ln700_9_fu_4956_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((och_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bias_address0 = zext_ln293_reg_6374;

assign grp_fu_5744_p1 = grp_fu_5744_p10;

assign grp_fu_5744_p10 = trunc_ln215_fu_699_p1;

assign grp_fu_5753_p1 = grp_fu_5753_p10;

assign grp_fu_5753_p10 = tmp_2606_i_fu_753_p4;

assign grp_fu_5762_p1 = grp_fu_5762_p10;

assign grp_fu_5762_p10 = tmp_2610_i_fu_819_p4;

assign grp_fu_5771_p1 = grp_fu_5771_p10;

assign grp_fu_5771_p10 = tmp_2614_i_fu_885_p4;

assign grp_fu_5780_p1 = grp_fu_5780_p10;

assign grp_fu_5780_p10 = tmp_2618_i_fu_951_p4;

assign grp_fu_5789_p1 = grp_fu_5789_p10;

assign grp_fu_5789_p10 = tmp_2622_i_fu_1017_p4;

assign grp_fu_5798_p1 = grp_fu_5798_p10;

assign grp_fu_5798_p10 = tmp_2626_i_fu_1083_p4;

assign grp_fu_5807_p1 = grp_fu_5807_p10;

assign grp_fu_5807_p10 = tmp_2630_i_fu_1149_p4;

assign grp_fu_5816_p1 = grp_fu_5816_p10;

assign grp_fu_5816_p10 = tmp_2634_i_fu_1215_p4;

assign grp_fu_5825_p1 = grp_fu_5825_p10;

assign grp_fu_5825_p10 = tmp_2638_i_fu_1281_p4;

assign grp_fu_5834_p1 = grp_fu_5834_p10;

assign grp_fu_5834_p10 = tmp_2642_i_fu_1347_p4;

assign grp_fu_5843_p1 = grp_fu_5843_p10;

assign grp_fu_5843_p10 = tmp_2646_i_fu_1413_p4;

assign grp_fu_5852_p1 = grp_fu_5852_p10;

assign grp_fu_5852_p10 = tmp_2650_i_fu_1479_p4;

assign grp_fu_5861_p1 = grp_fu_5861_p10;

assign grp_fu_5861_p10 = tmp_2654_i_fu_1545_p4;

assign grp_fu_5870_p1 = grp_fu_5870_p10;

assign grp_fu_5870_p10 = tmp_2658_i_fu_1611_p4;

assign grp_fu_5879_p1 = grp_fu_5879_p10;

assign grp_fu_5879_p10 = tmp_2662_i_fu_1677_p4;

assign grp_fu_5888_p1 = grp_fu_5888_p10;

assign grp_fu_5888_p10 = tmp_2666_i_fu_1743_p4;

assign grp_fu_5897_p1 = grp_fu_5897_p10;

assign grp_fu_5897_p10 = tmp_2670_i_fu_1809_p4;

assign grp_fu_5906_p1 = grp_fu_5906_p10;

assign grp_fu_5906_p10 = tmp_2674_i_fu_1875_p4;

assign grp_fu_5915_p1 = grp_fu_5915_p10;

assign grp_fu_5915_p10 = tmp_2678_i_fu_1941_p4;

assign grp_fu_5924_p1 = grp_fu_5924_p10;

assign grp_fu_5924_p10 = tmp_2682_i_fu_2007_p4;

assign grp_fu_5933_p1 = grp_fu_5933_p10;

assign grp_fu_5933_p10 = tmp_2686_i_fu_2073_p4;

assign grp_fu_5942_p1 = grp_fu_5942_p10;

assign grp_fu_5942_p10 = tmp_2690_i_fu_2139_p4;

assign grp_fu_5951_p1 = grp_fu_5951_p10;

assign grp_fu_5951_p10 = tmp_2694_i_fu_2205_p4;

assign grp_fu_5960_p1 = grp_fu_5960_p10;

assign grp_fu_5960_p10 = tmp_2698_i_fu_2271_p4;

assign grp_fu_5969_p1 = grp_fu_5969_p10;

assign grp_fu_5969_p10 = tmp_2702_i_fu_2337_p4;

assign grp_fu_5978_p1 = grp_fu_5978_p10;

assign grp_fu_5978_p10 = tmp_2706_i_fu_2403_p4;

assign grp_fu_5987_p1 = grp_fu_5987_p10;

assign grp_fu_5987_p10 = tmp_2710_i_fu_2469_p4;

assign grp_fu_5996_p1 = grp_fu_5996_p10;

assign grp_fu_5996_p10 = tmp_2714_i_fu_2535_p4;

assign grp_fu_6005_p1 = grp_fu_6005_p10;

assign grp_fu_6005_p10 = tmp_2718_i_fu_2601_p4;

assign grp_fu_6014_p1 = grp_fu_6014_p10;

assign grp_fu_6014_p10 = tmp_2722_i_fu_2667_p4;

assign grp_fu_6023_p1 = grp_fu_6023_p10;

assign grp_fu_6023_p10 = tmp_2726_i_fu_2733_p4;

assign grp_fu_6032_p1 = grp_fu_6032_p10;

assign grp_fu_6032_p10 = tmp_2730_i_fu_2799_p4;

assign grp_fu_6041_p1 = grp_fu_6041_p10;

assign grp_fu_6041_p10 = tmp_2734_i_fu_2865_p4;

assign grp_fu_6050_p1 = grp_fu_6050_p10;

assign grp_fu_6050_p10 = tmp_2738_i_fu_2931_p4;

assign grp_fu_6059_p1 = grp_fu_6059_p10;

assign grp_fu_6059_p10 = tmp_2742_i_fu_2997_p4;

assign grp_fu_6068_p1 = grp_fu_6068_p10;

assign grp_fu_6068_p10 = tmp_2746_i_fu_3063_p4;

assign grp_fu_6077_p1 = grp_fu_6077_p10;

assign grp_fu_6077_p10 = tmp_2750_i_fu_3129_p4;

assign grp_fu_6086_p1 = grp_fu_6086_p10;

assign grp_fu_6086_p10 = tmp_2754_i_fu_3195_p4;

assign grp_fu_6095_p1 = grp_fu_6095_p10;

assign grp_fu_6095_p10 = tmp_2758_i_fu_3261_p4;

assign grp_fu_6104_p1 = grp_fu_6104_p10;

assign grp_fu_6104_p10 = tmp_2762_i_fu_3327_p4;

assign grp_fu_6113_p1 = grp_fu_6113_p10;

assign grp_fu_6113_p10 = tmp_2766_i_fu_3393_p4;

assign grp_fu_6122_p1 = grp_fu_6122_p10;

assign grp_fu_6122_p10 = tmp_2770_i_fu_3459_p4;

assign grp_fu_6131_p1 = grp_fu_6131_p10;

assign grp_fu_6131_p10 = tmp_2774_i_fu_3525_p4;

assign grp_fu_6140_p1 = grp_fu_6140_p10;

assign grp_fu_6140_p10 = tmp_2778_i_fu_3591_p4;

assign grp_fu_6149_p1 = grp_fu_6149_p10;

assign grp_fu_6149_p10 = tmp_2782_i_fu_3657_p4;

assign grp_fu_6158_p1 = grp_fu_6158_p10;

assign grp_fu_6158_p10 = tmp_2786_i_fu_3723_p4;

assign grp_fu_6167_p1 = grp_fu_6167_p10;

assign grp_fu_6167_p10 = tmp_2790_i_fu_3789_p4;

assign grp_fu_6176_p1 = grp_fu_6176_p10;

assign grp_fu_6176_p10 = tmp_2794_i_fu_3855_p4;

assign grp_fu_6185_p1 = grp_fu_6185_p10;

assign grp_fu_6185_p10 = tmp_2798_i_fu_3921_p4;

assign grp_fu_6194_p1 = grp_fu_6194_p10;

assign grp_fu_6194_p10 = tmp_2802_i_fu_3987_p4;

assign grp_fu_6203_p1 = grp_fu_6203_p10;

assign grp_fu_6203_p10 = tmp_2806_i_fu_4053_p4;

assign grp_fu_6212_p1 = grp_fu_6212_p10;

assign grp_fu_6212_p10 = tmp_2810_i_fu_4119_p4;

assign grp_fu_6221_p1 = grp_fu_6221_p10;

assign grp_fu_6221_p10 = tmp_2814_i_fu_4185_p4;

assign grp_fu_6230_p1 = grp_fu_6230_p10;

assign grp_fu_6230_p10 = tmp_2818_i_fu_4251_p4;

assign grp_fu_6239_p1 = grp_fu_6239_p10;

assign grp_fu_6239_p10 = tmp_2822_i_fu_4317_p4;

assign grp_fu_6248_p1 = grp_fu_6248_p10;

assign grp_fu_6248_p10 = tmp_2826_i_fu_4383_p4;

assign grp_fu_6257_p1 = grp_fu_6257_p10;

assign grp_fu_6257_p10 = tmp_2830_i_fu_4449_p4;

assign grp_fu_6266_p1 = grp_fu_6266_p10;

assign grp_fu_6266_p10 = tmp_2834_i_fu_4515_p4;

assign grp_fu_6275_p1 = grp_fu_6275_p10;

assign grp_fu_6275_p10 = tmp_2838_i_fu_4581_p4;

assign grp_fu_6284_p1 = grp_fu_6284_p10;

assign grp_fu_6284_p10 = tmp_2842_i_fu_4647_p4;

assign grp_fu_6293_p1 = grp_fu_6293_p10;

assign grp_fu_6293_p10 = tmp_2846_i_fu_4713_p4;

assign grp_fu_6302_p1 = grp_fu_6302_p10;

assign grp_fu_6302_p10 = tmp_2850_i_fu_4779_p4;

assign grp_fu_6311_p1 = grp_fu_6311_p10;

assign grp_fu_6311_p10 = tmp_2854_i_fu_4845_p4;

assign grp_fu_678_p0 = p_034_0_i_reg_645;

assign ich_fu_687_p2 = (ich_0_i_reg_657 + 5'd1);

assign icmp_ln285_fu_681_p2 = ((ich_0_i_reg_657 == 5'd16) ? 1'b1 : 1'b0);

assign input_V_address0 = zext_ln215_fu_693_p1;

assign mul_ln1352_101_fu_4043_p0 = tmp_2805_i_fu_4029_p4;

assign mul_ln1352_101_fu_4043_p1 = mul_ln1352_101_fu_4043_p10;

assign mul_ln1352_101_fu_4043_p10 = tmp_2804_i_fu_4015_p4;

assign mul_ln1352_101_fu_4043_p2 = ($signed(mul_ln1352_101_fu_4043_p0) * $signed({{1'b0}, {mul_ln1352_101_fu_4043_p1}}));

assign mul_ln1352_103_fu_4109_p0 = tmp_2809_i_fu_4095_p4;

assign mul_ln1352_103_fu_4109_p1 = mul_ln1352_103_fu_4109_p10;

assign mul_ln1352_103_fu_4109_p10 = tmp_2808_i_fu_4081_p4;

assign mul_ln1352_103_fu_4109_p2 = ($signed(mul_ln1352_103_fu_4109_p0) * $signed({{1'b0}, {mul_ln1352_103_fu_4109_p1}}));

assign mul_ln1352_105_fu_4175_p0 = tmp_2813_i_fu_4161_p4;

assign mul_ln1352_105_fu_4175_p1 = mul_ln1352_105_fu_4175_p10;

assign mul_ln1352_105_fu_4175_p10 = tmp_2812_i_fu_4147_p4;

assign mul_ln1352_105_fu_4175_p2 = ($signed(mul_ln1352_105_fu_4175_p0) * $signed({{1'b0}, {mul_ln1352_105_fu_4175_p1}}));

assign mul_ln1352_107_fu_4241_p0 = tmp_2817_i_fu_4227_p4;

assign mul_ln1352_107_fu_4241_p1 = mul_ln1352_107_fu_4241_p10;

assign mul_ln1352_107_fu_4241_p10 = tmp_2816_i_fu_4213_p4;

assign mul_ln1352_107_fu_4241_p2 = ($signed(mul_ln1352_107_fu_4241_p0) * $signed({{1'b0}, {mul_ln1352_107_fu_4241_p1}}));

assign mul_ln1352_109_fu_4307_p0 = tmp_2821_i_fu_4293_p4;

assign mul_ln1352_109_fu_4307_p1 = mul_ln1352_109_fu_4307_p10;

assign mul_ln1352_109_fu_4307_p10 = tmp_2820_i_fu_4279_p4;

assign mul_ln1352_109_fu_4307_p2 = ($signed(mul_ln1352_109_fu_4307_p0) * $signed({{1'b0}, {mul_ln1352_109_fu_4307_p1}}));

assign mul_ln1352_111_fu_4373_p0 = tmp_2825_i_fu_4359_p4;

assign mul_ln1352_111_fu_4373_p1 = mul_ln1352_111_fu_4373_p10;

assign mul_ln1352_111_fu_4373_p10 = tmp_2824_i_fu_4345_p4;

assign mul_ln1352_111_fu_4373_p2 = ($signed(mul_ln1352_111_fu_4373_p0) * $signed({{1'b0}, {mul_ln1352_111_fu_4373_p1}}));

assign mul_ln1352_113_fu_4439_p0 = tmp_2829_i_fu_4425_p4;

assign mul_ln1352_113_fu_4439_p1 = mul_ln1352_113_fu_4439_p10;

assign mul_ln1352_113_fu_4439_p10 = tmp_2828_i_fu_4411_p4;

assign mul_ln1352_113_fu_4439_p2 = ($signed(mul_ln1352_113_fu_4439_p0) * $signed({{1'b0}, {mul_ln1352_113_fu_4439_p1}}));

assign mul_ln1352_115_fu_4505_p0 = tmp_2833_i_fu_4491_p4;

assign mul_ln1352_115_fu_4505_p1 = mul_ln1352_115_fu_4505_p10;

assign mul_ln1352_115_fu_4505_p10 = tmp_2832_i_fu_4477_p4;

assign mul_ln1352_115_fu_4505_p2 = ($signed(mul_ln1352_115_fu_4505_p0) * $signed({{1'b0}, {mul_ln1352_115_fu_4505_p1}}));

assign mul_ln1352_117_fu_4571_p0 = tmp_2837_i_fu_4557_p4;

assign mul_ln1352_117_fu_4571_p1 = mul_ln1352_117_fu_4571_p10;

assign mul_ln1352_117_fu_4571_p10 = tmp_2836_i_fu_4543_p4;

assign mul_ln1352_117_fu_4571_p2 = ($signed(mul_ln1352_117_fu_4571_p0) * $signed({{1'b0}, {mul_ln1352_117_fu_4571_p1}}));

assign mul_ln1352_119_fu_4637_p0 = tmp_2841_i_fu_4623_p4;

assign mul_ln1352_119_fu_4637_p1 = mul_ln1352_119_fu_4637_p10;

assign mul_ln1352_119_fu_4637_p10 = tmp_2840_i_fu_4609_p4;

assign mul_ln1352_119_fu_4637_p2 = ($signed(mul_ln1352_119_fu_4637_p0) * $signed({{1'b0}, {mul_ln1352_119_fu_4637_p1}}));

assign mul_ln1352_11_fu_1073_p0 = tmp_2625_i_fu_1059_p4;

assign mul_ln1352_11_fu_1073_p1 = mul_ln1352_11_fu_1073_p10;

assign mul_ln1352_11_fu_1073_p10 = tmp_2624_i_fu_1045_p4;

assign mul_ln1352_11_fu_1073_p2 = ($signed(mul_ln1352_11_fu_1073_p0) * $signed({{1'b0}, {mul_ln1352_11_fu_1073_p1}}));

assign mul_ln1352_121_fu_4703_p0 = tmp_2845_i_fu_4689_p4;

assign mul_ln1352_121_fu_4703_p1 = mul_ln1352_121_fu_4703_p10;

assign mul_ln1352_121_fu_4703_p10 = tmp_2844_i_fu_4675_p4;

assign mul_ln1352_121_fu_4703_p2 = ($signed(mul_ln1352_121_fu_4703_p0) * $signed({{1'b0}, {mul_ln1352_121_fu_4703_p1}}));

assign mul_ln1352_123_fu_4769_p0 = tmp_2849_i_fu_4755_p4;

assign mul_ln1352_123_fu_4769_p1 = mul_ln1352_123_fu_4769_p10;

assign mul_ln1352_123_fu_4769_p10 = tmp_2848_i_fu_4741_p4;

assign mul_ln1352_123_fu_4769_p2 = ($signed(mul_ln1352_123_fu_4769_p0) * $signed({{1'b0}, {mul_ln1352_123_fu_4769_p1}}));

assign mul_ln1352_125_fu_4835_p0 = tmp_2853_i_fu_4821_p4;

assign mul_ln1352_125_fu_4835_p1 = mul_ln1352_125_fu_4835_p10;

assign mul_ln1352_125_fu_4835_p10 = tmp_2852_i_fu_4807_p4;

assign mul_ln1352_125_fu_4835_p2 = ($signed(mul_ln1352_125_fu_4835_p0) * $signed({{1'b0}, {mul_ln1352_125_fu_4835_p1}}));

assign mul_ln1352_127_fu_4901_p0 = tmp_2857_i_fu_4887_p4;

assign mul_ln1352_127_fu_4901_p1 = mul_ln1352_127_fu_4901_p10;

assign mul_ln1352_127_fu_4901_p10 = tmp_2856_i_fu_4873_p4;

assign mul_ln1352_127_fu_4901_p2 = ($signed(mul_ln1352_127_fu_4901_p0) * $signed({{1'b0}, {mul_ln1352_127_fu_4901_p1}}));

assign mul_ln1352_13_fu_1139_p0 = tmp_2629_i_fu_1125_p4;

assign mul_ln1352_13_fu_1139_p1 = mul_ln1352_13_fu_1139_p10;

assign mul_ln1352_13_fu_1139_p10 = tmp_2628_i_fu_1111_p4;

assign mul_ln1352_13_fu_1139_p2 = ($signed(mul_ln1352_13_fu_1139_p0) * $signed({{1'b0}, {mul_ln1352_13_fu_1139_p1}}));

assign mul_ln1352_15_fu_1205_p0 = tmp_2633_i_fu_1191_p4;

assign mul_ln1352_15_fu_1205_p1 = mul_ln1352_15_fu_1205_p10;

assign mul_ln1352_15_fu_1205_p10 = tmp_2632_i_fu_1177_p4;

assign mul_ln1352_15_fu_1205_p2 = ($signed(mul_ln1352_15_fu_1205_p0) * $signed({{1'b0}, {mul_ln1352_15_fu_1205_p1}}));

assign mul_ln1352_17_fu_1271_p0 = tmp_2637_i_fu_1257_p4;

assign mul_ln1352_17_fu_1271_p1 = mul_ln1352_17_fu_1271_p10;

assign mul_ln1352_17_fu_1271_p10 = tmp_2636_i_fu_1243_p4;

assign mul_ln1352_17_fu_1271_p2 = ($signed(mul_ln1352_17_fu_1271_p0) * $signed({{1'b0}, {mul_ln1352_17_fu_1271_p1}}));

assign mul_ln1352_19_fu_1337_p0 = tmp_2641_i_fu_1323_p4;

assign mul_ln1352_19_fu_1337_p1 = mul_ln1352_19_fu_1337_p10;

assign mul_ln1352_19_fu_1337_p10 = tmp_2640_i_fu_1309_p4;

assign mul_ln1352_19_fu_1337_p2 = ($signed(mul_ln1352_19_fu_1337_p0) * $signed({{1'b0}, {mul_ln1352_19_fu_1337_p1}}));

assign mul_ln1352_1_fu_743_p0 = tmp_2605_i_fu_729_p4;

assign mul_ln1352_1_fu_743_p1 = mul_ln1352_1_fu_743_p10;

assign mul_ln1352_1_fu_743_p10 = tmp_2604_i_fu_715_p4;

assign mul_ln1352_1_fu_743_p2 = ($signed(mul_ln1352_1_fu_743_p0) * $signed({{1'b0}, {mul_ln1352_1_fu_743_p1}}));

assign mul_ln1352_21_fu_1403_p0 = tmp_2645_i_fu_1389_p4;

assign mul_ln1352_21_fu_1403_p1 = mul_ln1352_21_fu_1403_p10;

assign mul_ln1352_21_fu_1403_p10 = tmp_2644_i_fu_1375_p4;

assign mul_ln1352_21_fu_1403_p2 = ($signed(mul_ln1352_21_fu_1403_p0) * $signed({{1'b0}, {mul_ln1352_21_fu_1403_p1}}));

assign mul_ln1352_23_fu_1469_p0 = tmp_2649_i_fu_1455_p4;

assign mul_ln1352_23_fu_1469_p1 = mul_ln1352_23_fu_1469_p10;

assign mul_ln1352_23_fu_1469_p10 = tmp_2648_i_fu_1441_p4;

assign mul_ln1352_23_fu_1469_p2 = ($signed(mul_ln1352_23_fu_1469_p0) * $signed({{1'b0}, {mul_ln1352_23_fu_1469_p1}}));

assign mul_ln1352_25_fu_1535_p0 = tmp_2653_i_fu_1521_p4;

assign mul_ln1352_25_fu_1535_p1 = mul_ln1352_25_fu_1535_p10;

assign mul_ln1352_25_fu_1535_p10 = tmp_2652_i_fu_1507_p4;

assign mul_ln1352_25_fu_1535_p2 = ($signed(mul_ln1352_25_fu_1535_p0) * $signed({{1'b0}, {mul_ln1352_25_fu_1535_p1}}));

assign mul_ln1352_27_fu_1601_p0 = tmp_2657_i_fu_1587_p4;

assign mul_ln1352_27_fu_1601_p1 = mul_ln1352_27_fu_1601_p10;

assign mul_ln1352_27_fu_1601_p10 = tmp_2656_i_fu_1573_p4;

assign mul_ln1352_27_fu_1601_p2 = ($signed(mul_ln1352_27_fu_1601_p0) * $signed({{1'b0}, {mul_ln1352_27_fu_1601_p1}}));

assign mul_ln1352_29_fu_1667_p0 = tmp_2661_i_fu_1653_p4;

assign mul_ln1352_29_fu_1667_p1 = mul_ln1352_29_fu_1667_p10;

assign mul_ln1352_29_fu_1667_p10 = tmp_2660_i_fu_1639_p4;

assign mul_ln1352_29_fu_1667_p2 = ($signed(mul_ln1352_29_fu_1667_p0) * $signed({{1'b0}, {mul_ln1352_29_fu_1667_p1}}));

assign mul_ln1352_31_fu_1733_p0 = tmp_2665_i_fu_1719_p4;

assign mul_ln1352_31_fu_1733_p1 = mul_ln1352_31_fu_1733_p10;

assign mul_ln1352_31_fu_1733_p10 = tmp_2664_i_fu_1705_p4;

assign mul_ln1352_31_fu_1733_p2 = ($signed(mul_ln1352_31_fu_1733_p0) * $signed({{1'b0}, {mul_ln1352_31_fu_1733_p1}}));

assign mul_ln1352_33_fu_1799_p0 = tmp_2669_i_fu_1785_p4;

assign mul_ln1352_33_fu_1799_p1 = mul_ln1352_33_fu_1799_p10;

assign mul_ln1352_33_fu_1799_p10 = tmp_2668_i_fu_1771_p4;

assign mul_ln1352_33_fu_1799_p2 = ($signed(mul_ln1352_33_fu_1799_p0) * $signed({{1'b0}, {mul_ln1352_33_fu_1799_p1}}));

assign mul_ln1352_35_fu_1865_p0 = tmp_2673_i_fu_1851_p4;

assign mul_ln1352_35_fu_1865_p1 = mul_ln1352_35_fu_1865_p10;

assign mul_ln1352_35_fu_1865_p10 = tmp_2672_i_fu_1837_p4;

assign mul_ln1352_35_fu_1865_p2 = ($signed(mul_ln1352_35_fu_1865_p0) * $signed({{1'b0}, {mul_ln1352_35_fu_1865_p1}}));

assign mul_ln1352_37_fu_1931_p0 = tmp_2677_i_fu_1917_p4;

assign mul_ln1352_37_fu_1931_p1 = mul_ln1352_37_fu_1931_p10;

assign mul_ln1352_37_fu_1931_p10 = tmp_2676_i_fu_1903_p4;

assign mul_ln1352_37_fu_1931_p2 = ($signed(mul_ln1352_37_fu_1931_p0) * $signed({{1'b0}, {mul_ln1352_37_fu_1931_p1}}));

assign mul_ln1352_39_fu_1997_p0 = tmp_2681_i_fu_1983_p4;

assign mul_ln1352_39_fu_1997_p1 = mul_ln1352_39_fu_1997_p10;

assign mul_ln1352_39_fu_1997_p10 = tmp_2680_i_fu_1969_p4;

assign mul_ln1352_39_fu_1997_p2 = ($signed(mul_ln1352_39_fu_1997_p0) * $signed({{1'b0}, {mul_ln1352_39_fu_1997_p1}}));

assign mul_ln1352_3_fu_809_p0 = tmp_2609_i_fu_795_p4;

assign mul_ln1352_3_fu_809_p1 = mul_ln1352_3_fu_809_p10;

assign mul_ln1352_3_fu_809_p10 = tmp_2608_i_fu_781_p4;

assign mul_ln1352_3_fu_809_p2 = ($signed(mul_ln1352_3_fu_809_p0) * $signed({{1'b0}, {mul_ln1352_3_fu_809_p1}}));

assign mul_ln1352_41_fu_2063_p0 = tmp_2685_i_fu_2049_p4;

assign mul_ln1352_41_fu_2063_p1 = mul_ln1352_41_fu_2063_p10;

assign mul_ln1352_41_fu_2063_p10 = tmp_2684_i_fu_2035_p4;

assign mul_ln1352_41_fu_2063_p2 = ($signed(mul_ln1352_41_fu_2063_p0) * $signed({{1'b0}, {mul_ln1352_41_fu_2063_p1}}));

assign mul_ln1352_43_fu_2129_p0 = tmp_2689_i_fu_2115_p4;

assign mul_ln1352_43_fu_2129_p1 = mul_ln1352_43_fu_2129_p10;

assign mul_ln1352_43_fu_2129_p10 = tmp_2688_i_fu_2101_p4;

assign mul_ln1352_43_fu_2129_p2 = ($signed(mul_ln1352_43_fu_2129_p0) * $signed({{1'b0}, {mul_ln1352_43_fu_2129_p1}}));

assign mul_ln1352_45_fu_2195_p0 = tmp_2693_i_fu_2181_p4;

assign mul_ln1352_45_fu_2195_p1 = mul_ln1352_45_fu_2195_p10;

assign mul_ln1352_45_fu_2195_p10 = tmp_2692_i_fu_2167_p4;

assign mul_ln1352_45_fu_2195_p2 = ($signed(mul_ln1352_45_fu_2195_p0) * $signed({{1'b0}, {mul_ln1352_45_fu_2195_p1}}));

assign mul_ln1352_47_fu_2261_p0 = tmp_2697_i_fu_2247_p4;

assign mul_ln1352_47_fu_2261_p1 = mul_ln1352_47_fu_2261_p10;

assign mul_ln1352_47_fu_2261_p10 = tmp_2696_i_fu_2233_p4;

assign mul_ln1352_47_fu_2261_p2 = ($signed(mul_ln1352_47_fu_2261_p0) * $signed({{1'b0}, {mul_ln1352_47_fu_2261_p1}}));

assign mul_ln1352_49_fu_2327_p0 = tmp_2701_i_fu_2313_p4;

assign mul_ln1352_49_fu_2327_p1 = mul_ln1352_49_fu_2327_p10;

assign mul_ln1352_49_fu_2327_p10 = tmp_2700_i_fu_2299_p4;

assign mul_ln1352_49_fu_2327_p2 = ($signed(mul_ln1352_49_fu_2327_p0) * $signed({{1'b0}, {mul_ln1352_49_fu_2327_p1}}));

assign mul_ln1352_51_fu_2393_p0 = tmp_2705_i_fu_2379_p4;

assign mul_ln1352_51_fu_2393_p1 = mul_ln1352_51_fu_2393_p10;

assign mul_ln1352_51_fu_2393_p10 = tmp_2704_i_fu_2365_p4;

assign mul_ln1352_51_fu_2393_p2 = ($signed(mul_ln1352_51_fu_2393_p0) * $signed({{1'b0}, {mul_ln1352_51_fu_2393_p1}}));

assign mul_ln1352_53_fu_2459_p0 = tmp_2709_i_fu_2445_p4;

assign mul_ln1352_53_fu_2459_p1 = mul_ln1352_53_fu_2459_p10;

assign mul_ln1352_53_fu_2459_p10 = tmp_2708_i_fu_2431_p4;

assign mul_ln1352_53_fu_2459_p2 = ($signed(mul_ln1352_53_fu_2459_p0) * $signed({{1'b0}, {mul_ln1352_53_fu_2459_p1}}));

assign mul_ln1352_55_fu_2525_p0 = tmp_2713_i_fu_2511_p4;

assign mul_ln1352_55_fu_2525_p1 = mul_ln1352_55_fu_2525_p10;

assign mul_ln1352_55_fu_2525_p10 = tmp_2712_i_fu_2497_p4;

assign mul_ln1352_55_fu_2525_p2 = ($signed(mul_ln1352_55_fu_2525_p0) * $signed({{1'b0}, {mul_ln1352_55_fu_2525_p1}}));

assign mul_ln1352_57_fu_2591_p0 = tmp_2717_i_fu_2577_p4;

assign mul_ln1352_57_fu_2591_p1 = mul_ln1352_57_fu_2591_p10;

assign mul_ln1352_57_fu_2591_p10 = tmp_2716_i_fu_2563_p4;

assign mul_ln1352_57_fu_2591_p2 = ($signed(mul_ln1352_57_fu_2591_p0) * $signed({{1'b0}, {mul_ln1352_57_fu_2591_p1}}));

assign mul_ln1352_59_fu_2657_p0 = tmp_2721_i_fu_2643_p4;

assign mul_ln1352_59_fu_2657_p1 = mul_ln1352_59_fu_2657_p10;

assign mul_ln1352_59_fu_2657_p10 = tmp_2720_i_fu_2629_p4;

assign mul_ln1352_59_fu_2657_p2 = ($signed(mul_ln1352_59_fu_2657_p0) * $signed({{1'b0}, {mul_ln1352_59_fu_2657_p1}}));

assign mul_ln1352_5_fu_875_p0 = tmp_2613_i_fu_861_p4;

assign mul_ln1352_5_fu_875_p1 = mul_ln1352_5_fu_875_p10;

assign mul_ln1352_5_fu_875_p10 = tmp_2612_i_fu_847_p4;

assign mul_ln1352_5_fu_875_p2 = ($signed(mul_ln1352_5_fu_875_p0) * $signed({{1'b0}, {mul_ln1352_5_fu_875_p1}}));

assign mul_ln1352_61_fu_2723_p0 = tmp_2725_i_fu_2709_p4;

assign mul_ln1352_61_fu_2723_p1 = mul_ln1352_61_fu_2723_p10;

assign mul_ln1352_61_fu_2723_p10 = tmp_2724_i_fu_2695_p4;

assign mul_ln1352_61_fu_2723_p2 = ($signed(mul_ln1352_61_fu_2723_p0) * $signed({{1'b0}, {mul_ln1352_61_fu_2723_p1}}));

assign mul_ln1352_63_fu_2789_p0 = tmp_2729_i_fu_2775_p4;

assign mul_ln1352_63_fu_2789_p1 = mul_ln1352_63_fu_2789_p10;

assign mul_ln1352_63_fu_2789_p10 = tmp_2728_i_fu_2761_p4;

assign mul_ln1352_63_fu_2789_p2 = ($signed(mul_ln1352_63_fu_2789_p0) * $signed({{1'b0}, {mul_ln1352_63_fu_2789_p1}}));

assign mul_ln1352_65_fu_2855_p0 = tmp_2733_i_fu_2841_p4;

assign mul_ln1352_65_fu_2855_p1 = mul_ln1352_65_fu_2855_p10;

assign mul_ln1352_65_fu_2855_p10 = tmp_2732_i_fu_2827_p4;

assign mul_ln1352_65_fu_2855_p2 = ($signed(mul_ln1352_65_fu_2855_p0) * $signed({{1'b0}, {mul_ln1352_65_fu_2855_p1}}));

assign mul_ln1352_67_fu_2921_p0 = tmp_2737_i_fu_2907_p4;

assign mul_ln1352_67_fu_2921_p1 = mul_ln1352_67_fu_2921_p10;

assign mul_ln1352_67_fu_2921_p10 = tmp_2736_i_fu_2893_p4;

assign mul_ln1352_67_fu_2921_p2 = ($signed(mul_ln1352_67_fu_2921_p0) * $signed({{1'b0}, {mul_ln1352_67_fu_2921_p1}}));

assign mul_ln1352_69_fu_2987_p0 = tmp_2741_i_fu_2973_p4;

assign mul_ln1352_69_fu_2987_p1 = mul_ln1352_69_fu_2987_p10;

assign mul_ln1352_69_fu_2987_p10 = tmp_2740_i_fu_2959_p4;

assign mul_ln1352_69_fu_2987_p2 = ($signed(mul_ln1352_69_fu_2987_p0) * $signed({{1'b0}, {mul_ln1352_69_fu_2987_p1}}));

assign mul_ln1352_71_fu_3053_p0 = tmp_2745_i_fu_3039_p4;

assign mul_ln1352_71_fu_3053_p1 = mul_ln1352_71_fu_3053_p10;

assign mul_ln1352_71_fu_3053_p10 = tmp_2744_i_fu_3025_p4;

assign mul_ln1352_71_fu_3053_p2 = ($signed(mul_ln1352_71_fu_3053_p0) * $signed({{1'b0}, {mul_ln1352_71_fu_3053_p1}}));

assign mul_ln1352_73_fu_3119_p0 = tmp_2749_i_fu_3105_p4;

assign mul_ln1352_73_fu_3119_p1 = mul_ln1352_73_fu_3119_p10;

assign mul_ln1352_73_fu_3119_p10 = tmp_2748_i_fu_3091_p4;

assign mul_ln1352_73_fu_3119_p2 = ($signed(mul_ln1352_73_fu_3119_p0) * $signed({{1'b0}, {mul_ln1352_73_fu_3119_p1}}));

assign mul_ln1352_75_fu_3185_p0 = tmp_2753_i_fu_3171_p4;

assign mul_ln1352_75_fu_3185_p1 = mul_ln1352_75_fu_3185_p10;

assign mul_ln1352_75_fu_3185_p10 = tmp_2752_i_fu_3157_p4;

assign mul_ln1352_75_fu_3185_p2 = ($signed(mul_ln1352_75_fu_3185_p0) * $signed({{1'b0}, {mul_ln1352_75_fu_3185_p1}}));

assign mul_ln1352_77_fu_3251_p0 = tmp_2757_i_fu_3237_p4;

assign mul_ln1352_77_fu_3251_p1 = mul_ln1352_77_fu_3251_p10;

assign mul_ln1352_77_fu_3251_p10 = tmp_2756_i_fu_3223_p4;

assign mul_ln1352_77_fu_3251_p2 = ($signed(mul_ln1352_77_fu_3251_p0) * $signed({{1'b0}, {mul_ln1352_77_fu_3251_p1}}));

assign mul_ln1352_79_fu_3317_p0 = tmp_2761_i_fu_3303_p4;

assign mul_ln1352_79_fu_3317_p1 = mul_ln1352_79_fu_3317_p10;

assign mul_ln1352_79_fu_3317_p10 = tmp_2760_i_fu_3289_p4;

assign mul_ln1352_79_fu_3317_p2 = ($signed(mul_ln1352_79_fu_3317_p0) * $signed({{1'b0}, {mul_ln1352_79_fu_3317_p1}}));

assign mul_ln1352_7_fu_941_p0 = tmp_2617_i_fu_927_p4;

assign mul_ln1352_7_fu_941_p1 = mul_ln1352_7_fu_941_p10;

assign mul_ln1352_7_fu_941_p10 = tmp_2616_i_fu_913_p4;

assign mul_ln1352_7_fu_941_p2 = ($signed(mul_ln1352_7_fu_941_p0) * $signed({{1'b0}, {mul_ln1352_7_fu_941_p1}}));

assign mul_ln1352_81_fu_3383_p0 = tmp_2765_i_fu_3369_p4;

assign mul_ln1352_81_fu_3383_p1 = mul_ln1352_81_fu_3383_p10;

assign mul_ln1352_81_fu_3383_p10 = tmp_2764_i_fu_3355_p4;

assign mul_ln1352_81_fu_3383_p2 = ($signed(mul_ln1352_81_fu_3383_p0) * $signed({{1'b0}, {mul_ln1352_81_fu_3383_p1}}));

assign mul_ln1352_83_fu_3449_p0 = tmp_2769_i_fu_3435_p4;

assign mul_ln1352_83_fu_3449_p1 = mul_ln1352_83_fu_3449_p10;

assign mul_ln1352_83_fu_3449_p10 = tmp_2768_i_fu_3421_p4;

assign mul_ln1352_83_fu_3449_p2 = ($signed(mul_ln1352_83_fu_3449_p0) * $signed({{1'b0}, {mul_ln1352_83_fu_3449_p1}}));

assign mul_ln1352_85_fu_3515_p0 = tmp_2773_i_fu_3501_p4;

assign mul_ln1352_85_fu_3515_p1 = mul_ln1352_85_fu_3515_p10;

assign mul_ln1352_85_fu_3515_p10 = tmp_2772_i_fu_3487_p4;

assign mul_ln1352_85_fu_3515_p2 = ($signed(mul_ln1352_85_fu_3515_p0) * $signed({{1'b0}, {mul_ln1352_85_fu_3515_p1}}));

assign mul_ln1352_87_fu_3581_p0 = tmp_2777_i_fu_3567_p4;

assign mul_ln1352_87_fu_3581_p1 = mul_ln1352_87_fu_3581_p10;

assign mul_ln1352_87_fu_3581_p10 = tmp_2776_i_fu_3553_p4;

assign mul_ln1352_87_fu_3581_p2 = ($signed(mul_ln1352_87_fu_3581_p0) * $signed({{1'b0}, {mul_ln1352_87_fu_3581_p1}}));

assign mul_ln1352_89_fu_3647_p0 = tmp_2781_i_fu_3633_p4;

assign mul_ln1352_89_fu_3647_p1 = mul_ln1352_89_fu_3647_p10;

assign mul_ln1352_89_fu_3647_p10 = tmp_2780_i_fu_3619_p4;

assign mul_ln1352_89_fu_3647_p2 = ($signed(mul_ln1352_89_fu_3647_p0) * $signed({{1'b0}, {mul_ln1352_89_fu_3647_p1}}));

assign mul_ln1352_91_fu_3713_p0 = tmp_2785_i_fu_3699_p4;

assign mul_ln1352_91_fu_3713_p1 = mul_ln1352_91_fu_3713_p10;

assign mul_ln1352_91_fu_3713_p10 = tmp_2784_i_fu_3685_p4;

assign mul_ln1352_91_fu_3713_p2 = ($signed(mul_ln1352_91_fu_3713_p0) * $signed({{1'b0}, {mul_ln1352_91_fu_3713_p1}}));

assign mul_ln1352_93_fu_3779_p0 = tmp_2789_i_fu_3765_p4;

assign mul_ln1352_93_fu_3779_p1 = mul_ln1352_93_fu_3779_p10;

assign mul_ln1352_93_fu_3779_p10 = tmp_2788_i_fu_3751_p4;

assign mul_ln1352_93_fu_3779_p2 = ($signed(mul_ln1352_93_fu_3779_p0) * $signed({{1'b0}, {mul_ln1352_93_fu_3779_p1}}));

assign mul_ln1352_95_fu_3845_p0 = tmp_2793_i_fu_3831_p4;

assign mul_ln1352_95_fu_3845_p1 = mul_ln1352_95_fu_3845_p10;

assign mul_ln1352_95_fu_3845_p10 = tmp_2792_i_fu_3817_p4;

assign mul_ln1352_95_fu_3845_p2 = ($signed(mul_ln1352_95_fu_3845_p0) * $signed({{1'b0}, {mul_ln1352_95_fu_3845_p1}}));

assign mul_ln1352_97_fu_3911_p0 = tmp_2797_i_fu_3897_p4;

assign mul_ln1352_97_fu_3911_p1 = mul_ln1352_97_fu_3911_p10;

assign mul_ln1352_97_fu_3911_p10 = tmp_2796_i_fu_3883_p4;

assign mul_ln1352_97_fu_3911_p2 = ($signed(mul_ln1352_97_fu_3911_p0) * $signed({{1'b0}, {mul_ln1352_97_fu_3911_p1}}));

assign mul_ln1352_99_fu_3977_p0 = tmp_2801_i_fu_3963_p4;

assign mul_ln1352_99_fu_3977_p1 = mul_ln1352_99_fu_3977_p10;

assign mul_ln1352_99_fu_3977_p10 = tmp_2800_i_fu_3949_p4;

assign mul_ln1352_99_fu_3977_p2 = ($signed(mul_ln1352_99_fu_3977_p0) * $signed({{1'b0}, {mul_ln1352_99_fu_3977_p1}}));

assign mul_ln1352_9_fu_1007_p0 = tmp_2621_i_fu_993_p4;

assign mul_ln1352_9_fu_1007_p1 = mul_ln1352_9_fu_1007_p10;

assign mul_ln1352_9_fu_1007_p10 = tmp_2620_i_fu_979_p4;

assign mul_ln1352_9_fu_1007_p2 = ($signed(mul_ln1352_9_fu_1007_p0) * $signed({{1'b0}, {mul_ln1352_9_fu_1007_p1}}));

assign output_r_address0 = zext_ln293_reg_6374;

assign output_r_d0 = grp_fu_668_p2;

assign scale_address0 = zext_ln293_fu_5740_p1;

assign sext_ln700_100_fu_5521_p1 = $signed(add_ln700_99_fu_5515_p2);

assign sext_ln700_101_fu_5531_p1 = $signed(add_ln700_100_fu_5525_p2);

assign sext_ln700_102_fu_5535_p1 = grp_fu_6212_p3;

assign sext_ln700_103_fu_5538_p1 = grp_fu_6221_p3;

assign sext_ln700_104_fu_5547_p1 = $signed(add_ln700_103_fu_5541_p2);

assign sext_ln700_105_fu_5551_p1 = grp_fu_6230_p3;

assign sext_ln700_106_fu_5554_p1 = grp_fu_6239_p3;

assign sext_ln700_107_fu_5563_p1 = $signed(add_ln700_106_fu_5557_p2);

assign sext_ln700_108_fu_5573_p1 = $signed(add_ln700_107_fu_5567_p2);

assign sext_ln700_109_fu_5583_p1 = $signed(add_ln700_108_fu_5577_p2);

assign sext_ln700_10_fu_4965_p1 = $signed(add_ln700_9_fu_4959_p2);

assign sext_ln700_110_fu_5587_p1 = grp_fu_6248_p3;

assign sext_ln700_111_fu_5590_p1 = grp_fu_6257_p3;

assign sext_ln700_112_fu_5599_p1 = $signed(add_ln700_111_fu_5593_p2);

assign sext_ln700_113_fu_5603_p1 = grp_fu_6266_p3;

assign sext_ln700_114_fu_5606_p1 = grp_fu_6275_p3;

assign sext_ln700_115_fu_5615_p1 = $signed(add_ln700_114_fu_5609_p2);

assign sext_ln700_116_fu_5625_p1 = $signed(add_ln700_115_fu_5619_p2);

assign sext_ln700_117_fu_5629_p1 = grp_fu_6284_p3;

assign sext_ln700_118_fu_5632_p1 = grp_fu_6293_p3;

assign sext_ln700_119_fu_5641_p1 = $signed(add_ln700_118_fu_5635_p2);

assign sext_ln700_11_fu_4969_p1 = grp_fu_5798_p3;

assign sext_ln700_120_fu_5645_p1 = grp_fu_6302_p3;

assign sext_ln700_121_fu_5648_p1 = grp_fu_6311_p3;

assign sext_ln700_122_fu_5657_p1 = $signed(add_ln700_121_fu_5651_p2);

assign sext_ln700_123_fu_5667_p1 = $signed(add_ln700_122_fu_5661_p2);

assign sext_ln700_124_fu_5677_p1 = $signed(add_ln700_123_fu_5671_p2);

assign sext_ln700_125_fu_5706_p1 = $signed(add_ln700_124_reg_6359);

assign sext_ln700_126_fu_5715_p1 = $signed(add_ln700_125_fu_5709_p2);

assign sext_ln700_127_fu_5725_p1 = $signed(add_ln700_126_fu_5719_p2);

assign sext_ln700_12_fu_4972_p1 = grp_fu_5807_p3;

assign sext_ln700_13_fu_4981_p1 = $signed(add_ln700_12_fu_4975_p2);

assign sext_ln700_14_fu_4991_p1 = $signed(add_ln700_13_fu_4985_p2);

assign sext_ln700_15_fu_5001_p1 = $signed(add_ln700_14_fu_4995_p2);

assign sext_ln700_16_fu_5005_p1 = grp_fu_5816_p3;

assign sext_ln700_17_fu_5008_p1 = grp_fu_5825_p3;

assign sext_ln700_18_fu_5017_p1 = $signed(add_ln700_17_fu_5011_p2);

assign sext_ln700_19_fu_5021_p1 = grp_fu_5834_p3;

assign sext_ln700_1_fu_4911_p1 = grp_fu_5744_p3;

assign sext_ln700_20_fu_5024_p1 = grp_fu_5843_p3;

assign sext_ln700_21_fu_5033_p1 = $signed(add_ln700_20_fu_5027_p2);

assign sext_ln700_22_fu_5043_p1 = $signed(add_ln700_21_fu_5037_p2);

assign sext_ln700_23_fu_5047_p1 = grp_fu_5852_p3;

assign sext_ln700_24_fu_5050_p1 = grp_fu_5861_p3;

assign sext_ln700_25_fu_5059_p1 = $signed(add_ln700_24_fu_5053_p2);

assign sext_ln700_26_fu_5063_p1 = grp_fu_5870_p3;

assign sext_ln700_27_fu_5066_p1 = grp_fu_5879_p3;

assign sext_ln700_28_fu_5075_p1 = $signed(add_ln700_27_fu_5069_p2);

assign sext_ln700_29_fu_5085_p1 = $signed(add_ln700_28_fu_5079_p2);

assign sext_ln700_2_fu_4914_p1 = grp_fu_5753_p3;

assign sext_ln700_30_fu_5095_p1 = $signed(add_ln700_29_fu_5089_p2);

assign sext_ln700_31_fu_5687_p1 = $signed(add_ln700_30_reg_6344);

assign sext_ln700_32_fu_5105_p1 = grp_fu_5888_p3;

assign sext_ln700_33_fu_5108_p1 = grp_fu_5897_p3;

assign sext_ln700_34_fu_5117_p1 = $signed(add_ln700_33_fu_5111_p2);

assign sext_ln700_35_fu_5121_p1 = grp_fu_5906_p3;

assign sext_ln700_36_fu_5124_p1 = grp_fu_5915_p3;

assign sext_ln700_37_fu_5133_p1 = $signed(add_ln700_36_fu_5127_p2);

assign sext_ln700_38_fu_5143_p1 = $signed(add_ln700_37_fu_5137_p2);

assign sext_ln700_39_fu_5147_p1 = grp_fu_5924_p3;

assign sext_ln700_3_fu_4923_p1 = $signed(add_ln700_2_fu_4917_p2);

assign sext_ln700_40_fu_5150_p1 = grp_fu_5933_p3;

assign sext_ln700_41_fu_5159_p1 = $signed(add_ln700_40_fu_5153_p2);

assign sext_ln700_42_fu_5163_p1 = grp_fu_5942_p3;

assign sext_ln700_43_fu_5166_p1 = grp_fu_5951_p3;

assign sext_ln700_44_fu_5175_p1 = $signed(add_ln700_43_fu_5169_p2);

assign sext_ln700_45_fu_5185_p1 = $signed(add_ln700_44_fu_5179_p2);

assign sext_ln700_46_fu_5195_p1 = $signed(add_ln700_45_fu_5189_p2);

assign sext_ln700_47_fu_5199_p1 = grp_fu_5960_p3;

assign sext_ln700_48_fu_5202_p1 = grp_fu_5969_p3;

assign sext_ln700_49_fu_5211_p1 = $signed(add_ln700_48_fu_5205_p2);

assign sext_ln700_4_fu_4927_p1 = grp_fu_5762_p3;

assign sext_ln700_50_fu_5215_p1 = grp_fu_5978_p3;

assign sext_ln700_51_fu_5218_p1 = grp_fu_5987_p3;

assign sext_ln700_52_fu_5227_p1 = $signed(add_ln700_51_fu_5221_p2);

assign sext_ln700_53_fu_5237_p1 = $signed(add_ln700_52_fu_5231_p2);

assign sext_ln700_54_fu_5241_p1 = grp_fu_5996_p3;

assign sext_ln700_55_fu_5244_p1 = grp_fu_6005_p3;

assign sext_ln700_56_fu_5253_p1 = $signed(add_ln700_55_fu_5247_p2);

assign sext_ln700_57_fu_5257_p1 = grp_fu_6014_p3;

assign sext_ln700_58_fu_5260_p1 = grp_fu_6023_p3;

assign sext_ln700_59_fu_5269_p1 = $signed(add_ln700_58_fu_5263_p2);

assign sext_ln700_5_fu_4930_p1 = grp_fu_5771_p3;

assign sext_ln700_60_fu_5279_p1 = $signed(add_ln700_59_fu_5273_p2);

assign sext_ln700_61_fu_5289_p1 = $signed(add_ln700_60_fu_5283_p2);

assign sext_ln700_62_fu_5690_p1 = $signed(add_ln700_61_reg_6349);

assign sext_ln700_63_fu_5699_p1 = $signed(add_ln700_62_fu_5693_p2);

assign sext_ln700_64_fu_5299_p1 = grp_fu_6032_p3;

assign sext_ln700_65_fu_5302_p1 = grp_fu_6041_p3;

assign sext_ln700_66_fu_5311_p1 = $signed(add_ln700_65_fu_5305_p2);

assign sext_ln700_67_fu_5315_p1 = grp_fu_6050_p3;

assign sext_ln700_68_fu_5318_p1 = grp_fu_6059_p3;

assign sext_ln700_69_fu_5327_p1 = $signed(add_ln700_68_fu_5321_p2);

assign sext_ln700_6_fu_4939_p1 = $signed(add_ln700_5_fu_4933_p2);

assign sext_ln700_70_fu_5337_p1 = $signed(add_ln700_69_fu_5331_p2);

assign sext_ln700_71_fu_5341_p1 = grp_fu_6068_p3;

assign sext_ln700_72_fu_5344_p1 = grp_fu_6077_p3;

assign sext_ln700_73_fu_5353_p1 = $signed(add_ln700_72_fu_5347_p2);

assign sext_ln700_74_fu_5357_p1 = grp_fu_6086_p3;

assign sext_ln700_75_fu_5360_p1 = grp_fu_6095_p3;

assign sext_ln700_76_fu_5369_p1 = $signed(add_ln700_75_fu_5363_p2);

assign sext_ln700_77_fu_5379_p1 = $signed(add_ln700_76_fu_5373_p2);

assign sext_ln700_78_fu_5389_p1 = $signed(add_ln700_77_fu_5383_p2);

assign sext_ln700_79_fu_5393_p1 = grp_fu_6104_p3;

assign sext_ln700_7_fu_4949_p1 = $signed(add_ln700_6_fu_4943_p2);

assign sext_ln700_80_fu_5396_p1 = grp_fu_6113_p3;

assign sext_ln700_81_fu_5405_p1 = $signed(add_ln700_80_fu_5399_p2);

assign sext_ln700_82_fu_5409_p1 = grp_fu_6122_p3;

assign sext_ln700_83_fu_5412_p1 = grp_fu_6131_p3;

assign sext_ln700_84_fu_5421_p1 = $signed(add_ln700_83_fu_5415_p2);

assign sext_ln700_85_fu_5431_p1 = $signed(add_ln700_84_fu_5425_p2);

assign sext_ln700_86_fu_5435_p1 = grp_fu_6140_p3;

assign sext_ln700_87_fu_5438_p1 = grp_fu_6149_p3;

assign sext_ln700_88_fu_5447_p1 = $signed(add_ln700_87_fu_5441_p2);

assign sext_ln700_89_fu_5451_p1 = grp_fu_6158_p3;

assign sext_ln700_8_fu_4953_p1 = grp_fu_5780_p3;

assign sext_ln700_90_fu_5454_p1 = grp_fu_6167_p3;

assign sext_ln700_91_fu_5463_p1 = $signed(add_ln700_90_fu_5457_p2);

assign sext_ln700_92_fu_5473_p1 = $signed(add_ln700_91_fu_5467_p2);

assign sext_ln700_93_fu_5483_p1 = $signed(add_ln700_92_fu_5477_p2);

assign sext_ln700_94_fu_5703_p1 = $signed(add_ln700_93_reg_6354);

assign sext_ln700_95_fu_5493_p1 = grp_fu_6176_p3;

assign sext_ln700_96_fu_5496_p1 = grp_fu_6185_p3;

assign sext_ln700_97_fu_5505_p1 = $signed(add_ln700_96_fu_5499_p2);

assign sext_ln700_98_fu_5509_p1 = grp_fu_6194_p3;

assign sext_ln700_99_fu_5512_p1 = grp_fu_6203_p3;

assign sext_ln700_9_fu_4956_p1 = grp_fu_5789_p3;

assign tmp_2604_i_fu_715_p4 = {{input_V_q0[15:8]}};

assign tmp_2605_i_fu_729_p4 = {{weight_V_q0[15:8]}};

assign tmp_2606_i_fu_753_p4 = {{input_V_q0[23:16]}};

assign tmp_2607_i_fu_767_p4 = {{weight_V_q0[23:16]}};

assign tmp_2608_i_fu_781_p4 = {{input_V_q0[31:24]}};

assign tmp_2609_i_fu_795_p4 = {{weight_V_q0[31:24]}};

assign tmp_2610_i_fu_819_p4 = {{input_V_q0[39:32]}};

assign tmp_2611_i_fu_833_p4 = {{weight_V_q0[39:32]}};

assign tmp_2612_i_fu_847_p4 = {{input_V_q0[47:40]}};

assign tmp_2613_i_fu_861_p4 = {{weight_V_q0[47:40]}};

assign tmp_2614_i_fu_885_p4 = {{input_V_q0[55:48]}};

assign tmp_2615_i_fu_899_p4 = {{weight_V_q0[55:48]}};

assign tmp_2616_i_fu_913_p4 = {{input_V_q0[63:56]}};

assign tmp_2617_i_fu_927_p4 = {{weight_V_q0[63:56]}};

assign tmp_2618_i_fu_951_p4 = {{input_V_q0[71:64]}};

assign tmp_2619_i_fu_965_p4 = {{weight_V_q0[71:64]}};

assign tmp_2620_i_fu_979_p4 = {{input_V_q0[79:72]}};

assign tmp_2621_i_fu_993_p4 = {{weight_V_q0[79:72]}};

assign tmp_2622_i_fu_1017_p4 = {{input_V_q0[87:80]}};

assign tmp_2623_i_fu_1031_p4 = {{weight_V_q0[87:80]}};

assign tmp_2624_i_fu_1045_p4 = {{input_V_q0[95:88]}};

assign tmp_2625_i_fu_1059_p4 = {{weight_V_q0[95:88]}};

assign tmp_2626_i_fu_1083_p4 = {{input_V_q0[103:96]}};

assign tmp_2627_i_fu_1097_p4 = {{weight_V_q0[103:96]}};

assign tmp_2628_i_fu_1111_p4 = {{input_V_q0[111:104]}};

assign tmp_2629_i_fu_1125_p4 = {{weight_V_q0[111:104]}};

assign tmp_2630_i_fu_1149_p4 = {{input_V_q0[119:112]}};

assign tmp_2631_i_fu_1163_p4 = {{weight_V_q0[119:112]}};

assign tmp_2632_i_fu_1177_p4 = {{input_V_q0[127:120]}};

assign tmp_2633_i_fu_1191_p4 = {{weight_V_q0[127:120]}};

assign tmp_2634_i_fu_1215_p4 = {{input_V_q0[135:128]}};

assign tmp_2635_i_fu_1229_p4 = {{weight_V_q0[135:128]}};

assign tmp_2636_i_fu_1243_p4 = {{input_V_q0[143:136]}};

assign tmp_2637_i_fu_1257_p4 = {{weight_V_q0[143:136]}};

assign tmp_2638_i_fu_1281_p4 = {{input_V_q0[151:144]}};

assign tmp_2639_i_fu_1295_p4 = {{weight_V_q0[151:144]}};

assign tmp_2640_i_fu_1309_p4 = {{input_V_q0[159:152]}};

assign tmp_2641_i_fu_1323_p4 = {{weight_V_q0[159:152]}};

assign tmp_2642_i_fu_1347_p4 = {{input_V_q0[167:160]}};

assign tmp_2643_i_fu_1361_p4 = {{weight_V_q0[167:160]}};

assign tmp_2644_i_fu_1375_p4 = {{input_V_q0[175:168]}};

assign tmp_2645_i_fu_1389_p4 = {{weight_V_q0[175:168]}};

assign tmp_2646_i_fu_1413_p4 = {{input_V_q0[183:176]}};

assign tmp_2647_i_fu_1427_p4 = {{weight_V_q0[183:176]}};

assign tmp_2648_i_fu_1441_p4 = {{input_V_q0[191:184]}};

assign tmp_2649_i_fu_1455_p4 = {{weight_V_q0[191:184]}};

assign tmp_2650_i_fu_1479_p4 = {{input_V_q0[199:192]}};

assign tmp_2651_i_fu_1493_p4 = {{weight_V_q0[199:192]}};

assign tmp_2652_i_fu_1507_p4 = {{input_V_q0[207:200]}};

assign tmp_2653_i_fu_1521_p4 = {{weight_V_q0[207:200]}};

assign tmp_2654_i_fu_1545_p4 = {{input_V_q0[215:208]}};

assign tmp_2655_i_fu_1559_p4 = {{weight_V_q0[215:208]}};

assign tmp_2656_i_fu_1573_p4 = {{input_V_q0[223:216]}};

assign tmp_2657_i_fu_1587_p4 = {{weight_V_q0[223:216]}};

assign tmp_2658_i_fu_1611_p4 = {{input_V_q0[231:224]}};

assign tmp_2659_i_fu_1625_p4 = {{weight_V_q0[231:224]}};

assign tmp_2660_i_fu_1639_p4 = {{input_V_q0[239:232]}};

assign tmp_2661_i_fu_1653_p4 = {{weight_V_q0[239:232]}};

assign tmp_2662_i_fu_1677_p4 = {{input_V_q0[247:240]}};

assign tmp_2663_i_fu_1691_p4 = {{weight_V_q0[247:240]}};

assign tmp_2664_i_fu_1705_p4 = {{input_V_q0[255:248]}};

assign tmp_2665_i_fu_1719_p4 = {{weight_V_q0[255:248]}};

assign tmp_2666_i_fu_1743_p4 = {{input_V_q0[263:256]}};

assign tmp_2667_i_fu_1757_p4 = {{weight_V_q0[263:256]}};

assign tmp_2668_i_fu_1771_p4 = {{input_V_q0[271:264]}};

assign tmp_2669_i_fu_1785_p4 = {{weight_V_q0[271:264]}};

assign tmp_2670_i_fu_1809_p4 = {{input_V_q0[279:272]}};

assign tmp_2671_i_fu_1823_p4 = {{weight_V_q0[279:272]}};

assign tmp_2672_i_fu_1837_p4 = {{input_V_q0[287:280]}};

assign tmp_2673_i_fu_1851_p4 = {{weight_V_q0[287:280]}};

assign tmp_2674_i_fu_1875_p4 = {{input_V_q0[295:288]}};

assign tmp_2675_i_fu_1889_p4 = {{weight_V_q0[295:288]}};

assign tmp_2676_i_fu_1903_p4 = {{input_V_q0[303:296]}};

assign tmp_2677_i_fu_1917_p4 = {{weight_V_q0[303:296]}};

assign tmp_2678_i_fu_1941_p4 = {{input_V_q0[311:304]}};

assign tmp_2679_i_fu_1955_p4 = {{weight_V_q0[311:304]}};

assign tmp_2680_i_fu_1969_p4 = {{input_V_q0[319:312]}};

assign tmp_2681_i_fu_1983_p4 = {{weight_V_q0[319:312]}};

assign tmp_2682_i_fu_2007_p4 = {{input_V_q0[327:320]}};

assign tmp_2683_i_fu_2021_p4 = {{weight_V_q0[327:320]}};

assign tmp_2684_i_fu_2035_p4 = {{input_V_q0[335:328]}};

assign tmp_2685_i_fu_2049_p4 = {{weight_V_q0[335:328]}};

assign tmp_2686_i_fu_2073_p4 = {{input_V_q0[343:336]}};

assign tmp_2687_i_fu_2087_p4 = {{weight_V_q0[343:336]}};

assign tmp_2688_i_fu_2101_p4 = {{input_V_q0[351:344]}};

assign tmp_2689_i_fu_2115_p4 = {{weight_V_q0[351:344]}};

assign tmp_2690_i_fu_2139_p4 = {{input_V_q0[359:352]}};

assign tmp_2691_i_fu_2153_p4 = {{weight_V_q0[359:352]}};

assign tmp_2692_i_fu_2167_p4 = {{input_V_q0[367:360]}};

assign tmp_2693_i_fu_2181_p4 = {{weight_V_q0[367:360]}};

assign tmp_2694_i_fu_2205_p4 = {{input_V_q0[375:368]}};

assign tmp_2695_i_fu_2219_p4 = {{weight_V_q0[375:368]}};

assign tmp_2696_i_fu_2233_p4 = {{input_V_q0[383:376]}};

assign tmp_2697_i_fu_2247_p4 = {{weight_V_q0[383:376]}};

assign tmp_2698_i_fu_2271_p4 = {{input_V_q0[391:384]}};

assign tmp_2699_i_fu_2285_p4 = {{weight_V_q0[391:384]}};

assign tmp_2700_i_fu_2299_p4 = {{input_V_q0[399:392]}};

assign tmp_2701_i_fu_2313_p4 = {{weight_V_q0[399:392]}};

assign tmp_2702_i_fu_2337_p4 = {{input_V_q0[407:400]}};

assign tmp_2703_i_fu_2351_p4 = {{weight_V_q0[407:400]}};

assign tmp_2704_i_fu_2365_p4 = {{input_V_q0[415:408]}};

assign tmp_2705_i_fu_2379_p4 = {{weight_V_q0[415:408]}};

assign tmp_2706_i_fu_2403_p4 = {{input_V_q0[423:416]}};

assign tmp_2707_i_fu_2417_p4 = {{weight_V_q0[423:416]}};

assign tmp_2708_i_fu_2431_p4 = {{input_V_q0[431:424]}};

assign tmp_2709_i_fu_2445_p4 = {{weight_V_q0[431:424]}};

assign tmp_2710_i_fu_2469_p4 = {{input_V_q0[439:432]}};

assign tmp_2711_i_fu_2483_p4 = {{weight_V_q0[439:432]}};

assign tmp_2712_i_fu_2497_p4 = {{input_V_q0[447:440]}};

assign tmp_2713_i_fu_2511_p4 = {{weight_V_q0[447:440]}};

assign tmp_2714_i_fu_2535_p4 = {{input_V_q0[455:448]}};

assign tmp_2715_i_fu_2549_p4 = {{weight_V_q0[455:448]}};

assign tmp_2716_i_fu_2563_p4 = {{input_V_q0[463:456]}};

assign tmp_2717_i_fu_2577_p4 = {{weight_V_q0[463:456]}};

assign tmp_2718_i_fu_2601_p4 = {{input_V_q0[471:464]}};

assign tmp_2719_i_fu_2615_p4 = {{weight_V_q0[471:464]}};

assign tmp_2720_i_fu_2629_p4 = {{input_V_q0[479:472]}};

assign tmp_2721_i_fu_2643_p4 = {{weight_V_q0[479:472]}};

assign tmp_2722_i_fu_2667_p4 = {{input_V_q0[487:480]}};

assign tmp_2723_i_fu_2681_p4 = {{weight_V_q0[487:480]}};

assign tmp_2724_i_fu_2695_p4 = {{input_V_q0[495:488]}};

assign tmp_2725_i_fu_2709_p4 = {{weight_V_q0[495:488]}};

assign tmp_2726_i_fu_2733_p4 = {{input_V_q0[503:496]}};

assign tmp_2727_i_fu_2747_p4 = {{weight_V_q0[503:496]}};

assign tmp_2728_i_fu_2761_p4 = {{input_V_q0[511:504]}};

assign tmp_2729_i_fu_2775_p4 = {{weight_V_q0[511:504]}};

assign tmp_2730_i_fu_2799_p4 = {{input_V_q0[519:512]}};

assign tmp_2731_i_fu_2813_p4 = {{weight_V_q0[519:512]}};

assign tmp_2732_i_fu_2827_p4 = {{input_V_q0[527:520]}};

assign tmp_2733_i_fu_2841_p4 = {{weight_V_q0[527:520]}};

assign tmp_2734_i_fu_2865_p4 = {{input_V_q0[535:528]}};

assign tmp_2735_i_fu_2879_p4 = {{weight_V_q0[535:528]}};

assign tmp_2736_i_fu_2893_p4 = {{input_V_q0[543:536]}};

assign tmp_2737_i_fu_2907_p4 = {{weight_V_q0[543:536]}};

assign tmp_2738_i_fu_2931_p4 = {{input_V_q0[551:544]}};

assign tmp_2739_i_fu_2945_p4 = {{weight_V_q0[551:544]}};

assign tmp_2740_i_fu_2959_p4 = {{input_V_q0[559:552]}};

assign tmp_2741_i_fu_2973_p4 = {{weight_V_q0[559:552]}};

assign tmp_2742_i_fu_2997_p4 = {{input_V_q0[567:560]}};

assign tmp_2743_i_fu_3011_p4 = {{weight_V_q0[567:560]}};

assign tmp_2744_i_fu_3025_p4 = {{input_V_q0[575:568]}};

assign tmp_2745_i_fu_3039_p4 = {{weight_V_q0[575:568]}};

assign tmp_2746_i_fu_3063_p4 = {{input_V_q0[583:576]}};

assign tmp_2747_i_fu_3077_p4 = {{weight_V_q0[583:576]}};

assign tmp_2748_i_fu_3091_p4 = {{input_V_q0[591:584]}};

assign tmp_2749_i_fu_3105_p4 = {{weight_V_q0[591:584]}};

assign tmp_2750_i_fu_3129_p4 = {{input_V_q0[599:592]}};

assign tmp_2751_i_fu_3143_p4 = {{weight_V_q0[599:592]}};

assign tmp_2752_i_fu_3157_p4 = {{input_V_q0[607:600]}};

assign tmp_2753_i_fu_3171_p4 = {{weight_V_q0[607:600]}};

assign tmp_2754_i_fu_3195_p4 = {{input_V_q0[615:608]}};

assign tmp_2755_i_fu_3209_p4 = {{weight_V_q0[615:608]}};

assign tmp_2756_i_fu_3223_p4 = {{input_V_q0[623:616]}};

assign tmp_2757_i_fu_3237_p4 = {{weight_V_q0[623:616]}};

assign tmp_2758_i_fu_3261_p4 = {{input_V_q0[631:624]}};

assign tmp_2759_i_fu_3275_p4 = {{weight_V_q0[631:624]}};

assign tmp_2760_i_fu_3289_p4 = {{input_V_q0[639:632]}};

assign tmp_2761_i_fu_3303_p4 = {{weight_V_q0[639:632]}};

assign tmp_2762_i_fu_3327_p4 = {{input_V_q0[647:640]}};

assign tmp_2763_i_fu_3341_p4 = {{weight_V_q0[647:640]}};

assign tmp_2764_i_fu_3355_p4 = {{input_V_q0[655:648]}};

assign tmp_2765_i_fu_3369_p4 = {{weight_V_q0[655:648]}};

assign tmp_2766_i_fu_3393_p4 = {{input_V_q0[663:656]}};

assign tmp_2767_i_fu_3407_p4 = {{weight_V_q0[663:656]}};

assign tmp_2768_i_fu_3421_p4 = {{input_V_q0[671:664]}};

assign tmp_2769_i_fu_3435_p4 = {{weight_V_q0[671:664]}};

assign tmp_2770_i_fu_3459_p4 = {{input_V_q0[679:672]}};

assign tmp_2771_i_fu_3473_p4 = {{weight_V_q0[679:672]}};

assign tmp_2772_i_fu_3487_p4 = {{input_V_q0[687:680]}};

assign tmp_2773_i_fu_3501_p4 = {{weight_V_q0[687:680]}};

assign tmp_2774_i_fu_3525_p4 = {{input_V_q0[695:688]}};

assign tmp_2775_i_fu_3539_p4 = {{weight_V_q0[695:688]}};

assign tmp_2776_i_fu_3553_p4 = {{input_V_q0[703:696]}};

assign tmp_2777_i_fu_3567_p4 = {{weight_V_q0[703:696]}};

assign tmp_2778_i_fu_3591_p4 = {{input_V_q0[711:704]}};

assign tmp_2779_i_fu_3605_p4 = {{weight_V_q0[711:704]}};

assign tmp_2780_i_fu_3619_p4 = {{input_V_q0[719:712]}};

assign tmp_2781_i_fu_3633_p4 = {{weight_V_q0[719:712]}};

assign tmp_2782_i_fu_3657_p4 = {{input_V_q0[727:720]}};

assign tmp_2783_i_fu_3671_p4 = {{weight_V_q0[727:720]}};

assign tmp_2784_i_fu_3685_p4 = {{input_V_q0[735:728]}};

assign tmp_2785_i_fu_3699_p4 = {{weight_V_q0[735:728]}};

assign tmp_2786_i_fu_3723_p4 = {{input_V_q0[743:736]}};

assign tmp_2787_i_fu_3737_p4 = {{weight_V_q0[743:736]}};

assign tmp_2788_i_fu_3751_p4 = {{input_V_q0[751:744]}};

assign tmp_2789_i_fu_3765_p4 = {{weight_V_q0[751:744]}};

assign tmp_2790_i_fu_3789_p4 = {{input_V_q0[759:752]}};

assign tmp_2791_i_fu_3803_p4 = {{weight_V_q0[759:752]}};

assign tmp_2792_i_fu_3817_p4 = {{input_V_q0[767:760]}};

assign tmp_2793_i_fu_3831_p4 = {{weight_V_q0[767:760]}};

assign tmp_2794_i_fu_3855_p4 = {{input_V_q0[775:768]}};

assign tmp_2795_i_fu_3869_p4 = {{weight_V_q0[775:768]}};

assign tmp_2796_i_fu_3883_p4 = {{input_V_q0[783:776]}};

assign tmp_2797_i_fu_3897_p4 = {{weight_V_q0[783:776]}};

assign tmp_2798_i_fu_3921_p4 = {{input_V_q0[791:784]}};

assign tmp_2799_i_fu_3935_p4 = {{weight_V_q0[791:784]}};

assign tmp_2800_i_fu_3949_p4 = {{input_V_q0[799:792]}};

assign tmp_2801_i_fu_3963_p4 = {{weight_V_q0[799:792]}};

assign tmp_2802_i_fu_3987_p4 = {{input_V_q0[807:800]}};

assign tmp_2803_i_fu_4001_p4 = {{weight_V_q0[807:800]}};

assign tmp_2804_i_fu_4015_p4 = {{input_V_q0[815:808]}};

assign tmp_2805_i_fu_4029_p4 = {{weight_V_q0[815:808]}};

assign tmp_2806_i_fu_4053_p4 = {{input_V_q0[823:816]}};

assign tmp_2807_i_fu_4067_p4 = {{weight_V_q0[823:816]}};

assign tmp_2808_i_fu_4081_p4 = {{input_V_q0[831:824]}};

assign tmp_2809_i_fu_4095_p4 = {{weight_V_q0[831:824]}};

assign tmp_2810_i_fu_4119_p4 = {{input_V_q0[839:832]}};

assign tmp_2811_i_fu_4133_p4 = {{weight_V_q0[839:832]}};

assign tmp_2812_i_fu_4147_p4 = {{input_V_q0[847:840]}};

assign tmp_2813_i_fu_4161_p4 = {{weight_V_q0[847:840]}};

assign tmp_2814_i_fu_4185_p4 = {{input_V_q0[855:848]}};

assign tmp_2815_i_fu_4199_p4 = {{weight_V_q0[855:848]}};

assign tmp_2816_i_fu_4213_p4 = {{input_V_q0[863:856]}};

assign tmp_2817_i_fu_4227_p4 = {{weight_V_q0[863:856]}};

assign tmp_2818_i_fu_4251_p4 = {{input_V_q0[871:864]}};

assign tmp_2819_i_fu_4265_p4 = {{weight_V_q0[871:864]}};

assign tmp_2820_i_fu_4279_p4 = {{input_V_q0[879:872]}};

assign tmp_2821_i_fu_4293_p4 = {{weight_V_q0[879:872]}};

assign tmp_2822_i_fu_4317_p4 = {{input_V_q0[887:880]}};

assign tmp_2823_i_fu_4331_p4 = {{weight_V_q0[887:880]}};

assign tmp_2824_i_fu_4345_p4 = {{input_V_q0[895:888]}};

assign tmp_2825_i_fu_4359_p4 = {{weight_V_q0[895:888]}};

assign tmp_2826_i_fu_4383_p4 = {{input_V_q0[903:896]}};

assign tmp_2827_i_fu_4397_p4 = {{weight_V_q0[903:896]}};

assign tmp_2828_i_fu_4411_p4 = {{input_V_q0[911:904]}};

assign tmp_2829_i_fu_4425_p4 = {{weight_V_q0[911:904]}};

assign tmp_2830_i_fu_4449_p4 = {{input_V_q0[919:912]}};

assign tmp_2831_i_fu_4463_p4 = {{weight_V_q0[919:912]}};

assign tmp_2832_i_fu_4477_p4 = {{input_V_q0[927:920]}};

assign tmp_2833_i_fu_4491_p4 = {{weight_V_q0[927:920]}};

assign tmp_2834_i_fu_4515_p4 = {{input_V_q0[935:928]}};

assign tmp_2835_i_fu_4529_p4 = {{weight_V_q0[935:928]}};

assign tmp_2836_i_fu_4543_p4 = {{input_V_q0[943:936]}};

assign tmp_2837_i_fu_4557_p4 = {{weight_V_q0[943:936]}};

assign tmp_2838_i_fu_4581_p4 = {{input_V_q0[951:944]}};

assign tmp_2839_i_fu_4595_p4 = {{weight_V_q0[951:944]}};

assign tmp_2840_i_fu_4609_p4 = {{input_V_q0[959:952]}};

assign tmp_2841_i_fu_4623_p4 = {{weight_V_q0[959:952]}};

assign tmp_2842_i_fu_4647_p4 = {{input_V_q0[967:960]}};

assign tmp_2843_i_fu_4661_p4 = {{weight_V_q0[967:960]}};

assign tmp_2844_i_fu_4675_p4 = {{input_V_q0[975:968]}};

assign tmp_2845_i_fu_4689_p4 = {{weight_V_q0[975:968]}};

assign tmp_2846_i_fu_4713_p4 = {{input_V_q0[983:976]}};

assign tmp_2847_i_fu_4727_p4 = {{weight_V_q0[983:976]}};

assign tmp_2848_i_fu_4741_p4 = {{input_V_q0[991:984]}};

assign tmp_2849_i_fu_4755_p4 = {{weight_V_q0[991:984]}};

assign tmp_2850_i_fu_4779_p4 = {{input_V_q0[999:992]}};

assign tmp_2851_i_fu_4793_p4 = {{weight_V_q0[999:992]}};

assign tmp_2852_i_fu_4807_p4 = {{input_V_q0[1007:1000]}};

assign tmp_2853_i_fu_4821_p4 = {{weight_V_q0[1007:1000]}};

assign tmp_2854_i_fu_4845_p4 = {{input_V_q0[1015:1008]}};

assign tmp_2855_i_fu_4859_p4 = {{weight_V_q0[1015:1008]}};

assign tmp_2856_i_fu_4873_p4 = {{input_V_q0[1023:1016]}};

assign tmp_2857_i_fu_4887_p4 = {{weight_V_q0[1023:1016]}};

assign trunc_ln215_1_fu_707_p1 = weight_V_q0[7:0];

assign trunc_ln215_fu_699_p1 = input_V_q0[7:0];

assign weight_V_address0 = zext_ln215_fu_693_p1;

assign zext_ln215_fu_693_p1 = ich_0_i_reg_657;

assign zext_ln293_fu_5740_p1 = och_read_reg_6320;

always @ (posedge ap_clk) begin
    zext_ln293_reg_6374[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //fc_compute_1
