
BLUEPILL ORIGINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1bc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  0800b2d0  0800b2d0  0000c2d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7ac  0800b7ac  0000d1f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b7ac  0800b7ac  0000c7ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b7b4  0800b7b4  0000d1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7b4  0800b7b4  0000c7b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b7b8  0800b7b8  0000c7b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  0800b7bc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000388  200001f0  0800b9ac  0000d1f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000578  0800b9ac  0000d578  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014111  00000000  00000000  0000d219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003494  00000000  00000000  0002132a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e0  00000000  00000000  000247c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eb7  00000000  00000000  00025aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b431  00000000  00000000  00026957  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018f83  00000000  00000000  00041d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000947df  00000000  00000000  0005ad0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ef4ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062f8  00000000  00000000  000ef530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000f5828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b2b4 	.word	0x0800b2b4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	0800b2b4 	.word	0x0800b2b4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000be4:	4b20      	ldr	r3, [pc, #128]	@ (8000c68 <MX_ADC1_Init+0x94>)
 8000be6:	4a21      	ldr	r2, [pc, #132]	@ (8000c6c <MX_ADC1_Init+0x98>)
 8000be8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bea:	4b1f      	ldr	r3, [pc, #124]	@ (8000c68 <MX_ADC1_Init+0x94>)
 8000bec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000bf0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000bf2:	4b1d      	ldr	r3, [pc, #116]	@ (8000c68 <MX_ADC1_Init+0x94>)
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c68 <MX_ADC1_Init+0x94>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8000c68 <MX_ADC1_Init+0x94>)
 8000c00:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000c04:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c06:	4b18      	ldr	r3, [pc, #96]	@ (8000c68 <MX_ADC1_Init+0x94>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000c0c:	4b16      	ldr	r3, [pc, #88]	@ (8000c68 <MX_ADC1_Init+0x94>)
 8000c0e:	2202      	movs	r2, #2
 8000c10:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c12:	4815      	ldr	r0, [pc, #84]	@ (8000c68 <MX_ADC1_Init+0x94>)
 8000c14:	f001 fa3e 	bl	8002094 <HAL_ADC_Init>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000c1e:	f000 fe53 	bl	80018c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000c22:	2300      	movs	r3, #0
 8000c24:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c26:	2301      	movs	r3, #1
 8000c28:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000c2a:	2307      	movs	r3, #7
 8000c2c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2e:	1d3b      	adds	r3, r7, #4
 8000c30:	4619      	mov	r1, r3
 8000c32:	480d      	ldr	r0, [pc, #52]	@ (8000c68 <MX_ADC1_Init+0x94>)
 8000c34:	f001 fcbe 	bl	80025b4 <HAL_ADC_ConfigChannel>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000c3e:	f000 fe43 	bl	80018c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c42:	2301      	movs	r3, #1
 8000c44:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c46:	2302      	movs	r3, #2
 8000c48:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c4a:	1d3b      	adds	r3, r7, #4
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	4806      	ldr	r0, [pc, #24]	@ (8000c68 <MX_ADC1_Init+0x94>)
 8000c50:	f001 fcb0 	bl	80025b4 <HAL_ADC_ConfigChannel>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000c5a:	f000 fe35 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c5e:	bf00      	nop
 8000c60:	3710      	adds	r7, #16
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	2000020c 	.word	0x2000020c
 8000c6c:	40012400 	.word	0x40012400

08000c70 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b088      	sub	sp, #32
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c78:	f107 0310 	add.w	r3, r7, #16
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a2c      	ldr	r2, [pc, #176]	@ (8000d3c <HAL_ADC_MspInit+0xcc>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d151      	bne.n	8000d34 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c90:	4b2b      	ldr	r3, [pc, #172]	@ (8000d40 <HAL_ADC_MspInit+0xd0>)
 8000c92:	699b      	ldr	r3, [r3, #24]
 8000c94:	4a2a      	ldr	r2, [pc, #168]	@ (8000d40 <HAL_ADC_MspInit+0xd0>)
 8000c96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c9a:	6193      	str	r3, [r2, #24]
 8000c9c:	4b28      	ldr	r3, [pc, #160]	@ (8000d40 <HAL_ADC_MspInit+0xd0>)
 8000c9e:	699b      	ldr	r3, [r3, #24]
 8000ca0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ca4:	60fb      	str	r3, [r7, #12]
 8000ca6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca8:	4b25      	ldr	r3, [pc, #148]	@ (8000d40 <HAL_ADC_MspInit+0xd0>)
 8000caa:	699b      	ldr	r3, [r3, #24]
 8000cac:	4a24      	ldr	r2, [pc, #144]	@ (8000d40 <HAL_ADC_MspInit+0xd0>)
 8000cae:	f043 0304 	orr.w	r3, r3, #4
 8000cb2:	6193      	str	r3, [r2, #24]
 8000cb4:	4b22      	ldr	r3, [pc, #136]	@ (8000d40 <HAL_ADC_MspInit+0xd0>)
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	f003 0304 	and.w	r3, r3, #4
 8000cbc:	60bb      	str	r3, [r7, #8]
 8000cbe:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = VCellMas_Pin|VCellMenos_Pin;
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cc4:	2303      	movs	r3, #3
 8000cc6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc8:	f107 0310 	add.w	r3, r7, #16
 8000ccc:	4619      	mov	r1, r3
 8000cce:	481d      	ldr	r0, [pc, #116]	@ (8000d44 <HAL_ADC_MspInit+0xd4>)
 8000cd0:	f002 f96e 	bl	8002fb0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000cd4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d48 <HAL_ADC_MspInit+0xd8>)
 8000cd6:	4a1d      	ldr	r2, [pc, #116]	@ (8000d4c <HAL_ADC_MspInit+0xdc>)
 8000cd8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cda:	4b1b      	ldr	r3, [pc, #108]	@ (8000d48 <HAL_ADC_MspInit+0xd8>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ce0:	4b19      	ldr	r3, [pc, #100]	@ (8000d48 <HAL_ADC_MspInit+0xd8>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ce6:	4b18      	ldr	r3, [pc, #96]	@ (8000d48 <HAL_ADC_MspInit+0xd8>)
 8000ce8:	2280      	movs	r2, #128	@ 0x80
 8000cea:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000cec:	4b16      	ldr	r3, [pc, #88]	@ (8000d48 <HAL_ADC_MspInit+0xd8>)
 8000cee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000cf2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cf4:	4b14      	ldr	r3, [pc, #80]	@ (8000d48 <HAL_ADC_MspInit+0xd8>)
 8000cf6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000cfa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000cfc:	4b12      	ldr	r3, [pc, #72]	@ (8000d48 <HAL_ADC_MspInit+0xd8>)
 8000cfe:	2220      	movs	r2, #32
 8000d00:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000d02:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <HAL_ADC_MspInit+0xd8>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d08:	480f      	ldr	r0, [pc, #60]	@ (8000d48 <HAL_ADC_MspInit+0xd8>)
 8000d0a:	f001 ff63 	bl	8002bd4 <HAL_DMA_Init>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000d14:	f000 fdd8 	bl	80018c8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	4a0b      	ldr	r2, [pc, #44]	@ (8000d48 <HAL_ADC_MspInit+0xd8>)
 8000d1c:	621a      	str	r2, [r3, #32]
 8000d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d48 <HAL_ADC_MspInit+0xd8>)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8000d24:	2200      	movs	r2, #0
 8000d26:	2101      	movs	r1, #1
 8000d28:	2012      	movs	r0, #18
 8000d2a:	f001 ff1c 	bl	8002b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000d2e:	2012      	movs	r0, #18
 8000d30:	f001 ff35 	bl	8002b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000d34:	bf00      	nop
 8000d36:	3720      	adds	r7, #32
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40012400 	.word	0x40012400
 8000d40:	40021000 	.word	0x40021000
 8000d44:	40010800 	.word	0x40010800
 8000d48:	2000023c 	.word	0x2000023c
 8000d4c:	40020008 	.word	0x40020008

08000d50 <BQ29330_ReadFunctionControl>:



// Lee el valor actual del registro FUNCTION_CONTROL (0x03) del BQ29330
HAL_StatusTypeDef BQ29330_ReadFunctionControl(BQ29330_Registers reg, uint8_t *valor_leido)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b086      	sub	sp, #24
 8000d54:	af02      	add	r7, sp, #8
 8000d56:	4603      	mov	r3, r0
 8000d58:	6039      	str	r1, [r7, #0]
 8000d5a:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer[1];
    buffer[0] = reg; 		// Dirección del registro
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	733b      	strb	r3, [r7, #12]
    // Paso 1: Enviar la dirección del registro que queremos leer (0x03)
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c1, BMS_I2C_ADDRESS, buffer, 1, HAL_MAX_DELAY);
 8000d60:	f107 020c 	add.w	r2, r7, #12
 8000d64:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d68:	9300      	str	r3, [sp, #0]
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	2140      	movs	r1, #64	@ 0x40
 8000d6e:	480c      	ldr	r0, [pc, #48]	@ (8000da0 <BQ29330_ReadFunctionControl+0x50>)
 8000d70:	f002 fc18 	bl	80035a4 <HAL_I2C_Master_Transmit>
 8000d74:	4603      	mov	r3, r0
 8000d76:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;  // Si falla al enviar la dirección del registro, retornamos el error
 8000d78:	7bfb      	ldrb	r3, [r7, #15]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <BQ29330_ReadFunctionControl+0x32>
 8000d7e:	7bfb      	ldrb	r3, [r7, #15]
 8000d80:	e009      	b.n	8000d96 <BQ29330_ReadFunctionControl+0x46>
    // Paso 2: Leer un byte desde el dispositivo (valor del registro FUNCTION_CONTROL)
    return HAL_I2C_Master_Receive(&hi2c1, BMS_I2C_ADDRESS, valor_leido, 1, HAL_MAX_DELAY);  // Devolver el estado de la operación y el valor leído en *valor_leido
 8000d82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d86:	9300      	str	r3, [sp, #0]
 8000d88:	2301      	movs	r3, #1
 8000d8a:	683a      	ldr	r2, [r7, #0]
 8000d8c:	2140      	movs	r1, #64	@ 0x40
 8000d8e:	4804      	ldr	r0, [pc, #16]	@ (8000da0 <BQ29330_ReadFunctionControl+0x50>)
 8000d90:	f002 fd06 	bl	80037a0 <HAL_I2C_Master_Receive>
 8000d94:	4603      	mov	r3, r0
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3710      	adds	r7, #16
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	20000280 	.word	0x20000280

08000da4 <BQ29330_WriteRegister>:



// Función para escribir en un registro del BQ29330
HAL_StatusTypeDef BQ29330_WriteRegister(BQ29330_Registers reg, uint8_t data)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b086      	sub	sp, #24
 8000da8:	af02      	add	r7, sp, #8
 8000daa:	4603      	mov	r3, r0
 8000dac:	460a      	mov	r2, r1
 8000dae:	71fb      	strb	r3, [r7, #7]
 8000db0:	4613      	mov	r3, r2
 8000db2:	71bb      	strb	r3, [r7, #6]
    uint8_t buffer[2];
    buffer[0] = reg; 		// Dirección del registro
 8000db4:	79fb      	ldrb	r3, [r7, #7]
 8000db6:	733b      	strb	r3, [r7, #12]
    buffer[1] = data;        // Dato a escribir
 8000db8:	79bb      	ldrb	r3, [r7, #6]
 8000dba:	737b      	strb	r3, [r7, #13]
    return HAL_I2C_Master_Transmit(&hi2c1, BMS_I2C_ADDRESS, buffer, 2, HAL_MAX_DELAY);
 8000dbc:	f107 020c 	add.w	r2, r7, #12
 8000dc0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dc4:	9300      	str	r3, [sp, #0]
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	2140      	movs	r1, #64	@ 0x40
 8000dca:	4804      	ldr	r0, [pc, #16]	@ (8000ddc <BQ29330_WriteRegister+0x38>)
 8000dcc:	f002 fbea 	bl	80035a4 <HAL_I2C_Master_Transmit>
 8000dd0:	4603      	mov	r3, r0
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3710      	adds	r7, #16
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20000280 	.word	0x20000280

08000de0 <BQ29330_config>:

void BQ29330_config(){
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
	BQ29330_WriteRegister(BQ29330_OUTPUT_CONTROL, 0x0E); 	//CHG =1 DCH =1 LTCLR=1
 8000de4:	210e      	movs	r1, #14
 8000de6:	2001      	movs	r0, #1
 8000de8:	f7ff ffdc 	bl	8000da4 <BQ29330_WriteRegister>
	BQ29330_WriteRegister(BQ29330_STATE_CONTROL, 4);   		// WDDIS = 1, all else = 0
 8000dec:	2104      	movs	r1, #4
 8000dee:	2002      	movs	r0, #2
 8000df0:	f7ff ffd8 	bl	8000da4 <BQ29330_WriteRegister>
	BQ29330_WriteRegister(BQ29330_FUNCTION_CONTROL, 0x05); 	// BAT = 1 y vmem 1
 8000df4:	2105      	movs	r1, #5
 8000df6:	2003      	movs	r0, #3
 8000df8:	f7ff ffd4 	bl	8000da4 <BQ29330_WriteRegister>
	BQ29330_WriteRegister(BQ29330_CELL, 0x01); 			   	// midiendo cell 1
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	2004      	movs	r0, #4
 8000e00:	f7ff ffd0 	bl	8000da4 <BQ29330_WriteRegister>
    BQ29330_WriteRegister(BQ29330_OLV, 0x1F);              	// 50 mV 0x00
 8000e04:	211f      	movs	r1, #31
 8000e06:	2005      	movs	r0, #5
 8000e08:	f7ff ffcc 	bl	8000da4 <BQ29330_WriteRegister>
    BQ29330_WriteRegister(BQ29330_OLD, 0x0F);              	// 31 ms
 8000e0c:	210f      	movs	r1, #15
 8000e0e:	2006      	movs	r0, #6
 8000e10:	f7ff ffc8 	bl	8000da4 <BQ29330_WriteRegister>
    BQ29330_WriteRegister(BQ29330_SCC, 0xFF);              	// 475 mV y 915 μs
 8000e14:	21ff      	movs	r1, #255	@ 0xff
 8000e16:	2007      	movs	r0, #7
 8000e18:	f7ff ffc4 	bl	8000da4 <BQ29330_WriteRegister>
    BQ29330_WriteRegister(BQ29330_SCD, 0xFF);              	// idem for discharge
 8000e1c:	21ff      	movs	r1, #255	@ 0xff
 8000e1e:	2008      	movs	r0, #8
 8000e20:	f7ff ffc0 	bl	8000da4 <BQ29330_WriteRegister>

}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e60 <MX_DMA_Init+0x38>)
 8000e30:	695b      	ldr	r3, [r3, #20]
 8000e32:	4a0b      	ldr	r2, [pc, #44]	@ (8000e60 <MX_DMA_Init+0x38>)
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	6153      	str	r3, [r2, #20]
 8000e3a:	4b09      	ldr	r3, [pc, #36]	@ (8000e60 <MX_DMA_Init+0x38>)
 8000e3c:	695b      	ldr	r3, [r3, #20]
 8000e3e:	f003 0301 	and.w	r3, r3, #1
 8000e42:	607b      	str	r3, [r7, #4]
 8000e44:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2101      	movs	r1, #1
 8000e4a:	200b      	movs	r0, #11
 8000e4c:	f001 fe8b 	bl	8002b66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e50:	200b      	movs	r0, #11
 8000e52:	f001 fea4 	bl	8002b9e <HAL_NVIC_EnableIRQ>

}
 8000e56:	bf00      	nop
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40021000 	.word	0x40021000

08000e64 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b088      	sub	sp, #32
 8000e68:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6a:	f107 0310 	add.w	r3, r7, #16
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
 8000e72:	605a      	str	r2, [r3, #4]
 8000e74:	609a      	str	r2, [r3, #8]
 8000e76:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e78:	4b24      	ldr	r3, [pc, #144]	@ (8000f0c <MX_GPIO_Init+0xa8>)
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	4a23      	ldr	r2, [pc, #140]	@ (8000f0c <MX_GPIO_Init+0xa8>)
 8000e7e:	f043 0310 	orr.w	r3, r3, #16
 8000e82:	6193      	str	r3, [r2, #24]
 8000e84:	4b21      	ldr	r3, [pc, #132]	@ (8000f0c <MX_GPIO_Init+0xa8>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	f003 0310 	and.w	r3, r3, #16
 8000e8c:	60fb      	str	r3, [r7, #12]
 8000e8e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e90:	4b1e      	ldr	r3, [pc, #120]	@ (8000f0c <MX_GPIO_Init+0xa8>)
 8000e92:	699b      	ldr	r3, [r3, #24]
 8000e94:	4a1d      	ldr	r2, [pc, #116]	@ (8000f0c <MX_GPIO_Init+0xa8>)
 8000e96:	f043 0320 	orr.w	r3, r3, #32
 8000e9a:	6193      	str	r3, [r2, #24]
 8000e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f0c <MX_GPIO_Init+0xa8>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	f003 0320 	and.w	r3, r3, #32
 8000ea4:	60bb      	str	r3, [r7, #8]
 8000ea6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea8:	4b18      	ldr	r3, [pc, #96]	@ (8000f0c <MX_GPIO_Init+0xa8>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	4a17      	ldr	r2, [pc, #92]	@ (8000f0c <MX_GPIO_Init+0xa8>)
 8000eae:	f043 0304 	orr.w	r3, r3, #4
 8000eb2:	6193      	str	r3, [r2, #24]
 8000eb4:	4b15      	ldr	r3, [pc, #84]	@ (8000f0c <MX_GPIO_Init+0xa8>)
 8000eb6:	699b      	ldr	r3, [r3, #24]
 8000eb8:	f003 0304 	and.w	r3, r3, #4
 8000ebc:	607b      	str	r3, [r7, #4]
 8000ebe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec0:	4b12      	ldr	r3, [pc, #72]	@ (8000f0c <MX_GPIO_Init+0xa8>)
 8000ec2:	699b      	ldr	r3, [r3, #24]
 8000ec4:	4a11      	ldr	r2, [pc, #68]	@ (8000f0c <MX_GPIO_Init+0xa8>)
 8000ec6:	f043 0308 	orr.w	r3, r3, #8
 8000eca:	6193      	str	r3, [r2, #24]
 8000ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8000f0c <MX_GPIO_Init+0xa8>)
 8000ece:	699b      	ldr	r3, [r3, #24]
 8000ed0:	f003 0308 	and.w	r3, r3, #8
 8000ed4:	603b      	str	r3, [r7, #0]
 8000ed6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(activador_GPIO_Port, activador_Pin, GPIO_PIN_RESET);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ede:	480c      	ldr	r0, [pc, #48]	@ (8000f10 <MX_GPIO_Init+0xac>)
 8000ee0:	f002 f9ea 	bl	80032b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = activador_Pin;
 8000ee4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ee8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eea:	2301      	movs	r3, #1
 8000eec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(activador_GPIO_Port, &GPIO_InitStruct);
 8000ef6:	f107 0310 	add.w	r3, r7, #16
 8000efa:	4619      	mov	r1, r3
 8000efc:	4804      	ldr	r0, [pc, #16]	@ (8000f10 <MX_GPIO_Init+0xac>)
 8000efe:	f002 f857 	bl	8002fb0 <HAL_GPIO_Init>

}
 8000f02:	bf00      	nop
 8000f04:	3720      	adds	r7, #32
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40021000 	.word	0x40021000
 8000f10:	40011000 	.word	0x40011000

08000f14 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f18:	4b12      	ldr	r3, [pc, #72]	@ (8000f64 <MX_I2C1_Init+0x50>)
 8000f1a:	4a13      	ldr	r2, [pc, #76]	@ (8000f68 <MX_I2C1_Init+0x54>)
 8000f1c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f1e:	4b11      	ldr	r3, [pc, #68]	@ (8000f64 <MX_I2C1_Init+0x50>)
 8000f20:	4a12      	ldr	r2, [pc, #72]	@ (8000f6c <MX_I2C1_Init+0x58>)
 8000f22:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f24:	4b0f      	ldr	r3, [pc, #60]	@ (8000f64 <MX_I2C1_Init+0x50>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f64 <MX_I2C1_Init+0x50>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f30:	4b0c      	ldr	r3, [pc, #48]	@ (8000f64 <MX_I2C1_Init+0x50>)
 8000f32:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f36:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f38:	4b0a      	ldr	r3, [pc, #40]	@ (8000f64 <MX_I2C1_Init+0x50>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f3e:	4b09      	ldr	r3, [pc, #36]	@ (8000f64 <MX_I2C1_Init+0x50>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f44:	4b07      	ldr	r3, [pc, #28]	@ (8000f64 <MX_I2C1_Init+0x50>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f4a:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <MX_I2C1_Init+0x50>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f50:	4804      	ldr	r0, [pc, #16]	@ (8000f64 <MX_I2C1_Init+0x50>)
 8000f52:	f002 f9e3 	bl	800331c <HAL_I2C_Init>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f5c:	f000 fcb4 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f60:	bf00      	nop
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20000280 	.word	0x20000280
 8000f68:	40005400 	.word	0x40005400
 8000f6c:	000186a0 	.word	0x000186a0

08000f70 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000f74:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <MX_I2C2_Init+0x50>)
 8000f76:	4a13      	ldr	r2, [pc, #76]	@ (8000fc4 <MX_I2C2_Init+0x54>)
 8000f78:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000f7a:	4b11      	ldr	r3, [pc, #68]	@ (8000fc0 <MX_I2C2_Init+0x50>)
 8000f7c:	4a12      	ldr	r2, [pc, #72]	@ (8000fc8 <MX_I2C2_Init+0x58>)
 8000f7e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f80:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <MX_I2C2_Init+0x50>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000f86:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc0 <MX_I2C2_Init+0x50>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <MX_I2C2_Init+0x50>)
 8000f8e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f92:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f94:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc0 <MX_I2C2_Init+0x50>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000f9a:	4b09      	ldr	r3, [pc, #36]	@ (8000fc0 <MX_I2C2_Init+0x50>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fa0:	4b07      	ldr	r3, [pc, #28]	@ (8000fc0 <MX_I2C2_Init+0x50>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fa6:	4b06      	ldr	r3, [pc, #24]	@ (8000fc0 <MX_I2C2_Init+0x50>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000fac:	4804      	ldr	r0, [pc, #16]	@ (8000fc0 <MX_I2C2_Init+0x50>)
 8000fae:	f002 f9b5 	bl	800331c <HAL_I2C_Init>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000fb8:	f000 fc86 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	200002d4 	.word	0x200002d4
 8000fc4:	40005800 	.word	0x40005800
 8000fc8:	000186a0 	.word	0x000186a0

08000fcc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08a      	sub	sp, #40	@ 0x28
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd4:	f107 0318 	add.w	r3, r7, #24
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a2b      	ldr	r2, [pc, #172]	@ (8001094 <HAL_I2C_MspInit+0xc8>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d124      	bne.n	8001036 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fec:	4b2a      	ldr	r3, [pc, #168]	@ (8001098 <HAL_I2C_MspInit+0xcc>)
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	4a29      	ldr	r2, [pc, #164]	@ (8001098 <HAL_I2C_MspInit+0xcc>)
 8000ff2:	f043 0308 	orr.w	r3, r3, #8
 8000ff6:	6193      	str	r3, [r2, #24]
 8000ff8:	4b27      	ldr	r3, [pc, #156]	@ (8001098 <HAL_I2C_MspInit+0xcc>)
 8000ffa:	699b      	ldr	r3, [r3, #24]
 8000ffc:	f003 0308 	and.w	r3, r3, #8
 8001000:	617b      	str	r3, [r7, #20]
 8001002:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001004:	23c0      	movs	r3, #192	@ 0xc0
 8001006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001008:	2312      	movs	r3, #18
 800100a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800100c:	2303      	movs	r3, #3
 800100e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001010:	f107 0318 	add.w	r3, r7, #24
 8001014:	4619      	mov	r1, r3
 8001016:	4821      	ldr	r0, [pc, #132]	@ (800109c <HAL_I2C_MspInit+0xd0>)
 8001018:	f001 ffca 	bl	8002fb0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800101c:	4b1e      	ldr	r3, [pc, #120]	@ (8001098 <HAL_I2C_MspInit+0xcc>)
 800101e:	69db      	ldr	r3, [r3, #28]
 8001020:	4a1d      	ldr	r2, [pc, #116]	@ (8001098 <HAL_I2C_MspInit+0xcc>)
 8001022:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001026:	61d3      	str	r3, [r2, #28]
 8001028:	4b1b      	ldr	r3, [pc, #108]	@ (8001098 <HAL_I2C_MspInit+0xcc>)
 800102a:	69db      	ldr	r3, [r3, #28]
 800102c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001030:	613b      	str	r3, [r7, #16]
 8001032:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001034:	e029      	b.n	800108a <HAL_I2C_MspInit+0xbe>
  else if(i2cHandle->Instance==I2C2)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a19      	ldr	r2, [pc, #100]	@ (80010a0 <HAL_I2C_MspInit+0xd4>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d124      	bne.n	800108a <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001040:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <HAL_I2C_MspInit+0xcc>)
 8001042:	699b      	ldr	r3, [r3, #24]
 8001044:	4a14      	ldr	r2, [pc, #80]	@ (8001098 <HAL_I2C_MspInit+0xcc>)
 8001046:	f043 0308 	orr.w	r3, r3, #8
 800104a:	6193      	str	r3, [r2, #24]
 800104c:	4b12      	ldr	r3, [pc, #72]	@ (8001098 <HAL_I2C_MspInit+0xcc>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	f003 0308 	and.w	r3, r3, #8
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001058:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800105c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800105e:	2312      	movs	r3, #18
 8001060:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001062:	2303      	movs	r3, #3
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001066:	f107 0318 	add.w	r3, r7, #24
 800106a:	4619      	mov	r1, r3
 800106c:	480b      	ldr	r0, [pc, #44]	@ (800109c <HAL_I2C_MspInit+0xd0>)
 800106e:	f001 ff9f 	bl	8002fb0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001072:	4b09      	ldr	r3, [pc, #36]	@ (8001098 <HAL_I2C_MspInit+0xcc>)
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	4a08      	ldr	r2, [pc, #32]	@ (8001098 <HAL_I2C_MspInit+0xcc>)
 8001078:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800107c:	61d3      	str	r3, [r2, #28]
 800107e:	4b06      	ldr	r3, [pc, #24]	@ (8001098 <HAL_I2C_MspInit+0xcc>)
 8001080:	69db      	ldr	r3, [r3, #28]
 8001082:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001086:	60bb      	str	r3, [r7, #8]
 8001088:	68bb      	ldr	r3, [r7, #8]
}
 800108a:	bf00      	nop
 800108c:	3728      	adds	r7, #40	@ 0x28
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40005400 	.word	0x40005400
 8001098:	40021000 	.word	0x40021000
 800109c:	40010c00 	.word	0x40010c00
 80010a0:	40005800 	.word	0x40005800

080010a4 <Read16>:
uint16_t ina219_calibrationValue;
int16_t  ina219_currentDivider_mA;
int16_t  ina219_powerMultiplier_mW;

uint16_t Read16(INA219_t *ina219, uint8_t Register)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b098      	sub	sp, #96	@ 0x60
 80010a8:	af04      	add	r7, sp, #16
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	460b      	mov	r3, r1
 80010ae:	70fb      	strb	r3, [r7, #3]
	uint8_t Value[2];

	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, Value, 2, 1000);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6818      	ldr	r0, [r3, #0]
 80010b4:	78fb      	ldrb	r3, [r7, #3]
 80010b6:	b29a      	uxth	r2, r3
 80010b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010bc:	9302      	str	r3, [sp, #8]
 80010be:	2302      	movs	r3, #2
 80010c0:	9301      	str	r3, [sp, #4]
 80010c2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2301      	movs	r3, #1
 80010ca:	2180      	movs	r1, #128	@ 0x80
 80010cc:	f002 fece 	bl	8003e6c <HAL_I2C_Mem_Read>
 80010d0:	4603      	mov	r3, r0
 80010d2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if(status){
 80010d6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d03e      	beq.n	800115c <Read16+0xb8>
		char buffer[BUFFER_SIZE];
		snprintf(buffer, BUFFER_SIZE, "%u \n", 2);
 80010de:	f107 000c 	add.w	r0, r7, #12
 80010e2:	2302      	movs	r3, #2
 80010e4:	4a24      	ldr	r2, [pc, #144]	@ (8001178 <Read16+0xd4>)
 80010e6:	2140      	movs	r1, #64	@ 0x40
 80010e8:	f006 fbc2 	bl	8007870 <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80010ec:	f107 030c 	add.w	r3, r7, #12
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff f82d 	bl	8000150 <strlen>
 80010f6:	4603      	mov	r3, r0
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	f107 010c 	add.w	r1, r7, #12
 80010fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001102:	481e      	ldr	r0, [pc, #120]	@ (800117c <Read16+0xd8>)
 8001104:	f005 fb74 	bl	80067f0 <HAL_UART_Transmit>

		snprintf(buffer, BUFFER_SIZE, "%u \n", 2);
 8001108:	f107 000c 	add.w	r0, r7, #12
 800110c:	2302      	movs	r3, #2
 800110e:	4a1a      	ldr	r2, [pc, #104]	@ (8001178 <Read16+0xd4>)
 8001110:	2140      	movs	r1, #64	@ 0x40
 8001112:	f006 fbad 	bl	8007870 <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001116:	f107 030c 	add.w	r3, r7, #12
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff f818 	bl	8000150 <strlen>
 8001120:	4603      	mov	r3, r0
 8001122:	b29a      	uxth	r2, r3
 8001124:	f107 010c 	add.w	r1, r7, #12
 8001128:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800112c:	4813      	ldr	r0, [pc, #76]	@ (800117c <Read16+0xd8>)
 800112e:	f005 fb5f 	bl	80067f0 <HAL_UART_Transmit>

		snprintf(buffer, BUFFER_SIZE, "%lu \n", 2);
 8001132:	f107 000c 	add.w	r0, r7, #12
 8001136:	2302      	movs	r3, #2
 8001138:	4a11      	ldr	r2, [pc, #68]	@ (8001180 <Read16+0xdc>)
 800113a:	2140      	movs	r1, #64	@ 0x40
 800113c:	f006 fb98 	bl	8007870 <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001140:	f107 030c 	add.w	r3, r7, #12
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff f803 	bl	8000150 <strlen>
 800114a:	4603      	mov	r3, r0
 800114c:	b29a      	uxth	r2, r3
 800114e:	f107 010c 	add.w	r1, r7, #12
 8001152:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001156:	4809      	ldr	r0, [pc, #36]	@ (800117c <Read16+0xd8>)
 8001158:	f005 fb4a 	bl	80067f0 <HAL_UART_Transmit>
	}

	return ((Value[0] << 8) | Value[1]);
 800115c:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001160:	021b      	lsls	r3, r3, #8
 8001162:	b21a      	sxth	r2, r3
 8001164:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001168:	b21b      	sxth	r3, r3
 800116a:	4313      	orrs	r3, r2
 800116c:	b21b      	sxth	r3, r3
 800116e:	b29b      	uxth	r3, r3
}
 8001170:	4618      	mov	r0, r3
 8001172:	3750      	adds	r7, #80	@ 0x50
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	0800b2d0 	.word	0x0800b2d0
 800117c:	200003e0 	.word	0x200003e0
 8001180:	0800b2d8 	.word	0x0800b2d8

08001184 <Write16>:


void Write16(INA219_t *ina219, uint8_t Register, uint16_t Value)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b088      	sub	sp, #32
 8001188:	af04      	add	r7, sp, #16
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	460b      	mov	r3, r1
 800118e:	70fb      	strb	r3, [r7, #3]
 8001190:	4613      	mov	r3, r2
 8001192:	803b      	strh	r3, [r7, #0]
	uint8_t addr[2];
	addr[0] = (Value >> 8) & 0xff;  // upper byte
 8001194:	883b      	ldrh	r3, [r7, #0]
 8001196:	0a1b      	lsrs	r3, r3, #8
 8001198:	b29b      	uxth	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	733b      	strb	r3, [r7, #12]
	addr[1] = (Value >> 0) & 0xff; // lower byte
 800119e:	883b      	ldrh	r3, [r7, #0]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, (uint8_t*)addr, 2, 1000);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6818      	ldr	r0, [r3, #0]
 80011a8:	78fb      	ldrb	r3, [r7, #3]
 80011aa:	b29a      	uxth	r2, r3
 80011ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011b0:	9302      	str	r3, [sp, #8]
 80011b2:	2302      	movs	r3, #2
 80011b4:	9301      	str	r3, [sp, #4]
 80011b6:	f107 030c 	add.w	r3, r7, #12
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	2301      	movs	r3, #1
 80011be:	2180      	movs	r1, #128	@ 0x80
 80011c0:	f002 fd5a 	bl	8003c78 <HAL_I2C_Mem_Write>
}
 80011c4:	bf00      	nop
 80011c6:	3710      	adds	r7, #16
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <INA219_ReadCurrent_raw>:
	return ((result >> 3  ) * 4);

}

int16_t INA219_ReadCurrent_raw(INA219_t *ina219)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	int16_t result = Read16(ina219, INA219_REG_CURRENT);
 80011d4:	2104      	movs	r1, #4
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f7ff ff64 	bl	80010a4 <Read16>
 80011dc:	4603      	mov	r3, r0
 80011de:	81fb      	strh	r3, [r7, #14]

	return (result );
 80011e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3710      	adds	r7, #16
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <INA219_Reset>:

	return (result * 0.01);
}

void INA219_Reset(INA219_t *ina219)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	Write16(ina219, INA219_REG_CONFIG, INA219_CONFIG_RESET);
 80011f4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011f8:	2100      	movs	r1, #0
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff ffc2 	bl	8001184 <Write16>
	HAL_Delay(1);
 8001200:	2001      	movs	r0, #1
 8001202:	f000 ff23 	bl	800204c <HAL_Delay>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <INA219_setCalibration>:

void INA219_setCalibration(INA219_t *ina219, uint16_t CalibrationData)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
 8001216:	460b      	mov	r3, r1
 8001218:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CALIBRATION, CalibrationData);
 800121a:	887b      	ldrh	r3, [r7, #2]
 800121c:	461a      	mov	r2, r3
 800121e:	2105      	movs	r1, #5
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff ffaf 	bl	8001184 <Write16>
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <INA219_setConfig>:
	uint16_t result = Read16(ina219, INA219_REG_CONFIG);
	return result;
}

void INA219_setConfig(INA219_t *ina219, uint16_t Config)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b082      	sub	sp, #8
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
 8001236:	460b      	mov	r3, r1
 8001238:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CONFIG, Config);
 800123a:	887b      	ldrh	r3, [r7, #2]
 800123c:	461a      	mov	r2, r3
 800123e:	2100      	movs	r1, #0
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff ff9f 	bl	8001184 <Write16>
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
	...

08001250 <INA219_setCalibration_32V_1A>:
	INA219_setCalibration(ina219, ina219_calibrationValue);
	INA219_setConfig(ina219, config);
}

void INA219_setCalibration_32V_1A(INA219_t *ina219)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	uint16_t config = INA219_CONFIG_BVOLTAGERANGE_32V |
 8001258:	f643 139f 	movw	r3, #14751	@ 0x399f
 800125c:	81fb      	strh	r3, [r7, #14]
	                    INA219_CONFIG_GAIN_8_320MV | INA219_CONFIG_BADCRES_12BIT |
	                    INA219_CONFIG_SADCRES_12BIT_1S_532US |
	                    INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;

	ina219_calibrationValue = 10240;
 800125e:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <INA219_setCalibration_32V_1A+0x40>)
 8001260:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8001264:	801a      	strh	r2, [r3, #0]
	ina219_currentDivider_mA = 25;    // Current LSB = 40uA per bit (1000/40 = 25)
 8001266:	4b0b      	ldr	r3, [pc, #44]	@ (8001294 <INA219_setCalibration_32V_1A+0x44>)
 8001268:	2219      	movs	r2, #25
 800126a:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 0.8f; // Power LSB = 800uW per bit
 800126c:	4b0a      	ldr	r3, [pc, #40]	@ (8001298 <INA219_setCalibration_32V_1A+0x48>)
 800126e:	2200      	movs	r2, #0
 8001270:	801a      	strh	r2, [r3, #0]

	INA219_setCalibration(ina219, ina219_calibrationValue);
 8001272:	4b07      	ldr	r3, [pc, #28]	@ (8001290 <INA219_setCalibration_32V_1A+0x40>)
 8001274:	881b      	ldrh	r3, [r3, #0]
 8001276:	4619      	mov	r1, r3
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f7ff ffc8 	bl	800120e <INA219_setCalibration>
	INA219_setConfig(ina219, config);
 800127e:	89fb      	ldrh	r3, [r7, #14]
 8001280:	4619      	mov	r1, r3
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f7ff ffd3 	bl	800122e <INA219_setConfig>
}
 8001288:	bf00      	nop
 800128a:	3710      	adds	r7, #16
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20000328 	.word	0x20000328
 8001294:	2000032a 	.word	0x2000032a
 8001298:	2000032c 	.word	0x2000032c

0800129c <INA219_Init>:
			break;
	}
}

uint8_t INA219_Init(INA219_t *ina219, I2C_HandleTypeDef *i2c, uint8_t Address)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	4613      	mov	r3, r2
 80012a8:	71fb      	strb	r3, [r7, #7]
	ina219->ina219_i2c = i2c;
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	68ba      	ldr	r2, [r7, #8]
 80012ae:	601a      	str	r2, [r3, #0]
	ina219->Address = Address;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	79fa      	ldrb	r2, [r7, #7]
 80012b4:	711a      	strb	r2, [r3, #4]

	ina219_currentDivider_mA = 0;
 80012b6:	4b10      	ldr	r3, [pc, #64]	@ (80012f8 <INA219_Init+0x5c>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 0;
 80012bc:	4b0f      	ldr	r3, [pc, #60]	@ (80012fc <INA219_Init+0x60>)
 80012be:	2200      	movs	r2, #0
 80012c0:	801a      	strh	r2, [r3, #0]

	uint8_t ina219_isReady = HAL_I2C_IsDeviceReady(i2c, (Address << 1), 3, 2);
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	b29b      	uxth	r3, r3
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	b299      	uxth	r1, r3
 80012ca:	2302      	movs	r3, #2
 80012cc:	2203      	movs	r2, #3
 80012ce:	68b8      	ldr	r0, [r7, #8]
 80012d0:	f003 f840 	bl	8004354 <HAL_I2C_IsDeviceReady>
 80012d4:	4603      	mov	r3, r0
 80012d6:	75fb      	strb	r3, [r7, #23]

	if(ina219_isReady == HAL_OK)
 80012d8:	7dfb      	ldrb	r3, [r7, #23]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d107      	bne.n	80012ee <INA219_Init+0x52>
	{

		INA219_Reset(ina219);
 80012de:	68f8      	ldr	r0, [r7, #12]
 80012e0:	f7ff ff84 	bl	80011ec <INA219_Reset>
		INA219_setCalibration_32V_1A(ina219);
 80012e4:	68f8      	ldr	r0, [r7, #12]
 80012e6:	f7ff ffb3 	bl	8001250 <INA219_setCalibration_32V_1A>

		return 1;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e000      	b.n	80012f0 <INA219_Init+0x54>
	}

	else
	{
		return 0;
 80012ee:	2300      	movs	r3, #0
	}
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	2000032a 	.word	0x2000032a
 80012fc:	2000032c 	.word	0x2000032c

08001300 <HAL_ADC_ConvCpltCallback>:
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */


uint8_t conv_complete = 0;
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){ conv_complete=1; }
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	4b03      	ldr	r3, [pc, #12]	@ (8001318 <HAL_ADC_ConvCpltCallback+0x18>)
 800130a:	2201      	movs	r2, #1
 800130c:	701a      	strb	r2, [r3, #0]
 800130e:	bf00      	nop
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr
 8001318:	2000034a 	.word	0x2000034a
 800131c:	00000000 	.word	0x00000000

08001320 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b092      	sub	sp, #72	@ 0x48
 8001324:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001326:	f000 fe2f 	bl	8001f88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800132a:	f000 f94d 	bl	80015c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800132e:	f7ff fd99 	bl	8000e64 <MX_GPIO_Init>
  MX_DMA_Init();
 8001332:	f7ff fd79 	bl	8000e28 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001336:	f000 fd63 	bl	8001e00 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800133a:	f7ff fc4b 	bl	8000bd4 <MX_ADC1_Init>
  MX_TIM3_Init();
 800133e:	f000 fc89 	bl	8001c54 <MX_TIM3_Init>
  MX_I2C1_Init();
 8001342:	f7ff fde7 	bl	8000f14 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001346:	f7ff fe13 	bl	8000f70 <MX_I2C2_Init>
  MX_TIM2_Init();
 800134a:	f000 fc35 	bl	8001bb8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
//timer
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800134e:	210c      	movs	r1, #12
 8001350:	488f      	ldr	r0, [pc, #572]	@ (8001590 <main+0x270>)
 8001352:	f004 fb95 	bl	8005a80 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, htim3.Init.Period/2);
 8001356:	4b8e      	ldr	r3, [pc, #568]	@ (8001590 <main+0x270>)
 8001358:	68da      	ldr	r2, [r3, #12]
 800135a:	4b8d      	ldr	r3, [pc, #564]	@ (8001590 <main+0x270>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	0852      	lsrs	r2, r2, #1
 8001360:	641a      	str	r2, [r3, #64]	@ 0x40
 // HAL_TIM_BASE_START_IT(&htim2);


  //adc
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) rawValues, 2);
 8001362:	2202      	movs	r2, #2
 8001364:	498b      	ldr	r1, [pc, #556]	@ (8001594 <main+0x274>)
 8001366:	488c      	ldr	r0, [pc, #560]	@ (8001598 <main+0x278>)
 8001368:	f000 ff6c 	bl	8002244 <HAL_ADC_Start_DMA>

// INA219
  //while(!INA219_Init(&ina219, &hi2c2, INA219_ADDRESS));
  INA219_Init(&ina219, &hi2c2, INA219_ADDRESS);
 800136c:	2240      	movs	r2, #64	@ 0x40
 800136e:	498b      	ldr	r1, [pc, #556]	@ (800159c <main+0x27c>)
 8001370:	488b      	ldr	r0, [pc, #556]	@ (80015a0 <main+0x280>)
 8001372:	f7ff ff93 	bl	800129c <INA219_Init>
  //INA219_setCalibration_32V_2A(&ina219);
  INA219_setCalibration_32V_1A(&ina219);
 8001376:	488a      	ldr	r0, [pc, #552]	@ (80015a0 <main+0x280>)
 8001378:	f7ff ff6a 	bl	8001250 <INA219_setCalibration_32V_1A>
  //INA219_setCalibration_16V_400mA(&ina219);
  HAL_StatusTypeDef statusI2c = 0x00;
 800137c:	2300      	movs	r3, #0
 800137e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

  BQ29330_config();
 8001382:	f7ff fd2d 	bl	8000de0 <BQ29330_config>
  BMSlogic();
 8001386:	f000 fa67 	bl	8001858 <BMSlogic>

  //update the struct with the values in the bq reading them with I2c


	// --- proceso a medir ---
	leer_promediado(&cell_mas, &cell_menos);
 800138a:	4986      	ldr	r1, [pc, #536]	@ (80015a4 <main+0x284>)
 800138c:	4886      	ldr	r0, [pc, #536]	@ (80015a8 <main+0x288>)
 800138e:	f000 f977 	bl	8001680 <leer_promediado>
	cell_menos = cell_menos * 3.3 / 4.096 * 1.1;
 8001392:	4b84      	ldr	r3, [pc, #528]	@ (80015a4 <main+0x284>)
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff f834 	bl	8000404 <__aeabi_i2d>
 800139c:	a376      	add	r3, pc, #472	@ (adr r3, 8001578 <main+0x258>)
 800139e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a2:	f7ff f899 	bl	80004d8 <__aeabi_dmul>
 80013a6:	4602      	mov	r2, r0
 80013a8:	460b      	mov	r3, r1
 80013aa:	4610      	mov	r0, r2
 80013ac:	4619      	mov	r1, r3
 80013ae:	a374      	add	r3, pc, #464	@ (adr r3, 8001580 <main+0x260>)
 80013b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b4:	f7ff f9ba 	bl	800072c <__aeabi_ddiv>
 80013b8:	4602      	mov	r2, r0
 80013ba:	460b      	mov	r3, r1
 80013bc:	4610      	mov	r0, r2
 80013be:	4619      	mov	r1, r3
 80013c0:	a371      	add	r3, pc, #452	@ (adr r3, 8001588 <main+0x268>)
 80013c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c6:	f7ff f887 	bl	80004d8 <__aeabi_dmul>
 80013ca:	4602      	mov	r2, r0
 80013cc:	460b      	mov	r3, r1
 80013ce:	4610      	mov	r0, r2
 80013d0:	4619      	mov	r1, r3
 80013d2:	f7ff fb59 	bl	8000a88 <__aeabi_d2uiz>
 80013d6:	4603      	mov	r3, r0
 80013d8:	b29a      	uxth	r2, r3
 80013da:	4b72      	ldr	r3, [pc, #456]	@ (80015a4 <main+0x284>)
 80013dc:	801a      	strh	r2, [r3, #0]
	cell_mas = cell_mas * 3.3 / 4.096 * 1.1;
 80013de:	4b72      	ldr	r3, [pc, #456]	@ (80015a8 <main+0x288>)
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff f80e 	bl	8000404 <__aeabi_i2d>
 80013e8:	a363      	add	r3, pc, #396	@ (adr r3, 8001578 <main+0x258>)
 80013ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ee:	f7ff f873 	bl	80004d8 <__aeabi_dmul>
 80013f2:	4602      	mov	r2, r0
 80013f4:	460b      	mov	r3, r1
 80013f6:	4610      	mov	r0, r2
 80013f8:	4619      	mov	r1, r3
 80013fa:	a361      	add	r3, pc, #388	@ (adr r3, 8001580 <main+0x260>)
 80013fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001400:	f7ff f994 	bl	800072c <__aeabi_ddiv>
 8001404:	4602      	mov	r2, r0
 8001406:	460b      	mov	r3, r1
 8001408:	4610      	mov	r0, r2
 800140a:	4619      	mov	r1, r3
 800140c:	a35e      	add	r3, pc, #376	@ (adr r3, 8001588 <main+0x268>)
 800140e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001412:	f7ff f861 	bl	80004d8 <__aeabi_dmul>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4610      	mov	r0, r2
 800141c:	4619      	mov	r1, r3
 800141e:	f7ff fb33 	bl	8000a88 <__aeabi_d2uiz>
 8001422:	4603      	mov	r3, r0
 8001424:	b29a      	uxth	r2, r3
 8001426:	4b60      	ldr	r3, [pc, #384]	@ (80015a8 <main+0x288>)
 8001428:	801a      	strh	r2, [r3, #0]


	//BMSlogic();


    statusI2c = BMSreadAll();
 800142a:	f000 f973 	bl	8001714 <BMSreadAll>
 800142e:	4603      	mov	r3, r0
 8001430:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    sendMSGS(statusI2c);
 8001434:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001438:	4618      	mov	r0, r3
 800143a:	f000 f9d9 	bl	80017f0 <sendMSGS>

    //INA219_setPowerMode(&ina219, INA219_CONFIG_MODE_ADCOFF);//apago el adc para guardar energia
//    vshunt = INA219_ReadShuntVolage(&ina219);
//    vbus = INA219_ReadBusVoltage(&ina219);
    current = INA219_ReadCurrent_raw(&ina219);
 800143e:	4858      	ldr	r0, [pc, #352]	@ (80015a0 <main+0x280>)
 8001440:	f7ff fec4 	bl	80011cc <INA219_ReadCurrent_raw>
 8001444:	4603      	mov	r3, r0
 8001446:	b29a      	uxth	r2, r3
 8001448:	4b58      	ldr	r3, [pc, #352]	@ (80015ac <main+0x28c>)
 800144a:	801a      	strh	r2, [r3, #0]
	if(current > 60000){
 800144c:	4b57      	ldr	r3, [pc, #348]	@ (80015ac <main+0x28c>)
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8001454:	4293      	cmp	r3, r2
 8001456:	d902      	bls.n	800145e <main+0x13e>
		current = 0;
 8001458:	4b54      	ldr	r3, [pc, #336]	@ (80015ac <main+0x28c>)
 800145a:	2200      	movs	r2, #0
 800145c:	801a      	strh	r2, [r3, #0]
	}
	totalizadoCoulomb = totalizadoCoulomb + current;
 800145e:	4b53      	ldr	r3, [pc, #332]	@ (80015ac <main+0x28c>)
 8001460:	881b      	ldrh	r3, [r3, #0]
 8001462:	461a      	mov	r2, r3
 8001464:	4b52      	ldr	r3, [pc, #328]	@ (80015b0 <main+0x290>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4413      	add	r3, r2
 800146a:	4a51      	ldr	r2, [pc, #324]	@ (80015b0 <main+0x290>)
 800146c:	6013      	str	r3, [r2, #0]
    celdas = cell_mas - cell_menos;
 800146e:	4b4e      	ldr	r3, [pc, #312]	@ (80015a8 <main+0x288>)
 8001470:	881a      	ldrh	r2, [r3, #0]
 8001472:	4b4c      	ldr	r3, [pc, #304]	@ (80015a4 <main+0x284>)
 8001474:	881b      	ldrh	r3, [r3, #0]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	b29a      	uxth	r2, r3
 800147a:	4b4e      	ldr	r3, [pc, #312]	@ (80015b4 <main+0x294>)
 800147c:	801a      	strh	r2, [r3, #0]


    char buffer[BUFFER_SIZE];
    snprintf(buffer, BUFFER_SIZE, "%u \n", celdas);
 800147e:	4b4d      	ldr	r3, [pc, #308]	@ (80015b4 <main+0x294>)
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	1d38      	adds	r0, r7, #4
 8001484:	4a4c      	ldr	r2, [pc, #304]	@ (80015b8 <main+0x298>)
 8001486:	2140      	movs	r1, #64	@ 0x40
 8001488:	f006 f9f2 	bl	8007870 <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 800148c:	1d3b      	adds	r3, r7, #4
 800148e:	4618      	mov	r0, r3
 8001490:	f7fe fe5e 	bl	8000150 <strlen>
 8001494:	4603      	mov	r3, r0
 8001496:	b29a      	uxth	r2, r3
 8001498:	1d39      	adds	r1, r7, #4
 800149a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800149e:	4847      	ldr	r0, [pc, #284]	@ (80015bc <main+0x29c>)
 80014a0:	f005 f9a6 	bl	80067f0 <HAL_UART_Transmit>

    snprintf(buffer, BUFFER_SIZE, "%u \n", current);
 80014a4:	4b41      	ldr	r3, [pc, #260]	@ (80015ac <main+0x28c>)
 80014a6:	881b      	ldrh	r3, [r3, #0]
 80014a8:	1d38      	adds	r0, r7, #4
 80014aa:	4a43      	ldr	r2, [pc, #268]	@ (80015b8 <main+0x298>)
 80014ac:	2140      	movs	r1, #64	@ 0x40
 80014ae:	f006 f9df 	bl	8007870 <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7fe fe4b 	bl	8000150 <strlen>
 80014ba:	4603      	mov	r3, r0
 80014bc:	b29a      	uxth	r2, r3
 80014be:	1d39      	adds	r1, r7, #4
 80014c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014c4:	483d      	ldr	r0, [pc, #244]	@ (80015bc <main+0x29c>)
 80014c6:	f005 f993 	bl	80067f0 <HAL_UART_Transmit>

    snprintf(buffer, BUFFER_SIZE, "%lu \n", totalizadoCoulomb);
 80014ca:	4b39      	ldr	r3, [pc, #228]	@ (80015b0 <main+0x290>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	1d38      	adds	r0, r7, #4
 80014d0:	4a3b      	ldr	r2, [pc, #236]	@ (80015c0 <main+0x2a0>)
 80014d2:	2140      	movs	r1, #64	@ 0x40
 80014d4:	f006 f9cc 	bl	8007870 <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80014d8:	1d3b      	adds	r3, r7, #4
 80014da:	4618      	mov	r0, r3
 80014dc:	f7fe fe38 	bl	8000150 <strlen>
 80014e0:	4603      	mov	r3, r0
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	1d39      	adds	r1, r7, #4
 80014e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014ea:	4834      	ldr	r0, [pc, #208]	@ (80015bc <main+0x29c>)
 80014ec:	f005 f980 	bl	80067f0 <HAL_UART_Transmit>

	if(statusI2c){
 80014f0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d035      	beq.n	8001564 <main+0x244>
	    snprintf(buffer, BUFFER_SIZE, "%u \n", 1);
 80014f8:	1d38      	adds	r0, r7, #4
 80014fa:	2301      	movs	r3, #1
 80014fc:	4a2e      	ldr	r2, [pc, #184]	@ (80015b8 <main+0x298>)
 80014fe:	2140      	movs	r1, #64	@ 0x40
 8001500:	f006 f9b6 	bl	8007870 <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	4618      	mov	r0, r3
 8001508:	f7fe fe22 	bl	8000150 <strlen>
 800150c:	4603      	mov	r3, r0
 800150e:	b29a      	uxth	r2, r3
 8001510:	1d39      	adds	r1, r7, #4
 8001512:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001516:	4829      	ldr	r0, [pc, #164]	@ (80015bc <main+0x29c>)
 8001518:	f005 f96a 	bl	80067f0 <HAL_UART_Transmit>

	    snprintf(buffer, BUFFER_SIZE, "%u \n", 1);
 800151c:	1d38      	adds	r0, r7, #4
 800151e:	2301      	movs	r3, #1
 8001520:	4a25      	ldr	r2, [pc, #148]	@ (80015b8 <main+0x298>)
 8001522:	2140      	movs	r1, #64	@ 0x40
 8001524:	f006 f9a4 	bl	8007870 <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001528:	1d3b      	adds	r3, r7, #4
 800152a:	4618      	mov	r0, r3
 800152c:	f7fe fe10 	bl	8000150 <strlen>
 8001530:	4603      	mov	r3, r0
 8001532:	b29a      	uxth	r2, r3
 8001534:	1d39      	adds	r1, r7, #4
 8001536:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800153a:	4820      	ldr	r0, [pc, #128]	@ (80015bc <main+0x29c>)
 800153c:	f005 f958 	bl	80067f0 <HAL_UART_Transmit>

	    snprintf(buffer, BUFFER_SIZE, "%lu \n", 1);
 8001540:	1d38      	adds	r0, r7, #4
 8001542:	2301      	movs	r3, #1
 8001544:	4a1e      	ldr	r2, [pc, #120]	@ (80015c0 <main+0x2a0>)
 8001546:	2140      	movs	r1, #64	@ 0x40
 8001548:	f006 f992 	bl	8007870 <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 800154c:	1d3b      	adds	r3, r7, #4
 800154e:	4618      	mov	r0, r3
 8001550:	f7fe fdfe 	bl	8000150 <strlen>
 8001554:	4603      	mov	r3, r0
 8001556:	b29a      	uxth	r2, r3
 8001558:	1d39      	adds	r1, r7, #4
 800155a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800155e:	4817      	ldr	r0, [pc, #92]	@ (80015bc <main+0x29c>)
 8001560:	f005 f946 	bl	80067f0 <HAL_UART_Transmit>
	}

	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001564:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001568:	4816      	ldr	r0, [pc, #88]	@ (80015c4 <main+0x2a4>)
 800156a:	f001 febd 	bl	80032e8 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 800156e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001572:	f000 fd6b 	bl	800204c <HAL_Delay>
while (1) {
 8001576:	e708      	b.n	800138a <main+0x6a>
 8001578:	66666666 	.word	0x66666666
 800157c:	400a6666 	.word	0x400a6666
 8001580:	d2f1a9fc 	.word	0xd2f1a9fc
 8001584:	4010624d 	.word	0x4010624d
 8001588:	9999999a 	.word	0x9999999a
 800158c:	3ff19999 	.word	0x3ff19999
 8001590:	20000398 	.word	0x20000398
 8001594:	20000330 	.word	0x20000330
 8001598:	2000020c 	.word	0x2000020c
 800159c:	200002d4 	.word	0x200002d4
 80015a0:	20000340 	.word	0x20000340
 80015a4:	20000336 	.word	0x20000336
 80015a8:	20000334 	.word	0x20000334
 80015ac:	20000348 	.word	0x20000348
 80015b0:	2000033c 	.word	0x2000033c
 80015b4:	20000338 	.word	0x20000338
 80015b8:	0800b2e0 	.word	0x0800b2e0
 80015bc:	200003e0 	.word	0x200003e0
 80015c0:	0800b2e8 	.word	0x0800b2e8
 80015c4:	40011000 	.word	0x40011000

080015c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b094      	sub	sp, #80	@ 0x50
 80015cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015d2:	2228      	movs	r2, #40	@ 0x28
 80015d4:	2100      	movs	r1, #0
 80015d6:	4618      	mov	r0, r3
 80015d8:	f007 f8f0 	bl	80087bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	605a      	str	r2, [r3, #4]
 80015f4:	609a      	str	r2, [r3, #8]
 80015f6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015f8:	2301      	movs	r3, #1
 80015fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001600:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001602:	2300      	movs	r3, #0
 8001604:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001606:	2301      	movs	r3, #1
 8001608:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800160a:	2302      	movs	r3, #2
 800160c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800160e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001612:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001614:	2300      	movs	r3, #0
 8001616:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001618:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800161c:	4618      	mov	r0, r3
 800161e:	f003 fccb 	bl	8004fb8 <HAL_RCC_OscConfig>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001628:	f000 f94e 	bl	80018c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800162c:	230f      	movs	r3, #15
 800162e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001630:	2302      	movs	r3, #2
 8001632:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001634:	2300      	movs	r3, #0
 8001636:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001638:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800163c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 800163e:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001642:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001644:	f107 0314 	add.w	r3, r7, #20
 8001648:	2100      	movs	r1, #0
 800164a:	4618      	mov	r0, r3
 800164c:	f003 ff36 	bl	80054bc <HAL_RCC_ClockConfig>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001656:	f000 f937 	bl	80018c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800165a:	2302      	movs	r3, #2
 800165c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800165e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001662:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	4618      	mov	r0, r3
 8001668:	f004 f8b6 	bl	80057d8 <HAL_RCCEx_PeriphCLKConfig>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001672:	f000 f929 	bl	80018c8 <Error_Handler>
  }
}
 8001676:	bf00      	nop
 8001678:	3750      	adds	r7, #80	@ 0x50
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
	...

08001680 <leer_promediado>:

/* USER CODE BEGIN 4 */


void leer_promediado(uint16_t *cell_mas,uint16_t *cell_menos) {
 8001680:	b480      	push	{r7}
 8001682:	b087      	sub	sp, #28
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
	uint32_t cell_mas_total = 0;
 800168a:	2300      	movs	r3, #0
 800168c:	617b      	str	r3, [r7, #20]
	uint32_t cell_menos_total = 0;
 800168e:	2300      	movs	r3, #0
 8001690:	613b      	str	r3, [r7, #16]

	for(uint8_t i = 0; i < NUM_SAMPLES ; i++) {
 8001692:	2300      	movs	r3, #0
 8001694:	73fb      	strb	r3, [r7, #15]
 8001696:	e01e      	b.n	80016d6 <leer_promediado+0x56>
	    while(!conv_complete);
 8001698:	bf00      	nop
 800169a:	4b1b      	ldr	r3, [pc, #108]	@ (8001708 <leer_promediado+0x88>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d0fb      	beq.n	800169a <leer_promediado+0x1a>

	    *cell_mas = (uint16_t) rawValues[0];
 80016a2:	4b1a      	ldr	r3, [pc, #104]	@ (800170c <leer_promediado+0x8c>)
 80016a4:	881a      	ldrh	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	801a      	strh	r2, [r3, #0]
	    *cell_menos = (uint16_t) rawValues[1];
 80016aa:	4b18      	ldr	r3, [pc, #96]	@ (800170c <leer_promediado+0x8c>)
 80016ac:	885a      	ldrh	r2, [r3, #2]
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	801a      	strh	r2, [r3, #0]

	    cell_mas_total += *cell_mas;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	881b      	ldrh	r3, [r3, #0]
 80016b6:	461a      	mov	r2, r3
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	4413      	add	r3, r2
 80016bc:	617b      	str	r3, [r7, #20]
	    cell_menos_total += *cell_menos;
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	881b      	ldrh	r3, [r3, #0]
 80016c2:	461a      	mov	r2, r3
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	4413      	add	r3, r2
 80016c8:	613b      	str	r3, [r7, #16]

	    conv_complete = 0;
 80016ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001708 <leer_promediado+0x88>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < NUM_SAMPLES ; i++) {
 80016d0:	7bfb      	ldrb	r3, [r7, #15]
 80016d2:	3301      	adds	r3, #1
 80016d4:	73fb      	strb	r3, [r7, #15]
 80016d6:	7bfb      	ldrb	r3, [r7, #15]
 80016d8:	2b95      	cmp	r3, #149	@ 0x95
 80016da:	d9dd      	bls.n	8001698 <leer_promediado+0x18>
	}

	// Promedio final
	*cell_mas = cell_mas_total / NUM_SAMPLES;
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	4a0c      	ldr	r2, [pc, #48]	@ (8001710 <leer_promediado+0x90>)
 80016e0:	fba2 2303 	umull	r2, r3, r2, r3
 80016e4:	091b      	lsrs	r3, r3, #4
 80016e6:	b29a      	uxth	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	801a      	strh	r2, [r3, #0]
	*cell_menos = cell_menos_total / NUM_SAMPLES;
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	4a08      	ldr	r2, [pc, #32]	@ (8001710 <leer_promediado+0x90>)
 80016f0:	fba2 2303 	umull	r2, r3, r2, r3
 80016f4:	091b      	lsrs	r3, r3, #4
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	801a      	strh	r2, [r3, #0]

}
 80016fc:	bf00      	nop
 80016fe:	371c      	adds	r7, #28
 8001700:	46bd      	mov	sp, r7
 8001702:	bc80      	pop	{r7}
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	2000034a 	.word	0x2000034a
 800170c:	20000330 	.word	0x20000330
 8001710:	1b4e81b5 	.word	0x1b4e81b5

08001714 <BMSreadAll>:


HAL_StatusTypeDef BMSreadAll(){
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef statusI2c = 0x00;
 800171a:	2300      	movs	r3, #0
 800171c:	71fb      	strb	r3, [r7, #7]
	statusI2c |=  BQ29330_ReadFunctionControl(BQ29330_STATUS, 					&bq.BQ29330_status);
 800171e:	492b      	ldr	r1, [pc, #172]	@ (80017cc <BMSreadAll+0xb8>)
 8001720:	2000      	movs	r0, #0
 8001722:	f7ff fb15 	bl	8000d50 <BQ29330_ReadFunctionControl>
 8001726:	4603      	mov	r3, r0
 8001728:	461a      	mov	r2, r3
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	4313      	orrs	r3, r2
 800172e:	71fb      	strb	r3, [r7, #7]
	statusI2c |=  BQ29330_ReadFunctionControl(BQ29330_OUTPUT_CONTROL, 			&bq.BQ29330_output_countrol);
 8001730:	4927      	ldr	r1, [pc, #156]	@ (80017d0 <BMSreadAll+0xbc>)
 8001732:	2001      	movs	r0, #1
 8001734:	f7ff fb0c 	bl	8000d50 <BQ29330_ReadFunctionControl>
 8001738:	4603      	mov	r3, r0
 800173a:	461a      	mov	r2, r3
 800173c:	79fb      	ldrb	r3, [r7, #7]
 800173e:	4313      	orrs	r3, r2
 8001740:	71fb      	strb	r3, [r7, #7]
	statusI2c |=  BQ29330_ReadFunctionControl(BQ29330_STATE_CONTROL, 			&bq.BQ29330_state_countrol);
 8001742:	4924      	ldr	r1, [pc, #144]	@ (80017d4 <BMSreadAll+0xc0>)
 8001744:	2002      	movs	r0, #2
 8001746:	f7ff fb03 	bl	8000d50 <BQ29330_ReadFunctionControl>
 800174a:	4603      	mov	r3, r0
 800174c:	461a      	mov	r2, r3
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	4313      	orrs	r3, r2
 8001752:	71fb      	strb	r3, [r7, #7]
	statusI2c |=  BQ29330_ReadFunctionControl(BQ29330_FUNCTION_CONTROL, 		&bq.BQ29330_function_control);
 8001754:	4920      	ldr	r1, [pc, #128]	@ (80017d8 <BMSreadAll+0xc4>)
 8001756:	2003      	movs	r0, #3
 8001758:	f7ff fafa 	bl	8000d50 <BQ29330_ReadFunctionControl>
 800175c:	4603      	mov	r3, r0
 800175e:	461a      	mov	r2, r3
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	4313      	orrs	r3, r2
 8001764:	71fb      	strb	r3, [r7, #7]
	statusI2c |=  BQ29330_ReadFunctionControl(BQ29330_CELL, 					&bq.BQ29330_cell);
 8001766:	491d      	ldr	r1, [pc, #116]	@ (80017dc <BMSreadAll+0xc8>)
 8001768:	2004      	movs	r0, #4
 800176a:	f7ff faf1 	bl	8000d50 <BQ29330_ReadFunctionControl>
 800176e:	4603      	mov	r3, r0
 8001770:	461a      	mov	r2, r3
 8001772:	79fb      	ldrb	r3, [r7, #7]
 8001774:	4313      	orrs	r3, r2
 8001776:	71fb      	strb	r3, [r7, #7]
	statusI2c |=  BQ29330_ReadFunctionControl(BQ29330_OLV, 						&bq.BQ29330_OLV);
 8001778:	4919      	ldr	r1, [pc, #100]	@ (80017e0 <BMSreadAll+0xcc>)
 800177a:	2005      	movs	r0, #5
 800177c:	f7ff fae8 	bl	8000d50 <BQ29330_ReadFunctionControl>
 8001780:	4603      	mov	r3, r0
 8001782:	461a      	mov	r2, r3
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	4313      	orrs	r3, r2
 8001788:	71fb      	strb	r3, [r7, #7]
	statusI2c |=  BQ29330_ReadFunctionControl(BQ29330_OLD, 						&bq.BQ29330_OLD);
 800178a:	4916      	ldr	r1, [pc, #88]	@ (80017e4 <BMSreadAll+0xd0>)
 800178c:	2006      	movs	r0, #6
 800178e:	f7ff fadf 	bl	8000d50 <BQ29330_ReadFunctionControl>
 8001792:	4603      	mov	r3, r0
 8001794:	461a      	mov	r2, r3
 8001796:	79fb      	ldrb	r3, [r7, #7]
 8001798:	4313      	orrs	r3, r2
 800179a:	71fb      	strb	r3, [r7, #7]
	statusI2c |=  BQ29330_ReadFunctionControl(BQ29330_SCC, 						&bq.BQ29330_SCC);
 800179c:	4912      	ldr	r1, [pc, #72]	@ (80017e8 <BMSreadAll+0xd4>)
 800179e:	2007      	movs	r0, #7
 80017a0:	f7ff fad6 	bl	8000d50 <BQ29330_ReadFunctionControl>
 80017a4:	4603      	mov	r3, r0
 80017a6:	461a      	mov	r2, r3
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	71fb      	strb	r3, [r7, #7]
	statusI2c |=  BQ29330_ReadFunctionControl(BQ29330_SCD, 						&bq.BQ29330_SCD);
 80017ae:	490f      	ldr	r1, [pc, #60]	@ (80017ec <BMSreadAll+0xd8>)
 80017b0:	2008      	movs	r0, #8
 80017b2:	f7ff facd 	bl	8000d50 <BQ29330_ReadFunctionControl>
 80017b6:	4603      	mov	r3, r0
 80017b8:	461a      	mov	r2, r3
 80017ba:	79fb      	ldrb	r3, [r7, #7]
 80017bc:	4313      	orrs	r3, r2
 80017be:	71fb      	strb	r3, [r7, #7]
	return statusI2c;
 80017c0:	79fb      	ldrb	r3, [r7, #7]
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000010 	.word	0x20000010
 80017d0:	20000011 	.word	0x20000011
 80017d4:	20000012 	.word	0x20000012
 80017d8:	20000013 	.word	0x20000013
 80017dc:	20000014 	.word	0x20000014
 80017e0:	20000015 	.word	0x20000015
 80017e4:	20000016 	.word	0x20000016
 80017e8:	20000017 	.word	0x20000017
 80017ec:	20000018 	.word	0x20000018

080017f0 <sendMSGS>:

void sendMSGS(HAL_StatusTypeDef statusI2c) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	71fb      	strb	r3, [r7, #7]
	//bms

	sendUsartMsg("\n statusI2c: ", 						statusI2c);
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	4619      	mov	r1, r3
 8001800:	480f      	ldr	r0, [pc, #60]	@ (8001840 <sendMSGS+0x50>)
 8001802:	f000 fb73 	bl	8001eec <sendUsartMsg>
	sendUsartMsg("\nEstatus del bms : ", 				bq.BQ29330_status);
 8001806:	4b0f      	ldr	r3, [pc, #60]	@ (8001844 <sendMSGS+0x54>)
 8001808:	7c1b      	ldrb	r3, [r3, #16]
 800180a:	4619      	mov	r1, r3
 800180c:	480e      	ldr	r0, [pc, #56]	@ (8001848 <sendMSGS+0x58>)
 800180e:	f000 fb6d 	bl	8001eec <sendUsartMsg>
	sendUsartMsg("OUTPUT_CONTROL : ", 					bq.BQ29330_output_countrol);
 8001812:	4b0c      	ldr	r3, [pc, #48]	@ (8001844 <sendMSGS+0x54>)
 8001814:	7c5b      	ldrb	r3, [r3, #17]
 8001816:	4619      	mov	r1, r3
 8001818:	480c      	ldr	r0, [pc, #48]	@ (800184c <sendMSGS+0x5c>)
 800181a:	f000 fb67 	bl	8001eec <sendUsartMsg>
	sendUsartMsg("STATE_CONTROL : ", 					bq.BQ29330_state_countrol);
 800181e:	4b09      	ldr	r3, [pc, #36]	@ (8001844 <sendMSGS+0x54>)
 8001820:	7c9b      	ldrb	r3, [r3, #18]
 8001822:	4619      	mov	r1, r3
 8001824:	480a      	ldr	r0, [pc, #40]	@ (8001850 <sendMSGS+0x60>)
 8001826:	f000 fb61 	bl	8001eec <sendUsartMsg>
	sendUsartMsg("FUNCTION_CONTROL : ", 				bq.BQ29330_function_control);
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <sendMSGS+0x54>)
 800182c:	7cdb      	ldrb	r3, [r3, #19]
 800182e:	4619      	mov	r1, r3
 8001830:	4808      	ldr	r0, [pc, #32]	@ (8001854 <sendMSGS+0x64>)
 8001832:	f000 fb5b 	bl	8001eec <sendUsartMsg>
	//ina219
	sendUsartMsg("\nvbus ", 								vbus);
	sendUsartMsg("shunt ", 								vshunt * 4);
	sendUsartMsg("current ", 							current * 0.95);
	*/
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	0800b2f0 	.word	0x0800b2f0
 8001844:	20000000 	.word	0x20000000
 8001848:	0800b300 	.word	0x0800b300
 800184c:	0800b314 	.word	0x0800b314
 8001850:	0800b328 	.word	0x0800b328
 8001854:	0800b33c 	.word	0x0800b33c

08001858 <BMSlogic>:

void BMSlogic(){
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
	//reseteo el estatus register

	if(bq.BQ29330_status != 0){
 800185c:	4b19      	ldr	r3, [pc, #100]	@ (80018c4 <BMSlogic+0x6c>)
 800185e:	7c1b      	ldrb	r3, [r3, #16]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d02c      	beq.n	80018be <BMSlogic+0x66>
        BQ29330_WriteRegister(BQ29330_OUTPUT_CONTROL, bq.BQ29330_output_countrol &= ~(1U));
 8001864:	4b17      	ldr	r3, [pc, #92]	@ (80018c4 <BMSlogic+0x6c>)
 8001866:	7c5b      	ldrb	r3, [r3, #17]
 8001868:	f023 0301 	bic.w	r3, r3, #1
 800186c:	b2da      	uxtb	r2, r3
 800186e:	4b15      	ldr	r3, [pc, #84]	@ (80018c4 <BMSlogic+0x6c>)
 8001870:	745a      	strb	r2, [r3, #17]
 8001872:	4b14      	ldr	r3, [pc, #80]	@ (80018c4 <BMSlogic+0x6c>)
 8001874:	7c5b      	ldrb	r3, [r3, #17]
 8001876:	4619      	mov	r1, r3
 8001878:	2001      	movs	r0, #1
 800187a:	f7ff fa93 	bl	8000da4 <BQ29330_WriteRegister>
        HAL_Delay(10);
 800187e:	200a      	movs	r0, #10
 8001880:	f000 fbe4 	bl	800204c <HAL_Delay>
        BQ29330_WriteRegister(BQ29330_OUTPUT_CONTROL, bq.BQ29330_output_countrol |= (1U));
 8001884:	4b0f      	ldr	r3, [pc, #60]	@ (80018c4 <BMSlogic+0x6c>)
 8001886:	7c5b      	ldrb	r3, [r3, #17]
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	b2da      	uxtb	r2, r3
 800188e:	4b0d      	ldr	r3, [pc, #52]	@ (80018c4 <BMSlogic+0x6c>)
 8001890:	745a      	strb	r2, [r3, #17]
 8001892:	4b0c      	ldr	r3, [pc, #48]	@ (80018c4 <BMSlogic+0x6c>)
 8001894:	7c5b      	ldrb	r3, [r3, #17]
 8001896:	4619      	mov	r1, r3
 8001898:	2001      	movs	r0, #1
 800189a:	f7ff fa83 	bl	8000da4 <BQ29330_WriteRegister>
        HAL_Delay(10);
 800189e:	200a      	movs	r0, #10
 80018a0:	f000 fbd4 	bl	800204c <HAL_Delay>
        BQ29330_WriteRegister(BQ29330_OUTPUT_CONTROL, bq.BQ29330_output_countrol &= ~(1U));
 80018a4:	4b07      	ldr	r3, [pc, #28]	@ (80018c4 <BMSlogic+0x6c>)
 80018a6:	7c5b      	ldrb	r3, [r3, #17]
 80018a8:	f023 0301 	bic.w	r3, r3, #1
 80018ac:	b2da      	uxtb	r2, r3
 80018ae:	4b05      	ldr	r3, [pc, #20]	@ (80018c4 <BMSlogic+0x6c>)
 80018b0:	745a      	strb	r2, [r3, #17]
 80018b2:	4b04      	ldr	r3, [pc, #16]	@ (80018c4 <BMSlogic+0x6c>)
 80018b4:	7c5b      	ldrb	r3, [r3, #17]
 80018b6:	4619      	mov	r1, r3
 80018b8:	2001      	movs	r0, #1
 80018ba:	f7ff fa73 	bl	8000da4 <BQ29330_WriteRegister>
        BQ29330_WriteRegister(BQ29330_OUTPUT_CONTROL, bq.BQ29330_output_countrol);
        cortoEnclavamiento = false;
    }
    */

}
 80018be:	bf00      	nop
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000000 	.word	0x20000000

080018c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018cc:	b672      	cpsid	i
}
 80018ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80018d0:	bf00      	nop
 80018d2:	e7fd      	b.n	80018d0 <Error_Handler+0x8>

080018d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018da:	4b27      	ldr	r3, [pc, #156]	@ (8001978 <HAL_MspInit+0xa4>)
 80018dc:	699b      	ldr	r3, [r3, #24]
 80018de:	4a26      	ldr	r2, [pc, #152]	@ (8001978 <HAL_MspInit+0xa4>)
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	6193      	str	r3, [r2, #24]
 80018e6:	4b24      	ldr	r3, [pc, #144]	@ (8001978 <HAL_MspInit+0xa4>)
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	60bb      	str	r3, [r7, #8]
 80018f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018f2:	4b21      	ldr	r3, [pc, #132]	@ (8001978 <HAL_MspInit+0xa4>)
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	4a20      	ldr	r2, [pc, #128]	@ (8001978 <HAL_MspInit+0xa4>)
 80018f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018fc:	61d3      	str	r3, [r2, #28]
 80018fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001978 <HAL_MspInit+0xa4>)
 8001900:	69db      	ldr	r3, [r3, #28]
 8001902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001906:	607b      	str	r3, [r7, #4]
 8001908:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 2, 0);
 800190a:	2200      	movs	r2, #0
 800190c:	2102      	movs	r1, #2
 800190e:	f06f 000b 	mvn.w	r0, #11
 8001912:	f001 f928 	bl	8002b66 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 2, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	2102      	movs	r1, #2
 800191a:	f06f 000a 	mvn.w	r0, #10
 800191e:	f001 f922 	bl	8002b66 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 2, 0);
 8001922:	2200      	movs	r2, #0
 8001924:	2102      	movs	r1, #2
 8001926:	f06f 0009 	mvn.w	r0, #9
 800192a:	f001 f91c 	bl	8002b66 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800192e:	2200      	movs	r2, #0
 8001930:	2102      	movs	r1, #2
 8001932:	f06f 0004 	mvn.w	r0, #4
 8001936:	f001 f916 	bl	8002b66 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 2, 0);
 800193a:	2200      	movs	r2, #0
 800193c:	2102      	movs	r1, #2
 800193e:	f06f 0003 	mvn.w	r0, #3
 8001942:	f001 f910 	bl	8002b66 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 2, 0);
 8001946:	2200      	movs	r2, #0
 8001948:	2102      	movs	r1, #2
 800194a:	f06f 0001 	mvn.w	r0, #1
 800194e:	f001 f90a 	bl	8002b66 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001952:	4b0a      	ldr	r3, [pc, #40]	@ (800197c <HAL_MspInit+0xa8>)
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	4a04      	ldr	r2, [pc, #16]	@ (800197c <HAL_MspInit+0xa8>)
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800196e:	bf00      	nop
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	40021000 	.word	0x40021000
 800197c:	40010000 	.word	0x40010000

08001980 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001984:	bf00      	nop
 8001986:	e7fd      	b.n	8001984 <NMI_Handler+0x4>

08001988 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800198c:	bf00      	nop
 800198e:	e7fd      	b.n	800198c <HardFault_Handler+0x4>

08001990 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <MemManage_Handler+0x4>

08001998 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800199c:	bf00      	nop
 800199e:	e7fd      	b.n	800199c <BusFault_Handler+0x4>

080019a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019a4:	bf00      	nop
 80019a6:	e7fd      	b.n	80019a4 <UsageFault_Handler+0x4>

080019a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019ac:	bf00      	nop
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr

080019b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bc80      	pop	{r7}
 80019be:	4770      	bx	lr

080019c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr

080019cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019d0:	f000 fb20 	bl	8002014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80019dc:	4802      	ldr	r0, [pc, #8]	@ (80019e8 <DMA1_Channel1_IRQHandler+0x10>)
 80019de:	f001 f9b3 	bl	8002d48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	2000023c 	.word	0x2000023c

080019ec <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80019f0:	4802      	ldr	r0, [pc, #8]	@ (80019fc <ADC1_2_IRQHandler+0x10>)
 80019f2:	f000 fd05 	bl	8002400 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	2000020c 	.word	0x2000020c

08001a00 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a04:	4802      	ldr	r0, [pc, #8]	@ (8001a10 <TIM2_IRQHandler+0x10>)
 8001a06:	f004 f8dd 	bl	8005bc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000350 	.word	0x20000350

08001a14 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a18:	4802      	ldr	r0, [pc, #8]	@ (8001a24 <TIM3_IRQHandler+0x10>)
 8001a1a:	f004 f8d3 	bl	8005bc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000398 	.word	0x20000398

08001a28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  return 1;
 8001a2c:	2301      	movs	r3, #1
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr

08001a36 <_kill>:

int _kill(int pid, int sig)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	b082      	sub	sp, #8
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
 8001a3e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a40:	f006 fec8 	bl	80087d4 <__errno>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2216      	movs	r2, #22
 8001a48:	601a      	str	r2, [r3, #0]
  return -1;
 8001a4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <_exit>:

void _exit (int status)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b082      	sub	sp, #8
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a5e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f7ff ffe7 	bl	8001a36 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a68:	bf00      	nop
 8001a6a:	e7fd      	b.n	8001a68 <_exit+0x12>

08001a6c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b086      	sub	sp, #24
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]
 8001a7c:	e00a      	b.n	8001a94 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a7e:	f3af 8000 	nop.w
 8001a82:	4601      	mov	r1, r0
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	1c5a      	adds	r2, r3, #1
 8001a88:	60ba      	str	r2, [r7, #8]
 8001a8a:	b2ca      	uxtb	r2, r1
 8001a8c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	3301      	adds	r3, #1
 8001a92:	617b      	str	r3, [r7, #20]
 8001a94:	697a      	ldr	r2, [r7, #20]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	dbf0      	blt.n	8001a7e <_read+0x12>
  }

  return len;
 8001a9c:	687b      	ldr	r3, [r7, #4]
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3718      	adds	r7, #24
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b086      	sub	sp, #24
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	60f8      	str	r0, [r7, #12]
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	617b      	str	r3, [r7, #20]
 8001ab6:	e009      	b.n	8001acc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	1c5a      	adds	r2, r3, #1
 8001abc:	60ba      	str	r2, [r7, #8]
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	617b      	str	r3, [r7, #20]
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	dbf1      	blt.n	8001ab8 <_write+0x12>
  }
  return len;
 8001ad4:	687b      	ldr	r3, [r7, #4]
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <_close>:

int _close(int file)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b083      	sub	sp, #12
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ae6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	370c      	adds	r7, #12
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bc80      	pop	{r7}
 8001af2:	4770      	bx	lr

08001af4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b04:	605a      	str	r2, [r3, #4]
  return 0;
 8001b06:	2300      	movs	r3, #0
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bc80      	pop	{r7}
 8001b10:	4770      	bx	lr

08001b12 <_isatty>:

int _isatty(int file)
{
 8001b12:	b480      	push	{r7}
 8001b14:	b083      	sub	sp, #12
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b1a:	2301      	movs	r3, #1
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bc80      	pop	{r7}
 8001b24:	4770      	bx	lr

08001b26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b26:	b480      	push	{r7}
 8001b28:	b085      	sub	sp, #20
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	60f8      	str	r0, [r7, #12]
 8001b2e:	60b9      	str	r1, [r7, #8]
 8001b30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3714      	adds	r7, #20
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bc80      	pop	{r7}
 8001b3c:	4770      	bx	lr
	...

08001b40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b48:	4a14      	ldr	r2, [pc, #80]	@ (8001b9c <_sbrk+0x5c>)
 8001b4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ba0 <_sbrk+0x60>)
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b54:	4b13      	ldr	r3, [pc, #76]	@ (8001ba4 <_sbrk+0x64>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d102      	bne.n	8001b62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ba4 <_sbrk+0x64>)
 8001b5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ba8 <_sbrk+0x68>)
 8001b60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b62:	4b10      	ldr	r3, [pc, #64]	@ (8001ba4 <_sbrk+0x64>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d207      	bcs.n	8001b80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b70:	f006 fe30 	bl	80087d4 <__errno>
 8001b74:	4603      	mov	r3, r0
 8001b76:	220c      	movs	r2, #12
 8001b78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b7e:	e009      	b.n	8001b94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b80:	4b08      	ldr	r3, [pc, #32]	@ (8001ba4 <_sbrk+0x64>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b86:	4b07      	ldr	r3, [pc, #28]	@ (8001ba4 <_sbrk+0x64>)
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ba4 <_sbrk+0x64>)
 8001b90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b92:	68fb      	ldr	r3, [r7, #12]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3718      	adds	r7, #24
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20005000 	.word	0x20005000
 8001ba0:	00000400 	.word	0x00000400
 8001ba4:	2000034c 	.word	0x2000034c
 8001ba8:	20000578 	.word	0x20000578

08001bac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bc80      	pop	{r7}
 8001bb6:	4770      	bx	lr

08001bb8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bbe:	f107 0308 	add.w	r3, r7, #8
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	605a      	str	r2, [r3, #4]
 8001bc8:	609a      	str	r2, [r3, #8]
 8001bca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bcc:	463b      	mov	r3, r7
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8001c50 <MX_TIM2_Init+0x98>)
 8001bd6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bda:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8001bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8001c50 <MX_TIM2_Init+0x98>)
 8001bde:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001be2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c50 <MX_TIM2_Init+0x98>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 8001bea:	4b19      	ldr	r3, [pc, #100]	@ (8001c50 <MX_TIM2_Init+0x98>)
 8001bec:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001bf0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf2:	4b17      	ldr	r3, [pc, #92]	@ (8001c50 <MX_TIM2_Init+0x98>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf8:	4b15      	ldr	r3, [pc, #84]	@ (8001c50 <MX_TIM2_Init+0x98>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bfe:	4814      	ldr	r0, [pc, #80]	@ (8001c50 <MX_TIM2_Init+0x98>)
 8001c00:	f003 fea0 	bl	8005944 <HAL_TIM_Base_Init>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001c0a:	f7ff fe5d 	bl	80018c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c14:	f107 0308 	add.w	r3, r7, #8
 8001c18:	4619      	mov	r1, r3
 8001c1a:	480d      	ldr	r0, [pc, #52]	@ (8001c50 <MX_TIM2_Init+0x98>)
 8001c1c:	f004 f984 	bl	8005f28 <HAL_TIM_ConfigClockSource>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001c26:	f7ff fe4f 	bl	80018c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c32:	463b      	mov	r3, r7
 8001c34:	4619      	mov	r1, r3
 8001c36:	4806      	ldr	r0, [pc, #24]	@ (8001c50 <MX_TIM2_Init+0x98>)
 8001c38:	f004 fd1a 	bl	8006670 <HAL_TIMEx_MasterConfigSynchronization>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001c42:	f7ff fe41 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c46:	bf00      	nop
 8001c48:	3718      	adds	r7, #24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	20000350 	.word	0x20000350

08001c54 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08a      	sub	sp, #40	@ 0x28
 8001c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c5a:	f107 0320 	add.w	r3, r7, #32
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c64:	1d3b      	adds	r3, r7, #4
 8001c66:	2200      	movs	r2, #0
 8001c68:	601a      	str	r2, [r3, #0]
 8001c6a:	605a      	str	r2, [r3, #4]
 8001c6c:	609a      	str	r2, [r3, #8]
 8001c6e:	60da      	str	r2, [r3, #12]
 8001c70:	611a      	str	r2, [r3, #16]
 8001c72:	615a      	str	r2, [r3, #20]
 8001c74:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c76:	4b22      	ldr	r3, [pc, #136]	@ (8001d00 <MX_TIM3_Init+0xac>)
 8001c78:	4a22      	ldr	r2, [pc, #136]	@ (8001d04 <MX_TIM3_Init+0xb0>)
 8001c7a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c7c:	4b20      	ldr	r3, [pc, #128]	@ (8001d00 <MX_TIM3_Init+0xac>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c82:	4b1f      	ldr	r3, [pc, #124]	@ (8001d00 <MX_TIM3_Init+0xac>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 490;
 8001c88:	4b1d      	ldr	r3, [pc, #116]	@ (8001d00 <MX_TIM3_Init+0xac>)
 8001c8a:	f44f 72f5 	mov.w	r2, #490	@ 0x1ea
 8001c8e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c90:	4b1b      	ldr	r3, [pc, #108]	@ (8001d00 <MX_TIM3_Init+0xac>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c96:	4b1a      	ldr	r3, [pc, #104]	@ (8001d00 <MX_TIM3_Init+0xac>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c9c:	4818      	ldr	r0, [pc, #96]	@ (8001d00 <MX_TIM3_Init+0xac>)
 8001c9e:	f003 fea0 	bl	80059e2 <HAL_TIM_PWM_Init>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001ca8:	f7ff fe0e 	bl	80018c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cac:	2300      	movs	r3, #0
 8001cae:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cb4:	f107 0320 	add.w	r3, r7, #32
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4811      	ldr	r0, [pc, #68]	@ (8001d00 <MX_TIM3_Init+0xac>)
 8001cbc:	f004 fcd8 	bl	8006670 <HAL_TIMEx_MasterConfigSynchronization>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001cc6:	f7ff fdff 	bl	80018c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cca:	2360      	movs	r3, #96	@ 0x60
 8001ccc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001cda:	1d3b      	adds	r3, r7, #4
 8001cdc:	220c      	movs	r2, #12
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4807      	ldr	r0, [pc, #28]	@ (8001d00 <MX_TIM3_Init+0xac>)
 8001ce2:	f004 f85f 	bl	8005da4 <HAL_TIM_PWM_ConfigChannel>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001cec:	f7ff fdec 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001cf0:	4803      	ldr	r0, [pc, #12]	@ (8001d00 <MX_TIM3_Init+0xac>)
 8001cf2:	f000 f853 	bl	8001d9c <HAL_TIM_MspPostInit>

}
 8001cf6:	bf00      	nop
 8001cf8:	3728      	adds	r7, #40	@ 0x28
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20000398 	.word	0x20000398
 8001d04:	40000400 	.word	0x40000400

08001d08 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d18:	d113      	bne.n	8001d42 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d4c <HAL_TIM_Base_MspInit+0x44>)
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d4c <HAL_TIM_Base_MspInit+0x44>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	61d3      	str	r3, [r2, #28]
 8001d26:	4b09      	ldr	r3, [pc, #36]	@ (8001d4c <HAL_TIM_Base_MspInit+0x44>)
 8001d28:	69db      	ldr	r3, [r3, #28]
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d32:	2200      	movs	r2, #0
 8001d34:	2100      	movs	r1, #0
 8001d36:	201c      	movs	r0, #28
 8001d38:	f000 ff15 	bl	8002b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d3c:	201c      	movs	r0, #28
 8001d3e:	f000 ff2e 	bl	8002b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001d42:	bf00      	nop
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40021000 	.word	0x40021000

08001d50 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d94 <HAL_TIM_PWM_MspInit+0x44>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d113      	bne.n	8001d8a <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d62:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <HAL_TIM_PWM_MspInit+0x48>)
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	4a0c      	ldr	r2, [pc, #48]	@ (8001d98 <HAL_TIM_PWM_MspInit+0x48>)
 8001d68:	f043 0302 	orr.w	r3, r3, #2
 8001d6c:	61d3      	str	r3, [r2, #28]
 8001d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d98 <HAL_TIM_PWM_MspInit+0x48>)
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	201d      	movs	r0, #29
 8001d80:	f000 fef1 	bl	8002b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d84:	201d      	movs	r0, #29
 8001d86:	f000 ff0a 	bl	8002b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001d8a:	bf00      	nop
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40000400 	.word	0x40000400
 8001d98:	40021000 	.word	0x40021000

08001d9c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b088      	sub	sp, #32
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	f107 0310 	add.w	r3, r7, #16
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a0f      	ldr	r2, [pc, #60]	@ (8001df4 <HAL_TIM_MspPostInit+0x58>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d117      	bne.n	8001dec <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001df8 <HAL_TIM_MspPostInit+0x5c>)
 8001dbe:	699b      	ldr	r3, [r3, #24]
 8001dc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001df8 <HAL_TIM_MspPostInit+0x5c>)
 8001dc2:	f043 0308 	orr.w	r3, r3, #8
 8001dc6:	6193      	str	r3, [r2, #24]
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001df8 <HAL_TIM_MspPostInit+0x5c>)
 8001dca:	699b      	ldr	r3, [r3, #24]
 8001dcc:	f003 0308 	and.w	r3, r3, #8
 8001dd0:	60fb      	str	r3, [r7, #12]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de0:	f107 0310 	add.w	r3, r7, #16
 8001de4:	4619      	mov	r1, r3
 8001de6:	4805      	ldr	r0, [pc, #20]	@ (8001dfc <HAL_TIM_MspPostInit+0x60>)
 8001de8:	f001 f8e2 	bl	8002fb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001dec:	bf00      	nop
 8001dee:	3720      	adds	r7, #32
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40000400 	.word	0x40000400
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	40010c00 	.word	0x40010c00

08001e00 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e04:	4b11      	ldr	r3, [pc, #68]	@ (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e06:	4a12      	ldr	r2, [pc, #72]	@ (8001e50 <MX_USART1_UART_Init+0x50>)
 8001e08:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001e0a:	4b10      	ldr	r3, [pc, #64]	@ (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e0c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001e10:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e12:	4b0e      	ldr	r3, [pc, #56]	@ (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e18:	4b0c      	ldr	r3, [pc, #48]	@ (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e24:	4b09      	ldr	r3, [pc, #36]	@ (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e26:	220c      	movs	r2, #12
 8001e28:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e2a:	4b08      	ldr	r3, [pc, #32]	@ (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e30:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e36:	4805      	ldr	r0, [pc, #20]	@ (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e38:	f004 fc8a 	bl	8006750 <HAL_UART_Init>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e42:	f7ff fd41 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	200003e0 	.word	0x200003e0
 8001e50:	40013800 	.word	0x40013800

08001e54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b088      	sub	sp, #32
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5c:	f107 0310 	add.w	r3, r7, #16
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a1c      	ldr	r2, [pc, #112]	@ (8001ee0 <HAL_UART_MspInit+0x8c>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d131      	bne.n	8001ed8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e74:	4b1b      	ldr	r3, [pc, #108]	@ (8001ee4 <HAL_UART_MspInit+0x90>)
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	4a1a      	ldr	r2, [pc, #104]	@ (8001ee4 <HAL_UART_MspInit+0x90>)
 8001e7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e7e:	6193      	str	r3, [r2, #24]
 8001e80:	4b18      	ldr	r3, [pc, #96]	@ (8001ee4 <HAL_UART_MspInit+0x90>)
 8001e82:	699b      	ldr	r3, [r3, #24]
 8001e84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e88:	60fb      	str	r3, [r7, #12]
 8001e8a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e8c:	4b15      	ldr	r3, [pc, #84]	@ (8001ee4 <HAL_UART_MspInit+0x90>)
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	4a14      	ldr	r2, [pc, #80]	@ (8001ee4 <HAL_UART_MspInit+0x90>)
 8001e92:	f043 0304 	orr.w	r3, r3, #4
 8001e96:	6193      	str	r3, [r2, #24]
 8001e98:	4b12      	ldr	r3, [pc, #72]	@ (8001ee4 <HAL_UART_MspInit+0x90>)
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	f003 0304 	and.w	r3, r3, #4
 8001ea0:	60bb      	str	r3, [r7, #8]
 8001ea2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ea4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ea8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb2:	f107 0310 	add.w	r3, r7, #16
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	480b      	ldr	r0, [pc, #44]	@ (8001ee8 <HAL_UART_MspInit+0x94>)
 8001eba:	f001 f879 	bl	8002fb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ebe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ec2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ecc:	f107 0310 	add.w	r3, r7, #16
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4805      	ldr	r0, [pc, #20]	@ (8001ee8 <HAL_UART_MspInit+0x94>)
 8001ed4:	f001 f86c 	bl	8002fb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001ed8:	bf00      	nop
 8001eda:	3720      	adds	r7, #32
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40013800 	.word	0x40013800
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	40010800 	.word	0x40010800

08001eec <sendUsartMsg>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void sendUsartMsg(const char* label, uint16_t value) {
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b094      	sub	sp, #80	@ 0x50
 8001ef0:	af02      	add	r7, sp, #8
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	807b      	strh	r3, [r7, #2]
    char buffer[BUFFER_SIZE];
    snprintf(buffer, BUFFER_SIZE, "%s %u \n", label, value);
 8001ef8:	887b      	ldrh	r3, [r7, #2]
 8001efa:	f107 0008 	add.w	r0, r7, #8
 8001efe:	9300      	str	r3, [sp, #0]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4a0c      	ldr	r2, [pc, #48]	@ (8001f34 <sendUsartMsg+0x48>)
 8001f04:	2140      	movs	r1, #64	@ 0x40
 8001f06:	f005 fcb3 	bl	8007870 <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001f0a:	f107 0308 	add.w	r3, r7, #8
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7fe f91e 	bl	8000150 <strlen>
 8001f14:	4603      	mov	r3, r0
 8001f16:	b29a      	uxth	r2, r3
 8001f18:	f107 0108 	add.w	r1, r7, #8
 8001f1c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f20:	4805      	ldr	r0, [pc, #20]	@ (8001f38 <sendUsartMsg+0x4c>)
 8001f22:	f004 fc65 	bl	80067f0 <HAL_UART_Transmit>
    HAL_Delay(10);
 8001f26:	200a      	movs	r0, #10
 8001f28:	f000 f890 	bl	800204c <HAL_Delay>
}
 8001f2c:	bf00      	nop
 8001f2e:	3748      	adds	r7, #72	@ 0x48
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	0800b350 	.word	0x0800b350
 8001f38:	200003e0 	.word	0x200003e0

08001f3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f3c:	f7ff fe36 	bl	8001bac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f40:	480b      	ldr	r0, [pc, #44]	@ (8001f70 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f42:	490c      	ldr	r1, [pc, #48]	@ (8001f74 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f44:	4a0c      	ldr	r2, [pc, #48]	@ (8001f78 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f48:	e002      	b.n	8001f50 <LoopCopyDataInit>

08001f4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f4e:	3304      	adds	r3, #4

08001f50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f54:	d3f9      	bcc.n	8001f4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f56:	4a09      	ldr	r2, [pc, #36]	@ (8001f7c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f58:	4c09      	ldr	r4, [pc, #36]	@ (8001f80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f5c:	e001      	b.n	8001f62 <LoopFillZerobss>

08001f5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f60:	3204      	adds	r2, #4

08001f62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f64:	d3fb      	bcc.n	8001f5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f66:	f006 fc3b 	bl	80087e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f6a:	f7ff f9d9 	bl	8001320 <main>
  bx lr
 8001f6e:	4770      	bx	lr
  ldr r0, =_sdata
 8001f70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f74:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8001f78:	0800b7bc 	.word	0x0800b7bc
  ldr r2, =_sbss
 8001f7c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8001f80:	20000578 	.word	0x20000578

08001f84 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f84:	e7fe      	b.n	8001f84 <CAN1_RX1_IRQHandler>
	...

08001f88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f8c:	4b08      	ldr	r3, [pc, #32]	@ (8001fb0 <HAL_Init+0x28>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a07      	ldr	r2, [pc, #28]	@ (8001fb0 <HAL_Init+0x28>)
 8001f92:	f043 0310 	orr.w	r3, r3, #16
 8001f96:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f98:	2003      	movs	r0, #3
 8001f9a:	f000 fdd9 	bl	8002b50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f9e:	200f      	movs	r0, #15
 8001fa0:	f000 f808 	bl	8001fb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fa4:	f7ff fc96 	bl	80018d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	40022000 	.word	0x40022000

08001fb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fbc:	4b12      	ldr	r3, [pc, #72]	@ (8002008 <HAL_InitTick+0x54>)
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	4b12      	ldr	r3, [pc, #72]	@ (800200c <HAL_InitTick+0x58>)
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fca:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f000 fdf1 	bl	8002bba <HAL_SYSTICK_Config>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e00e      	b.n	8002000 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2b0f      	cmp	r3, #15
 8001fe6:	d80a      	bhi.n	8001ffe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	6879      	ldr	r1, [r7, #4]
 8001fec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ff0:	f000 fdb9 	bl	8002b66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ff4:	4a06      	ldr	r2, [pc, #24]	@ (8002010 <HAL_InitTick+0x5c>)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	e000      	b.n	8002000 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
}
 8002000:	4618      	mov	r0, r3
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	2000001c 	.word	0x2000001c
 800200c:	20000024 	.word	0x20000024
 8002010:	20000020 	.word	0x20000020

08002014 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002018:	4b05      	ldr	r3, [pc, #20]	@ (8002030 <HAL_IncTick+0x1c>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	461a      	mov	r2, r3
 800201e:	4b05      	ldr	r3, [pc, #20]	@ (8002034 <HAL_IncTick+0x20>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4413      	add	r3, r2
 8002024:	4a03      	ldr	r2, [pc, #12]	@ (8002034 <HAL_IncTick+0x20>)
 8002026:	6013      	str	r3, [r2, #0]
}
 8002028:	bf00      	nop
 800202a:	46bd      	mov	sp, r7
 800202c:	bc80      	pop	{r7}
 800202e:	4770      	bx	lr
 8002030:	20000024 	.word	0x20000024
 8002034:	20000428 	.word	0x20000428

08002038 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  return uwTick;
 800203c:	4b02      	ldr	r3, [pc, #8]	@ (8002048 <HAL_GetTick+0x10>)
 800203e:	681b      	ldr	r3, [r3, #0]
}
 8002040:	4618      	mov	r0, r3
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr
 8002048:	20000428 	.word	0x20000428

0800204c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002054:	f7ff fff0 	bl	8002038 <HAL_GetTick>
 8002058:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002064:	d005      	beq.n	8002072 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002066:	4b0a      	ldr	r3, [pc, #40]	@ (8002090 <HAL_Delay+0x44>)
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	461a      	mov	r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	4413      	add	r3, r2
 8002070:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002072:	bf00      	nop
 8002074:	f7ff ffe0 	bl	8002038 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	429a      	cmp	r2, r3
 8002082:	d8f7      	bhi.n	8002074 <HAL_Delay+0x28>
  {
  }
}
 8002084:	bf00      	nop
 8002086:	bf00      	nop
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20000024 	.word	0x20000024

08002094 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800209c:	2300      	movs	r3, #0
 800209e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80020a0:	2300      	movs	r3, #0
 80020a2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80020a4:	2300      	movs	r3, #0
 80020a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80020a8:	2300      	movs	r3, #0
 80020aa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e0be      	b.n	8002234 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d109      	bne.n	80020d8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f7fe fdcc 	bl	8000c70 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f000 fbbd 	bl	8002858 <ADC_ConversionStop_Disable>
 80020de:	4603      	mov	r3, r0
 80020e0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e6:	f003 0310 	and.w	r3, r3, #16
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f040 8099 	bne.w	8002222 <HAL_ADC_Init+0x18e>
 80020f0:	7dfb      	ldrb	r3, [r7, #23]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f040 8095 	bne.w	8002222 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020fc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002100:	f023 0302 	bic.w	r3, r3, #2
 8002104:	f043 0202 	orr.w	r2, r3, #2
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002114:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	7b1b      	ldrb	r3, [r3, #12]
 800211a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800211c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800211e:	68ba      	ldr	r2, [r7, #8]
 8002120:	4313      	orrs	r3, r2
 8002122:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800212c:	d003      	beq.n	8002136 <HAL_ADC_Init+0xa2>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d102      	bne.n	800213c <HAL_ADC_Init+0xa8>
 8002136:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800213a:	e000      	b.n	800213e <HAL_ADC_Init+0xaa>
 800213c:	2300      	movs	r3, #0
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	4313      	orrs	r3, r2
 8002142:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	7d1b      	ldrb	r3, [r3, #20]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d119      	bne.n	8002180 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	7b1b      	ldrb	r3, [r3, #12]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d109      	bne.n	8002168 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	3b01      	subs	r3, #1
 800215a:	035a      	lsls	r2, r3, #13
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	4313      	orrs	r3, r2
 8002160:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	e00b      	b.n	8002180 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800216c:	f043 0220 	orr.w	r2, r3, #32
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002178:	f043 0201 	orr.w	r2, r3, #1
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	430a      	orrs	r2, r1
 8002192:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	689a      	ldr	r2, [r3, #8]
 800219a:	4b28      	ldr	r3, [pc, #160]	@ (800223c <HAL_ADC_Init+0x1a8>)
 800219c:	4013      	ands	r3, r2
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	6812      	ldr	r2, [r2, #0]
 80021a2:	68b9      	ldr	r1, [r7, #8]
 80021a4:	430b      	orrs	r3, r1
 80021a6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021b0:	d003      	beq.n	80021ba <HAL_ADC_Init+0x126>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d104      	bne.n	80021c4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	3b01      	subs	r3, #1
 80021c0:	051b      	lsls	r3, r3, #20
 80021c2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ca:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	430a      	orrs	r2, r1
 80021d6:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689a      	ldr	r2, [r3, #8]
 80021de:	4b18      	ldr	r3, [pc, #96]	@ (8002240 <HAL_ADC_Init+0x1ac>)
 80021e0:	4013      	ands	r3, r2
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d10b      	bne.n	8002200 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f2:	f023 0303 	bic.w	r3, r3, #3
 80021f6:	f043 0201 	orr.w	r2, r3, #1
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80021fe:	e018      	b.n	8002232 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002204:	f023 0312 	bic.w	r3, r3, #18
 8002208:	f043 0210 	orr.w	r2, r3, #16
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002214:	f043 0201 	orr.w	r2, r3, #1
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002220:	e007      	b.n	8002232 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002226:	f043 0210 	orr.w	r2, r3, #16
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002232:	7dfb      	ldrb	r3, [r7, #23]
}
 8002234:	4618      	mov	r0, r3
 8002236:	3718      	adds	r7, #24
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	ffe1f7fd 	.word	0xffe1f7fd
 8002240:	ff1f0efe 	.word	0xff1f0efe

08002244 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002250:	2300      	movs	r3, #0
 8002252:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a64      	ldr	r2, [pc, #400]	@ (80023ec <HAL_ADC_Start_DMA+0x1a8>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d004      	beq.n	8002268 <HAL_ADC_Start_DMA+0x24>
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a63      	ldr	r2, [pc, #396]	@ (80023f0 <HAL_ADC_Start_DMA+0x1ac>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d106      	bne.n	8002276 <HAL_ADC_Start_DMA+0x32>
 8002268:	4b60      	ldr	r3, [pc, #384]	@ (80023ec <HAL_ADC_Start_DMA+0x1a8>)
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002270:	2b00      	cmp	r3, #0
 8002272:	f040 80b3 	bne.w	80023dc <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800227c:	2b01      	cmp	r3, #1
 800227e:	d101      	bne.n	8002284 <HAL_ADC_Start_DMA+0x40>
 8002280:	2302      	movs	r3, #2
 8002282:	e0ae      	b.n	80023e2 <HAL_ADC_Start_DMA+0x19e>
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2201      	movs	r2, #1
 8002288:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800228c:	68f8      	ldr	r0, [r7, #12]
 800228e:	f000 fa89 	bl	80027a4 <ADC_Enable>
 8002292:	4603      	mov	r3, r0
 8002294:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002296:	7dfb      	ldrb	r3, [r7, #23]
 8002298:	2b00      	cmp	r3, #0
 800229a:	f040 809a 	bne.w	80023d2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80022a6:	f023 0301 	bic.w	r3, r3, #1
 80022aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a4e      	ldr	r2, [pc, #312]	@ (80023f0 <HAL_ADC_Start_DMA+0x1ac>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d105      	bne.n	80022c8 <HAL_ADC_Start_DMA+0x84>
 80022bc:	4b4b      	ldr	r3, [pc, #300]	@ (80023ec <HAL_ADC_Start_DMA+0x1a8>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d115      	bne.n	80022f4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d026      	beq.n	8002330 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022ea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022f2:	e01d      	b.n	8002330 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a39      	ldr	r2, [pc, #228]	@ (80023ec <HAL_ADC_Start_DMA+0x1a8>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d004      	beq.n	8002314 <HAL_ADC_Start_DMA+0xd0>
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a38      	ldr	r2, [pc, #224]	@ (80023f0 <HAL_ADC_Start_DMA+0x1ac>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d10d      	bne.n	8002330 <HAL_ADC_Start_DMA+0xec>
 8002314:	4b35      	ldr	r3, [pc, #212]	@ (80023ec <HAL_ADC_Start_DMA+0x1a8>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800231c:	2b00      	cmp	r3, #0
 800231e:	d007      	beq.n	8002330 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002324:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002328:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002334:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d006      	beq.n	800234a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002340:	f023 0206 	bic.w	r2, r3, #6
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002348:	e002      	b.n	8002350 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2200      	movs	r2, #0
 800234e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2200      	movs	r2, #0
 8002354:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6a1b      	ldr	r3, [r3, #32]
 800235c:	4a25      	ldr	r2, [pc, #148]	@ (80023f4 <HAL_ADC_Start_DMA+0x1b0>)
 800235e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	4a24      	ldr	r2, [pc, #144]	@ (80023f8 <HAL_ADC_Start_DMA+0x1b4>)
 8002366:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	4a23      	ldr	r2, [pc, #140]	@ (80023fc <HAL_ADC_Start_DMA+0x1b8>)
 800236e:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f06f 0202 	mvn.w	r2, #2
 8002378:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002388:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	6a18      	ldr	r0, [r3, #32]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	334c      	adds	r3, #76	@ 0x4c
 8002394:	4619      	mov	r1, r3
 8002396:	68ba      	ldr	r2, [r7, #8]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f000 fc75 	bl	8002c88 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80023a8:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80023ac:	d108      	bne.n	80023c0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80023bc:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80023be:	e00f      	b.n	80023e0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	689a      	ldr	r2, [r3, #8]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80023ce:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80023d0:	e006      	b.n	80023e0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 80023da:	e001      	b.n	80023e0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80023e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3718      	adds	r7, #24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40012400 	.word	0x40012400
 80023f0:	40012800 	.word	0x40012800
 80023f4:	080028db 	.word	0x080028db
 80023f8:	08002957 	.word	0x08002957
 80023fc:	08002973 	.word	0x08002973

08002400 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	f003 0320 	and.w	r3, r3, #32
 800241e:	2b00      	cmp	r3, #0
 8002420:	d03e      	beq.n	80024a0 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f003 0302 	and.w	r3, r3, #2
 8002428:	2b00      	cmp	r3, #0
 800242a:	d039      	beq.n	80024a0 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002430:	f003 0310 	and.w	r3, r3, #16
 8002434:	2b00      	cmp	r3, #0
 8002436:	d105      	bne.n	8002444 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800243c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800244e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002452:	d11d      	bne.n	8002490 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002458:	2b00      	cmp	r3, #0
 800245a:	d119      	bne.n	8002490 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	685a      	ldr	r2, [r3, #4]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f022 0220 	bic.w	r2, r2, #32
 800246a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002470:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800247c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d105      	bne.n	8002490 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002488:	f043 0201 	orr.w	r2, r3, #1
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f7fe ff35 	bl	8001300 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f06f 0212 	mvn.w	r2, #18
 800249e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d04d      	beq.n	8002546 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f003 0304 	and.w	r3, r3, #4
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d048      	beq.n	8002546 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b8:	f003 0310 	and.w	r3, r3, #16
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d105      	bne.n	80024cc <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80024d6:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80024da:	d012      	beq.n	8002502 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d125      	bne.n	8002536 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80024f4:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80024f8:	d11d      	bne.n	8002536 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d119      	bne.n	8002536 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	685a      	ldr	r2, [r3, #4]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002510:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002516:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002526:	2b00      	cmp	r3, #0
 8002528:	d105      	bne.n	8002536 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800252e:	f043 0201 	orr.w	r2, r3, #1
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 fa35 	bl	80029a6 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f06f 020c 	mvn.w	r2, #12
 8002544:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800254c:	2b00      	cmp	r3, #0
 800254e:	d012      	beq.n	8002576 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00d      	beq.n	8002576 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800255e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f000 f812 	bl	8002590 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f06f 0201 	mvn.w	r2, #1
 8002574:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002576:	bf00      	nop
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800257e:	b480      	push	{r7}
 8002580:	b083      	sub	sp, #12
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002586:	bf00      	nop
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr

08002590 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr

080025a2 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80025a2:	b480      	push	{r7}
 80025a4:	b083      	sub	sp, #12
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80025aa:	bf00      	nop
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr

080025b4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025be:	2300      	movs	r3, #0
 80025c0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80025c2:	2300      	movs	r3, #0
 80025c4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d101      	bne.n	80025d4 <HAL_ADC_ConfigChannel+0x20>
 80025d0:	2302      	movs	r3, #2
 80025d2:	e0dc      	b.n	800278e <HAL_ADC_ConfigChannel+0x1da>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	2b06      	cmp	r3, #6
 80025e2:	d81c      	bhi.n	800261e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685a      	ldr	r2, [r3, #4]
 80025ee:	4613      	mov	r3, r2
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	4413      	add	r3, r2
 80025f4:	3b05      	subs	r3, #5
 80025f6:	221f      	movs	r2, #31
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	43db      	mvns	r3, r3
 80025fe:	4019      	ands	r1, r3
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	6818      	ldr	r0, [r3, #0]
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685a      	ldr	r2, [r3, #4]
 8002608:	4613      	mov	r3, r2
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	4413      	add	r3, r2
 800260e:	3b05      	subs	r3, #5
 8002610:	fa00 f203 	lsl.w	r2, r0, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	430a      	orrs	r2, r1
 800261a:	635a      	str	r2, [r3, #52]	@ 0x34
 800261c:	e03c      	b.n	8002698 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2b0c      	cmp	r3, #12
 8002624:	d81c      	bhi.n	8002660 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685a      	ldr	r2, [r3, #4]
 8002630:	4613      	mov	r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	4413      	add	r3, r2
 8002636:	3b23      	subs	r3, #35	@ 0x23
 8002638:	221f      	movs	r2, #31
 800263a:	fa02 f303 	lsl.w	r3, r2, r3
 800263e:	43db      	mvns	r3, r3
 8002640:	4019      	ands	r1, r3
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	6818      	ldr	r0, [r3, #0]
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685a      	ldr	r2, [r3, #4]
 800264a:	4613      	mov	r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	4413      	add	r3, r2
 8002650:	3b23      	subs	r3, #35	@ 0x23
 8002652:	fa00 f203 	lsl.w	r2, r0, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	430a      	orrs	r2, r1
 800265c:	631a      	str	r2, [r3, #48]	@ 0x30
 800265e:	e01b      	b.n	8002698 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	4613      	mov	r3, r2
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	4413      	add	r3, r2
 8002670:	3b41      	subs	r3, #65	@ 0x41
 8002672:	221f      	movs	r2, #31
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	43db      	mvns	r3, r3
 800267a:	4019      	ands	r1, r3
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	6818      	ldr	r0, [r3, #0]
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	4613      	mov	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	4413      	add	r3, r2
 800268a:	3b41      	subs	r3, #65	@ 0x41
 800268c:	fa00 f203 	lsl.w	r2, r0, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	430a      	orrs	r2, r1
 8002696:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2b09      	cmp	r3, #9
 800269e:	d91c      	bls.n	80026da <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	68d9      	ldr	r1, [r3, #12]
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	4613      	mov	r3, r2
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	4413      	add	r3, r2
 80026b0:	3b1e      	subs	r3, #30
 80026b2:	2207      	movs	r2, #7
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	43db      	mvns	r3, r3
 80026ba:	4019      	ands	r1, r3
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	6898      	ldr	r0, [r3, #8]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	4613      	mov	r3, r2
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	4413      	add	r3, r2
 80026ca:	3b1e      	subs	r3, #30
 80026cc:	fa00 f203 	lsl.w	r2, r0, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	60da      	str	r2, [r3, #12]
 80026d8:	e019      	b.n	800270e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	6919      	ldr	r1, [r3, #16]
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	4613      	mov	r3, r2
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	4413      	add	r3, r2
 80026ea:	2207      	movs	r2, #7
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	4019      	ands	r1, r3
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	6898      	ldr	r0, [r3, #8]
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	4613      	mov	r3, r2
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	4413      	add	r3, r2
 8002702:	fa00 f203 	lsl.w	r2, r0, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	430a      	orrs	r2, r1
 800270c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2b10      	cmp	r3, #16
 8002714:	d003      	beq.n	800271e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800271a:	2b11      	cmp	r3, #17
 800271c:	d132      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a1d      	ldr	r2, [pc, #116]	@ (8002798 <HAL_ADC_ConfigChannel+0x1e4>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d125      	bne.n	8002774 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d126      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002744:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2b10      	cmp	r3, #16
 800274c:	d11a      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800274e:	4b13      	ldr	r3, [pc, #76]	@ (800279c <HAL_ADC_ConfigChannel+0x1e8>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a13      	ldr	r2, [pc, #76]	@ (80027a0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002754:	fba2 2303 	umull	r2, r3, r2, r3
 8002758:	0c9a      	lsrs	r2, r3, #18
 800275a:	4613      	mov	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	4413      	add	r3, r2
 8002760:	005b      	lsls	r3, r3, #1
 8002762:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002764:	e002      	b.n	800276c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	3b01      	subs	r3, #1
 800276a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1f9      	bne.n	8002766 <HAL_ADC_ConfigChannel+0x1b2>
 8002772:	e007      	b.n	8002784 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002778:	f043 0220 	orr.w	r2, r3, #32
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800278c:	7bfb      	ldrb	r3, [r7, #15]
}
 800278e:	4618      	mov	r0, r3
 8002790:	3714      	adds	r7, #20
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr
 8002798:	40012400 	.word	0x40012400
 800279c:	2000001c 	.word	0x2000001c
 80027a0:	431bde83 	.word	0x431bde83

080027a4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80027b0:	2300      	movs	r3, #0
 80027b2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d040      	beq.n	8002844 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f042 0201 	orr.w	r2, r2, #1
 80027d0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80027d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002850 <ADC_Enable+0xac>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002854 <ADC_Enable+0xb0>)
 80027d8:	fba2 2303 	umull	r2, r3, r2, r3
 80027dc:	0c9b      	lsrs	r3, r3, #18
 80027de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80027e0:	e002      	b.n	80027e8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	3b01      	subs	r3, #1
 80027e6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f9      	bne.n	80027e2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80027ee:	f7ff fc23 	bl	8002038 <HAL_GetTick>
 80027f2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80027f4:	e01f      	b.n	8002836 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80027f6:	f7ff fc1f 	bl	8002038 <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	2b02      	cmp	r3, #2
 8002802:	d918      	bls.n	8002836 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	2b01      	cmp	r3, #1
 8002810:	d011      	beq.n	8002836 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002816:	f043 0210 	orr.w	r2, r3, #16
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002822:	f043 0201 	orr.w	r2, r3, #1
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e007      	b.n	8002846 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	2b01      	cmp	r3, #1
 8002842:	d1d8      	bne.n	80027f6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	2000001c 	.word	0x2000001c
 8002854:	431bde83 	.word	0x431bde83

08002858 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002860:	2300      	movs	r3, #0
 8002862:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	2b01      	cmp	r3, #1
 8002870:	d12e      	bne.n	80028d0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f022 0201 	bic.w	r2, r2, #1
 8002880:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002882:	f7ff fbd9 	bl	8002038 <HAL_GetTick>
 8002886:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002888:	e01b      	b.n	80028c2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800288a:	f7ff fbd5 	bl	8002038 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d914      	bls.n	80028c2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d10d      	bne.n	80028c2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028aa:	f043 0210 	orr.w	r2, r3, #16
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b6:	f043 0201 	orr.w	r2, r3, #1
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e007      	b.n	80028d2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f003 0301 	and.w	r3, r3, #1
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d0dc      	beq.n	800288a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80028da:	b580      	push	{r7, lr}
 80028dc:	b084      	sub	sp, #16
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e6:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ec:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d127      	bne.n	8002944 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800290a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800290e:	d115      	bne.n	800293c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002914:	2b00      	cmp	r3, #0
 8002916:	d111      	bne.n	800293c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800291c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002928:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d105      	bne.n	800293c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002934:	f043 0201 	orr.w	r2, r3, #1
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f7fe fcdf 	bl	8001300 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002942:	e004      	b.n	800294e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	4798      	blx	r3
}
 800294e:	bf00      	nop
 8002950:	3710      	adds	r7, #16
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002956:	b580      	push	{r7, lr}
 8002958:	b084      	sub	sp, #16
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002962:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002964:	68f8      	ldr	r0, [r7, #12]
 8002966:	f7ff fe0a 	bl	800257e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800296a:	bf00      	nop
 800296c:	3710      	adds	r7, #16
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002972:	b580      	push	{r7, lr}
 8002974:	b084      	sub	sp, #16
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002984:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002990:	f043 0204 	orr.w	r2, r3, #4
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	f7ff fe02 	bl	80025a2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800299e:	bf00      	nop
 80029a0:	3710      	adds	r7, #16
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b083      	sub	sp, #12
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80029ae:	bf00      	nop
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bc80      	pop	{r7}
 80029b6:	4770      	bx	lr

080029b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f003 0307 	and.w	r3, r3, #7
 80029c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029c8:	4b0c      	ldr	r3, [pc, #48]	@ (80029fc <__NVIC_SetPriorityGrouping+0x44>)
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029ce:	68ba      	ldr	r2, [r7, #8]
 80029d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029d4:	4013      	ands	r3, r2
 80029d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029ea:	4a04      	ldr	r2, [pc, #16]	@ (80029fc <__NVIC_SetPriorityGrouping+0x44>)
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	60d3      	str	r3, [r2, #12]
}
 80029f0:	bf00      	nop
 80029f2:	3714      	adds	r7, #20
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bc80      	pop	{r7}
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	e000ed00 	.word	0xe000ed00

08002a00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a04:	4b04      	ldr	r3, [pc, #16]	@ (8002a18 <__NVIC_GetPriorityGrouping+0x18>)
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	0a1b      	lsrs	r3, r3, #8
 8002a0a:	f003 0307 	and.w	r3, r3, #7
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bc80      	pop	{r7}
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	e000ed00 	.word	0xe000ed00

08002a1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4603      	mov	r3, r0
 8002a24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	db0b      	blt.n	8002a46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a2e:	79fb      	ldrb	r3, [r7, #7]
 8002a30:	f003 021f 	and.w	r2, r3, #31
 8002a34:	4906      	ldr	r1, [pc, #24]	@ (8002a50 <__NVIC_EnableIRQ+0x34>)
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	095b      	lsrs	r3, r3, #5
 8002a3c:	2001      	movs	r0, #1
 8002a3e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a46:	bf00      	nop
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bc80      	pop	{r7}
 8002a4e:	4770      	bx	lr
 8002a50:	e000e100 	.word	0xe000e100

08002a54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	6039      	str	r1, [r7, #0]
 8002a5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	db0a      	blt.n	8002a7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	b2da      	uxtb	r2, r3
 8002a6c:	490c      	ldr	r1, [pc, #48]	@ (8002aa0 <__NVIC_SetPriority+0x4c>)
 8002a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a72:	0112      	lsls	r2, r2, #4
 8002a74:	b2d2      	uxtb	r2, r2
 8002a76:	440b      	add	r3, r1
 8002a78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a7c:	e00a      	b.n	8002a94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	4908      	ldr	r1, [pc, #32]	@ (8002aa4 <__NVIC_SetPriority+0x50>)
 8002a84:	79fb      	ldrb	r3, [r7, #7]
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	3b04      	subs	r3, #4
 8002a8c:	0112      	lsls	r2, r2, #4
 8002a8e:	b2d2      	uxtb	r2, r2
 8002a90:	440b      	add	r3, r1
 8002a92:	761a      	strb	r2, [r3, #24]
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bc80      	pop	{r7}
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	e000e100 	.word	0xe000e100
 8002aa4:	e000ed00 	.word	0xe000ed00

08002aa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b089      	sub	sp, #36	@ 0x24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f003 0307 	and.w	r3, r3, #7
 8002aba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	f1c3 0307 	rsb	r3, r3, #7
 8002ac2:	2b04      	cmp	r3, #4
 8002ac4:	bf28      	it	cs
 8002ac6:	2304      	movcs	r3, #4
 8002ac8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	3304      	adds	r3, #4
 8002ace:	2b06      	cmp	r3, #6
 8002ad0:	d902      	bls.n	8002ad8 <NVIC_EncodePriority+0x30>
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	3b03      	subs	r3, #3
 8002ad6:	e000      	b.n	8002ada <NVIC_EncodePriority+0x32>
 8002ad8:	2300      	movs	r3, #0
 8002ada:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002adc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	43da      	mvns	r2, r3
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	401a      	ands	r2, r3
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002af0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	fa01 f303 	lsl.w	r3, r1, r3
 8002afa:	43d9      	mvns	r1, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b00:	4313      	orrs	r3, r2
         );
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3724      	adds	r7, #36	@ 0x24
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr

08002b0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	3b01      	subs	r3, #1
 8002b18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b1c:	d301      	bcc.n	8002b22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e00f      	b.n	8002b42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b22:	4a0a      	ldr	r2, [pc, #40]	@ (8002b4c <SysTick_Config+0x40>)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	3b01      	subs	r3, #1
 8002b28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b2a:	210f      	movs	r1, #15
 8002b2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b30:	f7ff ff90 	bl	8002a54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b34:	4b05      	ldr	r3, [pc, #20]	@ (8002b4c <SysTick_Config+0x40>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b3a:	4b04      	ldr	r3, [pc, #16]	@ (8002b4c <SysTick_Config+0x40>)
 8002b3c:	2207      	movs	r2, #7
 8002b3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	e000e010 	.word	0xe000e010

08002b50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f7ff ff2d 	bl	80029b8 <__NVIC_SetPriorityGrouping>
}
 8002b5e:	bf00      	nop
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b086      	sub	sp, #24
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	60b9      	str	r1, [r7, #8]
 8002b70:	607a      	str	r2, [r7, #4]
 8002b72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b74:	2300      	movs	r3, #0
 8002b76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b78:	f7ff ff42 	bl	8002a00 <__NVIC_GetPriorityGrouping>
 8002b7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	68b9      	ldr	r1, [r7, #8]
 8002b82:	6978      	ldr	r0, [r7, #20]
 8002b84:	f7ff ff90 	bl	8002aa8 <NVIC_EncodePriority>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b8e:	4611      	mov	r1, r2
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff ff5f 	bl	8002a54 <__NVIC_SetPriority>
}
 8002b96:	bf00      	nop
 8002b98:	3718      	adds	r7, #24
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b082      	sub	sp, #8
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7ff ff35 	bl	8002a1c <__NVIC_EnableIRQ>
}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bba:	b580      	push	{r7, lr}
 8002bbc:	b082      	sub	sp, #8
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7ff ffa2 	bl	8002b0c <SysTick_Config>
 8002bc8:	4603      	mov	r3, r0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3708      	adds	r7, #8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
	...

08002bd4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e043      	b.n	8002c72 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	461a      	mov	r2, r3
 8002bf0:	4b22      	ldr	r3, [pc, #136]	@ (8002c7c <HAL_DMA_Init+0xa8>)
 8002bf2:	4413      	add	r3, r2
 8002bf4:	4a22      	ldr	r2, [pc, #136]	@ (8002c80 <HAL_DMA_Init+0xac>)
 8002bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfa:	091b      	lsrs	r3, r3, #4
 8002bfc:	009a      	lsls	r2, r3, #2
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a1f      	ldr	r2, [pc, #124]	@ (8002c84 <HAL_DMA_Init+0xb0>)
 8002c06:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2202      	movs	r2, #2
 8002c0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002c1e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002c22:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002c2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3714      	adds	r7, #20
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr
 8002c7c:	bffdfff8 	.word	0xbffdfff8
 8002c80:	cccccccd 	.word	0xcccccccd
 8002c84:	40020000 	.word	0x40020000

08002c88 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
 8002c94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c96:	2300      	movs	r3, #0
 8002c98:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d101      	bne.n	8002ca8 <HAL_DMA_Start_IT+0x20>
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	e04b      	b.n	8002d40 <HAL_DMA_Start_IT+0xb8>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d13a      	bne.n	8002d32 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f022 0201 	bic.w	r2, r2, #1
 8002cd8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	68b9      	ldr	r1, [r7, #8]
 8002ce0:	68f8      	ldr	r0, [r7, #12]
 8002ce2:	f000 f937 	bl	8002f54 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d008      	beq.n	8002d00 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f042 020e 	orr.w	r2, r2, #14
 8002cfc:	601a      	str	r2, [r3, #0]
 8002cfe:	e00f      	b.n	8002d20 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f022 0204 	bic.w	r2, r2, #4
 8002d0e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f042 020a 	orr.w	r2, r2, #10
 8002d1e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0201 	orr.w	r2, r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	e005      	b.n	8002d3e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002d3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3718      	adds	r7, #24
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d64:	2204      	movs	r2, #4
 8002d66:	409a      	lsls	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d04f      	beq.n	8002e10 <HAL_DMA_IRQHandler+0xc8>
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	f003 0304 	and.w	r3, r3, #4
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d04a      	beq.n	8002e10 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0320 	and.w	r3, r3, #32
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d107      	bne.n	8002d98 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f022 0204 	bic.w	r2, r2, #4
 8002d96:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a66      	ldr	r2, [pc, #408]	@ (8002f38 <HAL_DMA_IRQHandler+0x1f0>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d029      	beq.n	8002df6 <HAL_DMA_IRQHandler+0xae>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a65      	ldr	r2, [pc, #404]	@ (8002f3c <HAL_DMA_IRQHandler+0x1f4>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d022      	beq.n	8002df2 <HAL_DMA_IRQHandler+0xaa>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a63      	ldr	r2, [pc, #396]	@ (8002f40 <HAL_DMA_IRQHandler+0x1f8>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d01a      	beq.n	8002dec <HAL_DMA_IRQHandler+0xa4>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a62      	ldr	r2, [pc, #392]	@ (8002f44 <HAL_DMA_IRQHandler+0x1fc>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d012      	beq.n	8002de6 <HAL_DMA_IRQHandler+0x9e>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a60      	ldr	r2, [pc, #384]	@ (8002f48 <HAL_DMA_IRQHandler+0x200>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d00a      	beq.n	8002de0 <HAL_DMA_IRQHandler+0x98>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a5f      	ldr	r2, [pc, #380]	@ (8002f4c <HAL_DMA_IRQHandler+0x204>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d102      	bne.n	8002dda <HAL_DMA_IRQHandler+0x92>
 8002dd4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002dd8:	e00e      	b.n	8002df8 <HAL_DMA_IRQHandler+0xb0>
 8002dda:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002dde:	e00b      	b.n	8002df8 <HAL_DMA_IRQHandler+0xb0>
 8002de0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002de4:	e008      	b.n	8002df8 <HAL_DMA_IRQHandler+0xb0>
 8002de6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002dea:	e005      	b.n	8002df8 <HAL_DMA_IRQHandler+0xb0>
 8002dec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002df0:	e002      	b.n	8002df8 <HAL_DMA_IRQHandler+0xb0>
 8002df2:	2340      	movs	r3, #64	@ 0x40
 8002df4:	e000      	b.n	8002df8 <HAL_DMA_IRQHandler+0xb0>
 8002df6:	2304      	movs	r3, #4
 8002df8:	4a55      	ldr	r2, [pc, #340]	@ (8002f50 <HAL_DMA_IRQHandler+0x208>)
 8002dfa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	f000 8094 	beq.w	8002f2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002e0e:	e08e      	b.n	8002f2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e14:	2202      	movs	r2, #2
 8002e16:	409a      	lsls	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d056      	beq.n	8002ece <HAL_DMA_IRQHandler+0x186>
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d051      	beq.n	8002ece <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 0320 	and.w	r3, r3, #32
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10b      	bne.n	8002e50 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 020a 	bic.w	r2, r2, #10
 8002e46:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a38      	ldr	r2, [pc, #224]	@ (8002f38 <HAL_DMA_IRQHandler+0x1f0>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d029      	beq.n	8002eae <HAL_DMA_IRQHandler+0x166>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a37      	ldr	r2, [pc, #220]	@ (8002f3c <HAL_DMA_IRQHandler+0x1f4>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d022      	beq.n	8002eaa <HAL_DMA_IRQHandler+0x162>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a35      	ldr	r2, [pc, #212]	@ (8002f40 <HAL_DMA_IRQHandler+0x1f8>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d01a      	beq.n	8002ea4 <HAL_DMA_IRQHandler+0x15c>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a34      	ldr	r2, [pc, #208]	@ (8002f44 <HAL_DMA_IRQHandler+0x1fc>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d012      	beq.n	8002e9e <HAL_DMA_IRQHandler+0x156>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a32      	ldr	r2, [pc, #200]	@ (8002f48 <HAL_DMA_IRQHandler+0x200>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d00a      	beq.n	8002e98 <HAL_DMA_IRQHandler+0x150>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a31      	ldr	r2, [pc, #196]	@ (8002f4c <HAL_DMA_IRQHandler+0x204>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d102      	bne.n	8002e92 <HAL_DMA_IRQHandler+0x14a>
 8002e8c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002e90:	e00e      	b.n	8002eb0 <HAL_DMA_IRQHandler+0x168>
 8002e92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e96:	e00b      	b.n	8002eb0 <HAL_DMA_IRQHandler+0x168>
 8002e98:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e9c:	e008      	b.n	8002eb0 <HAL_DMA_IRQHandler+0x168>
 8002e9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ea2:	e005      	b.n	8002eb0 <HAL_DMA_IRQHandler+0x168>
 8002ea4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ea8:	e002      	b.n	8002eb0 <HAL_DMA_IRQHandler+0x168>
 8002eaa:	2320      	movs	r3, #32
 8002eac:	e000      	b.n	8002eb0 <HAL_DMA_IRQHandler+0x168>
 8002eae:	2302      	movs	r3, #2
 8002eb0:	4a27      	ldr	r2, [pc, #156]	@ (8002f50 <HAL_DMA_IRQHandler+0x208>)
 8002eb2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d034      	beq.n	8002f2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002ecc:	e02f      	b.n	8002f2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed2:	2208      	movs	r2, #8
 8002ed4:	409a      	lsls	r2, r3
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d028      	beq.n	8002f30 <HAL_DMA_IRQHandler+0x1e8>
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	f003 0308 	and.w	r3, r3, #8
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d023      	beq.n	8002f30 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 020e 	bic.w	r2, r2, #14
 8002ef6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f00:	2101      	movs	r1, #1
 8002f02:	fa01 f202 	lsl.w	r2, r1, r2
 8002f06:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d004      	beq.n	8002f30 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	4798      	blx	r3
    }
  }
  return;
 8002f2e:	bf00      	nop
 8002f30:	bf00      	nop
}
 8002f32:	3710      	adds	r7, #16
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	40020008 	.word	0x40020008
 8002f3c:	4002001c 	.word	0x4002001c
 8002f40:	40020030 	.word	0x40020030
 8002f44:	40020044 	.word	0x40020044
 8002f48:	40020058 	.word	0x40020058
 8002f4c:	4002006c 	.word	0x4002006c
 8002f50:	40020000 	.word	0x40020000

08002f54 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b085      	sub	sp, #20
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
 8002f60:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f6a:	2101      	movs	r1, #1
 8002f6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002f70:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	2b10      	cmp	r3, #16
 8002f80:	d108      	bne.n	8002f94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68ba      	ldr	r2, [r7, #8]
 8002f90:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002f92:	e007      	b.n	8002fa4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	68ba      	ldr	r2, [r7, #8]
 8002f9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	60da      	str	r2, [r3, #12]
}
 8002fa4:	bf00      	nop
 8002fa6:	3714      	adds	r7, #20
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bc80      	pop	{r7}
 8002fac:	4770      	bx	lr
	...

08002fb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b08b      	sub	sp, #44	@ 0x2c
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fc2:	e169      	b.n	8003298 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	69fa      	ldr	r2, [r7, #28]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	f040 8158 	bne.w	8003292 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	4a9a      	ldr	r2, [pc, #616]	@ (8003250 <HAL_GPIO_Init+0x2a0>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d05e      	beq.n	80030aa <HAL_GPIO_Init+0xfa>
 8002fec:	4a98      	ldr	r2, [pc, #608]	@ (8003250 <HAL_GPIO_Init+0x2a0>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d875      	bhi.n	80030de <HAL_GPIO_Init+0x12e>
 8002ff2:	4a98      	ldr	r2, [pc, #608]	@ (8003254 <HAL_GPIO_Init+0x2a4>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d058      	beq.n	80030aa <HAL_GPIO_Init+0xfa>
 8002ff8:	4a96      	ldr	r2, [pc, #600]	@ (8003254 <HAL_GPIO_Init+0x2a4>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d86f      	bhi.n	80030de <HAL_GPIO_Init+0x12e>
 8002ffe:	4a96      	ldr	r2, [pc, #600]	@ (8003258 <HAL_GPIO_Init+0x2a8>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d052      	beq.n	80030aa <HAL_GPIO_Init+0xfa>
 8003004:	4a94      	ldr	r2, [pc, #592]	@ (8003258 <HAL_GPIO_Init+0x2a8>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d869      	bhi.n	80030de <HAL_GPIO_Init+0x12e>
 800300a:	4a94      	ldr	r2, [pc, #592]	@ (800325c <HAL_GPIO_Init+0x2ac>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d04c      	beq.n	80030aa <HAL_GPIO_Init+0xfa>
 8003010:	4a92      	ldr	r2, [pc, #584]	@ (800325c <HAL_GPIO_Init+0x2ac>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d863      	bhi.n	80030de <HAL_GPIO_Init+0x12e>
 8003016:	4a92      	ldr	r2, [pc, #584]	@ (8003260 <HAL_GPIO_Init+0x2b0>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d046      	beq.n	80030aa <HAL_GPIO_Init+0xfa>
 800301c:	4a90      	ldr	r2, [pc, #576]	@ (8003260 <HAL_GPIO_Init+0x2b0>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d85d      	bhi.n	80030de <HAL_GPIO_Init+0x12e>
 8003022:	2b12      	cmp	r3, #18
 8003024:	d82a      	bhi.n	800307c <HAL_GPIO_Init+0xcc>
 8003026:	2b12      	cmp	r3, #18
 8003028:	d859      	bhi.n	80030de <HAL_GPIO_Init+0x12e>
 800302a:	a201      	add	r2, pc, #4	@ (adr r2, 8003030 <HAL_GPIO_Init+0x80>)
 800302c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003030:	080030ab 	.word	0x080030ab
 8003034:	08003085 	.word	0x08003085
 8003038:	08003097 	.word	0x08003097
 800303c:	080030d9 	.word	0x080030d9
 8003040:	080030df 	.word	0x080030df
 8003044:	080030df 	.word	0x080030df
 8003048:	080030df 	.word	0x080030df
 800304c:	080030df 	.word	0x080030df
 8003050:	080030df 	.word	0x080030df
 8003054:	080030df 	.word	0x080030df
 8003058:	080030df 	.word	0x080030df
 800305c:	080030df 	.word	0x080030df
 8003060:	080030df 	.word	0x080030df
 8003064:	080030df 	.word	0x080030df
 8003068:	080030df 	.word	0x080030df
 800306c:	080030df 	.word	0x080030df
 8003070:	080030df 	.word	0x080030df
 8003074:	0800308d 	.word	0x0800308d
 8003078:	080030a1 	.word	0x080030a1
 800307c:	4a79      	ldr	r2, [pc, #484]	@ (8003264 <HAL_GPIO_Init+0x2b4>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d013      	beq.n	80030aa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003082:	e02c      	b.n	80030de <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	623b      	str	r3, [r7, #32]
          break;
 800308a:	e029      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	3304      	adds	r3, #4
 8003092:	623b      	str	r3, [r7, #32]
          break;
 8003094:	e024      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	3308      	adds	r3, #8
 800309c:	623b      	str	r3, [r7, #32]
          break;
 800309e:	e01f      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	330c      	adds	r3, #12
 80030a6:	623b      	str	r3, [r7, #32]
          break;
 80030a8:	e01a      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d102      	bne.n	80030b8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80030b2:	2304      	movs	r3, #4
 80030b4:	623b      	str	r3, [r7, #32]
          break;
 80030b6:	e013      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d105      	bne.n	80030cc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030c0:	2308      	movs	r3, #8
 80030c2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	69fa      	ldr	r2, [r7, #28]
 80030c8:	611a      	str	r2, [r3, #16]
          break;
 80030ca:	e009      	b.n	80030e0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030cc:	2308      	movs	r3, #8
 80030ce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	69fa      	ldr	r2, [r7, #28]
 80030d4:	615a      	str	r2, [r3, #20]
          break;
 80030d6:	e003      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80030d8:	2300      	movs	r3, #0
 80030da:	623b      	str	r3, [r7, #32]
          break;
 80030dc:	e000      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          break;
 80030de:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80030e0:	69bb      	ldr	r3, [r7, #24]
 80030e2:	2bff      	cmp	r3, #255	@ 0xff
 80030e4:	d801      	bhi.n	80030ea <HAL_GPIO_Init+0x13a>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	e001      	b.n	80030ee <HAL_GPIO_Init+0x13e>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	3304      	adds	r3, #4
 80030ee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	2bff      	cmp	r3, #255	@ 0xff
 80030f4:	d802      	bhi.n	80030fc <HAL_GPIO_Init+0x14c>
 80030f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	e002      	b.n	8003102 <HAL_GPIO_Init+0x152>
 80030fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fe:	3b08      	subs	r3, #8
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	210f      	movs	r1, #15
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	fa01 f303 	lsl.w	r3, r1, r3
 8003110:	43db      	mvns	r3, r3
 8003112:	401a      	ands	r2, r3
 8003114:	6a39      	ldr	r1, [r7, #32]
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	fa01 f303 	lsl.w	r3, r1, r3
 800311c:	431a      	orrs	r2, r3
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800312a:	2b00      	cmp	r3, #0
 800312c:	f000 80b1 	beq.w	8003292 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003130:	4b4d      	ldr	r3, [pc, #308]	@ (8003268 <HAL_GPIO_Init+0x2b8>)
 8003132:	699b      	ldr	r3, [r3, #24]
 8003134:	4a4c      	ldr	r2, [pc, #304]	@ (8003268 <HAL_GPIO_Init+0x2b8>)
 8003136:	f043 0301 	orr.w	r3, r3, #1
 800313a:	6193      	str	r3, [r2, #24]
 800313c:	4b4a      	ldr	r3, [pc, #296]	@ (8003268 <HAL_GPIO_Init+0x2b8>)
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	60bb      	str	r3, [r7, #8]
 8003146:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003148:	4a48      	ldr	r2, [pc, #288]	@ (800326c <HAL_GPIO_Init+0x2bc>)
 800314a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314c:	089b      	lsrs	r3, r3, #2
 800314e:	3302      	adds	r3, #2
 8003150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003154:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	f003 0303 	and.w	r3, r3, #3
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	220f      	movs	r2, #15
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	43db      	mvns	r3, r3
 8003166:	68fa      	ldr	r2, [r7, #12]
 8003168:	4013      	ands	r3, r2
 800316a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	4a40      	ldr	r2, [pc, #256]	@ (8003270 <HAL_GPIO_Init+0x2c0>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d013      	beq.n	800319c <HAL_GPIO_Init+0x1ec>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a3f      	ldr	r2, [pc, #252]	@ (8003274 <HAL_GPIO_Init+0x2c4>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d00d      	beq.n	8003198 <HAL_GPIO_Init+0x1e8>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	4a3e      	ldr	r2, [pc, #248]	@ (8003278 <HAL_GPIO_Init+0x2c8>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d007      	beq.n	8003194 <HAL_GPIO_Init+0x1e4>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a3d      	ldr	r2, [pc, #244]	@ (800327c <HAL_GPIO_Init+0x2cc>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d101      	bne.n	8003190 <HAL_GPIO_Init+0x1e0>
 800318c:	2303      	movs	r3, #3
 800318e:	e006      	b.n	800319e <HAL_GPIO_Init+0x1ee>
 8003190:	2304      	movs	r3, #4
 8003192:	e004      	b.n	800319e <HAL_GPIO_Init+0x1ee>
 8003194:	2302      	movs	r3, #2
 8003196:	e002      	b.n	800319e <HAL_GPIO_Init+0x1ee>
 8003198:	2301      	movs	r3, #1
 800319a:	e000      	b.n	800319e <HAL_GPIO_Init+0x1ee>
 800319c:	2300      	movs	r3, #0
 800319e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031a0:	f002 0203 	and.w	r2, r2, #3
 80031a4:	0092      	lsls	r2, r2, #2
 80031a6:	4093      	lsls	r3, r2
 80031a8:	68fa      	ldr	r2, [r7, #12]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80031ae:	492f      	ldr	r1, [pc, #188]	@ (800326c <HAL_GPIO_Init+0x2bc>)
 80031b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b2:	089b      	lsrs	r3, r3, #2
 80031b4:	3302      	adds	r3, #2
 80031b6:	68fa      	ldr	r2, [r7, #12]
 80031b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d006      	beq.n	80031d6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80031c8:	4b2d      	ldr	r3, [pc, #180]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 80031ca:	689a      	ldr	r2, [r3, #8]
 80031cc:	492c      	ldr	r1, [pc, #176]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	608b      	str	r3, [r1, #8]
 80031d4:	e006      	b.n	80031e4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80031d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 80031d8:	689a      	ldr	r2, [r3, #8]
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	43db      	mvns	r3, r3
 80031de:	4928      	ldr	r1, [pc, #160]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 80031e0:	4013      	ands	r3, r2
 80031e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d006      	beq.n	80031fe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80031f0:	4b23      	ldr	r3, [pc, #140]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 80031f2:	68da      	ldr	r2, [r3, #12]
 80031f4:	4922      	ldr	r1, [pc, #136]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	60cb      	str	r3, [r1, #12]
 80031fc:	e006      	b.n	800320c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80031fe:	4b20      	ldr	r3, [pc, #128]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 8003200:	68da      	ldr	r2, [r3, #12]
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	43db      	mvns	r3, r3
 8003206:	491e      	ldr	r1, [pc, #120]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 8003208:	4013      	ands	r3, r2
 800320a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d006      	beq.n	8003226 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003218:	4b19      	ldr	r3, [pc, #100]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 800321a:	685a      	ldr	r2, [r3, #4]
 800321c:	4918      	ldr	r1, [pc, #96]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	4313      	orrs	r3, r2
 8003222:	604b      	str	r3, [r1, #4]
 8003224:	e006      	b.n	8003234 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003226:	4b16      	ldr	r3, [pc, #88]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 8003228:	685a      	ldr	r2, [r3, #4]
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	43db      	mvns	r3, r3
 800322e:	4914      	ldr	r1, [pc, #80]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 8003230:	4013      	ands	r3, r2
 8003232:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d021      	beq.n	8003284 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003240:	4b0f      	ldr	r3, [pc, #60]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	490e      	ldr	r1, [pc, #56]	@ (8003280 <HAL_GPIO_Init+0x2d0>)
 8003246:	69bb      	ldr	r3, [r7, #24]
 8003248:	4313      	orrs	r3, r2
 800324a:	600b      	str	r3, [r1, #0]
 800324c:	e021      	b.n	8003292 <HAL_GPIO_Init+0x2e2>
 800324e:	bf00      	nop
 8003250:	10320000 	.word	0x10320000
 8003254:	10310000 	.word	0x10310000
 8003258:	10220000 	.word	0x10220000
 800325c:	10210000 	.word	0x10210000
 8003260:	10120000 	.word	0x10120000
 8003264:	10110000 	.word	0x10110000
 8003268:	40021000 	.word	0x40021000
 800326c:	40010000 	.word	0x40010000
 8003270:	40010800 	.word	0x40010800
 8003274:	40010c00 	.word	0x40010c00
 8003278:	40011000 	.word	0x40011000
 800327c:	40011400 	.word	0x40011400
 8003280:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003284:	4b0b      	ldr	r3, [pc, #44]	@ (80032b4 <HAL_GPIO_Init+0x304>)
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	43db      	mvns	r3, r3
 800328c:	4909      	ldr	r1, [pc, #36]	@ (80032b4 <HAL_GPIO_Init+0x304>)
 800328e:	4013      	ands	r3, r2
 8003290:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003294:	3301      	adds	r3, #1
 8003296:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329e:	fa22 f303 	lsr.w	r3, r2, r3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f47f ae8e 	bne.w	8002fc4 <HAL_GPIO_Init+0x14>
  }
}
 80032a8:	bf00      	nop
 80032aa:	bf00      	nop
 80032ac:	372c      	adds	r7, #44	@ 0x2c
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr
 80032b4:	40010400 	.word	0x40010400

080032b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	460b      	mov	r3, r1
 80032c2:	807b      	strh	r3, [r7, #2]
 80032c4:	4613      	mov	r3, r2
 80032c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032c8:	787b      	ldrb	r3, [r7, #1]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d003      	beq.n	80032d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032ce:	887a      	ldrh	r2, [r7, #2]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80032d4:	e003      	b.n	80032de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80032d6:	887b      	ldrh	r3, [r7, #2]
 80032d8:	041a      	lsls	r2, r3, #16
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	611a      	str	r2, [r3, #16]
}
 80032de:	bf00      	nop
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bc80      	pop	{r7}
 80032e6:	4770      	bx	lr

080032e8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	460b      	mov	r3, r1
 80032f2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032fa:	887a      	ldrh	r2, [r7, #2]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	4013      	ands	r3, r2
 8003300:	041a      	lsls	r2, r3, #16
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	43d9      	mvns	r1, r3
 8003306:	887b      	ldrh	r3, [r7, #2]
 8003308:	400b      	ands	r3, r1
 800330a:	431a      	orrs	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	611a      	str	r2, [r3, #16]
}
 8003310:	bf00      	nop
 8003312:	3714      	adds	r7, #20
 8003314:	46bd      	mov	sp, r7
 8003316:	bc80      	pop	{r7}
 8003318:	4770      	bx	lr
	...

0800331c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d101      	bne.n	800332e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e12b      	b.n	8003586 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b00      	cmp	r3, #0
 8003338:	d106      	bne.n	8003348 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f7fd fe42 	bl	8000fcc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2224      	movs	r2, #36	@ 0x24
 800334c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f022 0201 	bic.w	r2, r2, #1
 800335e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800336e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800337e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003380:	f002 f9e4 	bl	800574c <HAL_RCC_GetPCLK1Freq>
 8003384:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	4a81      	ldr	r2, [pc, #516]	@ (8003590 <HAL_I2C_Init+0x274>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d807      	bhi.n	80033a0 <HAL_I2C_Init+0x84>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	4a80      	ldr	r2, [pc, #512]	@ (8003594 <HAL_I2C_Init+0x278>)
 8003394:	4293      	cmp	r3, r2
 8003396:	bf94      	ite	ls
 8003398:	2301      	movls	r3, #1
 800339a:	2300      	movhi	r3, #0
 800339c:	b2db      	uxtb	r3, r3
 800339e:	e006      	b.n	80033ae <HAL_I2C_Init+0x92>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	4a7d      	ldr	r2, [pc, #500]	@ (8003598 <HAL_I2C_Init+0x27c>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	bf94      	ite	ls
 80033a8:	2301      	movls	r3, #1
 80033aa:	2300      	movhi	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e0e7      	b.n	8003586 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	4a78      	ldr	r2, [pc, #480]	@ (800359c <HAL_I2C_Init+0x280>)
 80033ba:	fba2 2303 	umull	r2, r3, r2, r3
 80033be:	0c9b      	lsrs	r3, r3, #18
 80033c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68ba      	ldr	r2, [r7, #8]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6a1b      	ldr	r3, [r3, #32]
 80033dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	4a6a      	ldr	r2, [pc, #424]	@ (8003590 <HAL_I2C_Init+0x274>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d802      	bhi.n	80033f0 <HAL_I2C_Init+0xd4>
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	3301      	adds	r3, #1
 80033ee:	e009      	b.n	8003404 <HAL_I2C_Init+0xe8>
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80033f6:	fb02 f303 	mul.w	r3, r2, r3
 80033fa:	4a69      	ldr	r2, [pc, #420]	@ (80035a0 <HAL_I2C_Init+0x284>)
 80033fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003400:	099b      	lsrs	r3, r3, #6
 8003402:	3301      	adds	r3, #1
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	6812      	ldr	r2, [r2, #0]
 8003408:	430b      	orrs	r3, r1
 800340a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	69db      	ldr	r3, [r3, #28]
 8003412:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003416:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	495c      	ldr	r1, [pc, #368]	@ (8003590 <HAL_I2C_Init+0x274>)
 8003420:	428b      	cmp	r3, r1
 8003422:	d819      	bhi.n	8003458 <HAL_I2C_Init+0x13c>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	1e59      	subs	r1, r3, #1
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	005b      	lsls	r3, r3, #1
 800342e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003432:	1c59      	adds	r1, r3, #1
 8003434:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003438:	400b      	ands	r3, r1
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00a      	beq.n	8003454 <HAL_I2C_Init+0x138>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	1e59      	subs	r1, r3, #1
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	005b      	lsls	r3, r3, #1
 8003448:	fbb1 f3f3 	udiv	r3, r1, r3
 800344c:	3301      	adds	r3, #1
 800344e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003452:	e051      	b.n	80034f8 <HAL_I2C_Init+0x1dc>
 8003454:	2304      	movs	r3, #4
 8003456:	e04f      	b.n	80034f8 <HAL_I2C_Init+0x1dc>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d111      	bne.n	8003484 <HAL_I2C_Init+0x168>
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	1e58      	subs	r0, r3, #1
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6859      	ldr	r1, [r3, #4]
 8003468:	460b      	mov	r3, r1
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	440b      	add	r3, r1
 800346e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003472:	3301      	adds	r3, #1
 8003474:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003478:	2b00      	cmp	r3, #0
 800347a:	bf0c      	ite	eq
 800347c:	2301      	moveq	r3, #1
 800347e:	2300      	movne	r3, #0
 8003480:	b2db      	uxtb	r3, r3
 8003482:	e012      	b.n	80034aa <HAL_I2C_Init+0x18e>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	1e58      	subs	r0, r3, #1
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6859      	ldr	r1, [r3, #4]
 800348c:	460b      	mov	r3, r1
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	440b      	add	r3, r1
 8003492:	0099      	lsls	r1, r3, #2
 8003494:	440b      	add	r3, r1
 8003496:	fbb0 f3f3 	udiv	r3, r0, r3
 800349a:	3301      	adds	r3, #1
 800349c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	bf0c      	ite	eq
 80034a4:	2301      	moveq	r3, #1
 80034a6:	2300      	movne	r3, #0
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <HAL_I2C_Init+0x196>
 80034ae:	2301      	movs	r3, #1
 80034b0:	e022      	b.n	80034f8 <HAL_I2C_Init+0x1dc>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10e      	bne.n	80034d8 <HAL_I2C_Init+0x1bc>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	1e58      	subs	r0, r3, #1
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6859      	ldr	r1, [r3, #4]
 80034c2:	460b      	mov	r3, r1
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	440b      	add	r3, r1
 80034c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80034cc:	3301      	adds	r3, #1
 80034ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034d6:	e00f      	b.n	80034f8 <HAL_I2C_Init+0x1dc>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	1e58      	subs	r0, r3, #1
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6859      	ldr	r1, [r3, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	440b      	add	r3, r1
 80034e6:	0099      	lsls	r1, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80034ee:	3301      	adds	r3, #1
 80034f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034f8:	6879      	ldr	r1, [r7, #4]
 80034fa:	6809      	ldr	r1, [r1, #0]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69da      	ldr	r2, [r3, #28]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	431a      	orrs	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	430a      	orrs	r2, r1
 800351a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003526:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	6911      	ldr	r1, [r2, #16]
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	68d2      	ldr	r2, [r2, #12]
 8003532:	4311      	orrs	r1, r2
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	6812      	ldr	r2, [r2, #0]
 8003538:	430b      	orrs	r3, r1
 800353a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	695a      	ldr	r2, [r3, #20]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	430a      	orrs	r2, r1
 8003556:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f042 0201 	orr.w	r2, r2, #1
 8003566:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2200      	movs	r2, #0
 800356c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2220      	movs	r2, #32
 8003572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3710      	adds	r7, #16
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	000186a0 	.word	0x000186a0
 8003594:	001e847f 	.word	0x001e847f
 8003598:	003d08ff 	.word	0x003d08ff
 800359c:	431bde83 	.word	0x431bde83
 80035a0:	10624dd3 	.word	0x10624dd3

080035a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b088      	sub	sp, #32
 80035a8:	af02      	add	r7, sp, #8
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	607a      	str	r2, [r7, #4]
 80035ae:	461a      	mov	r2, r3
 80035b0:	460b      	mov	r3, r1
 80035b2:	817b      	strh	r3, [r7, #10]
 80035b4:	4613      	mov	r3, r2
 80035b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035b8:	f7fe fd3e 	bl	8002038 <HAL_GetTick>
 80035bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	2b20      	cmp	r3, #32
 80035c8:	f040 80e0 	bne.w	800378c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	9300      	str	r3, [sp, #0]
 80035d0:	2319      	movs	r3, #25
 80035d2:	2201      	movs	r2, #1
 80035d4:	4970      	ldr	r1, [pc, #448]	@ (8003798 <HAL_I2C_Master_Transmit+0x1f4>)
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f001 fab8 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80035e2:	2302      	movs	r3, #2
 80035e4:	e0d3      	b.n	800378e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d101      	bne.n	80035f4 <HAL_I2C_Master_Transmit+0x50>
 80035f0:	2302      	movs	r3, #2
 80035f2:	e0cc      	b.n	800378e <HAL_I2C_Master_Transmit+0x1ea>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b01      	cmp	r3, #1
 8003608:	d007      	beq.n	800361a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f042 0201 	orr.w	r2, r2, #1
 8003618:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003628:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2221      	movs	r2, #33	@ 0x21
 800362e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2210      	movs	r2, #16
 8003636:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	893a      	ldrh	r2, [r7, #8]
 800364a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003650:	b29a      	uxth	r2, r3
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	4a50      	ldr	r2, [pc, #320]	@ (800379c <HAL_I2C_Master_Transmit+0x1f8>)
 800365a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800365c:	8979      	ldrh	r1, [r7, #10]
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	6a3a      	ldr	r2, [r7, #32]
 8003662:	68f8      	ldr	r0, [r7, #12]
 8003664:	f000 ffa4 	bl	80045b0 <I2C_MasterRequestWrite>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e08d      	b.n	800378e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003672:	2300      	movs	r3, #0
 8003674:	613b      	str	r3, [r7, #16]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	695b      	ldr	r3, [r3, #20]
 800367c:	613b      	str	r3, [r7, #16]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	613b      	str	r3, [r7, #16]
 8003686:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003688:	e066      	b.n	8003758 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800368a:	697a      	ldr	r2, [r7, #20]
 800368c:	6a39      	ldr	r1, [r7, #32]
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f001 fb76 	bl	8004d80 <I2C_WaitOnTXEFlagUntilTimeout>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00d      	beq.n	80036b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369e:	2b04      	cmp	r3, #4
 80036a0:	d107      	bne.n	80036b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e06b      	b.n	800378e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ba:	781a      	ldrb	r2, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c6:	1c5a      	adds	r2, r3, #1
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	3b01      	subs	r3, #1
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036de:	3b01      	subs	r3, #1
 80036e0:	b29a      	uxth	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	695b      	ldr	r3, [r3, #20]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b04      	cmp	r3, #4
 80036f2:	d11b      	bne.n	800372c <HAL_I2C_Master_Transmit+0x188>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d017      	beq.n	800372c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003700:	781a      	ldrb	r2, [r3, #0]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370c:	1c5a      	adds	r2, r3, #1
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003716:	b29b      	uxth	r3, r3
 8003718:	3b01      	subs	r3, #1
 800371a:	b29a      	uxth	r2, r3
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003724:	3b01      	subs	r3, #1
 8003726:	b29a      	uxth	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	6a39      	ldr	r1, [r7, #32]
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f001 fb6d 	bl	8004e10 <I2C_WaitOnBTFFlagUntilTimeout>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00d      	beq.n	8003758 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003740:	2b04      	cmp	r3, #4
 8003742:	d107      	bne.n	8003754 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003752:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e01a      	b.n	800378e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800375c:	2b00      	cmp	r3, #0
 800375e:	d194      	bne.n	800368a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800376e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2220      	movs	r2, #32
 8003774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003788:	2300      	movs	r3, #0
 800378a:	e000      	b.n	800378e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800378c:	2302      	movs	r3, #2
  }
}
 800378e:	4618      	mov	r0, r3
 8003790:	3718      	adds	r7, #24
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	00100002 	.word	0x00100002
 800379c:	ffff0000 	.word	0xffff0000

080037a0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b08c      	sub	sp, #48	@ 0x30
 80037a4:	af02      	add	r7, sp, #8
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	607a      	str	r2, [r7, #4]
 80037aa:	461a      	mov	r2, r3
 80037ac:	460b      	mov	r3, r1
 80037ae:	817b      	strh	r3, [r7, #10]
 80037b0:	4613      	mov	r3, r2
 80037b2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80037b4:	2300      	movs	r3, #0
 80037b6:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037b8:	f7fe fc3e 	bl	8002038 <HAL_GetTick>
 80037bc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b20      	cmp	r3, #32
 80037c8:	f040 824b 	bne.w	8003c62 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ce:	9300      	str	r3, [sp, #0]
 80037d0:	2319      	movs	r3, #25
 80037d2:	2201      	movs	r2, #1
 80037d4:	497f      	ldr	r1, [pc, #508]	@ (80039d4 <HAL_I2C_Master_Receive+0x234>)
 80037d6:	68f8      	ldr	r0, [r7, #12]
 80037d8:	f001 f9b8 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80037e2:	2302      	movs	r3, #2
 80037e4:	e23e      	b.n	8003c64 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d101      	bne.n	80037f4 <HAL_I2C_Master_Receive+0x54>
 80037f0:	2302      	movs	r3, #2
 80037f2:	e237      	b.n	8003c64 <HAL_I2C_Master_Receive+0x4c4>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	2b01      	cmp	r3, #1
 8003808:	d007      	beq.n	800381a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f042 0201 	orr.w	r2, r2, #1
 8003818:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003828:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2222      	movs	r2, #34	@ 0x22
 800382e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2210      	movs	r2, #16
 8003836:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2200      	movs	r2, #0
 800383e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	893a      	ldrh	r2, [r7, #8]
 800384a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003850:	b29a      	uxth	r2, r3
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	4a5f      	ldr	r2, [pc, #380]	@ (80039d8 <HAL_I2C_Master_Receive+0x238>)
 800385a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800385c:	8979      	ldrh	r1, [r7, #10]
 800385e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003860:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003862:	68f8      	ldr	r0, [r7, #12]
 8003864:	f000 ff26 	bl	80046b4 <I2C_MasterRequestRead>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d001      	beq.n	8003872 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e1f8      	b.n	8003c64 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003876:	2b00      	cmp	r3, #0
 8003878:	d113      	bne.n	80038a2 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800387a:	2300      	movs	r3, #0
 800387c:	61fb      	str	r3, [r7, #28]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	695b      	ldr	r3, [r3, #20]
 8003884:	61fb      	str	r3, [r7, #28]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	699b      	ldr	r3, [r3, #24]
 800388c:	61fb      	str	r3, [r7, #28]
 800388e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800389e:	601a      	str	r2, [r3, #0]
 80038a0:	e1cc      	b.n	8003c3c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d11e      	bne.n	80038e8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80038ba:	b672      	cpsid	i
}
 80038bc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038be:	2300      	movs	r3, #0
 80038c0:	61bb      	str	r3, [r7, #24]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	695b      	ldr	r3, [r3, #20]
 80038c8:	61bb      	str	r3, [r7, #24]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	61bb      	str	r3, [r7, #24]
 80038d2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038e2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80038e4:	b662      	cpsie	i
}
 80038e6:	e035      	b.n	8003954 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d11e      	bne.n	800392e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003900:	b672      	cpsid	i
}
 8003902:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003904:	2300      	movs	r3, #0
 8003906:	617b      	str	r3, [r7, #20]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	617b      	str	r3, [r7, #20]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	699b      	ldr	r3, [r3, #24]
 8003916:	617b      	str	r3, [r7, #20]
 8003918:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003928:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800392a:	b662      	cpsie	i
}
 800392c:	e012      	b.n	8003954 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800393c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800393e:	2300      	movs	r3, #0
 8003940:	613b      	str	r3, [r7, #16]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	613b      	str	r3, [r7, #16]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	699b      	ldr	r3, [r3, #24]
 8003950:	613b      	str	r3, [r7, #16]
 8003952:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003954:	e172      	b.n	8003c3c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800395a:	2b03      	cmp	r3, #3
 800395c:	f200 811f 	bhi.w	8003b9e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003964:	2b01      	cmp	r3, #1
 8003966:	d123      	bne.n	80039b0 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003968:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800396a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800396c:	68f8      	ldr	r0, [r7, #12]
 800396e:	f001 fa97 	bl	8004ea0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e173      	b.n	8003c64 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003986:	b2d2      	uxtb	r2, r2
 8003988:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398e:	1c5a      	adds	r2, r3, #1
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003998:	3b01      	subs	r3, #1
 800399a:	b29a      	uxth	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	3b01      	subs	r3, #1
 80039a8:	b29a      	uxth	r2, r3
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80039ae:	e145      	b.n	8003c3c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d152      	bne.n	8003a5e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ba:	9300      	str	r3, [sp, #0]
 80039bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039be:	2200      	movs	r2, #0
 80039c0:	4906      	ldr	r1, [pc, #24]	@ (80039dc <HAL_I2C_Master_Receive+0x23c>)
 80039c2:	68f8      	ldr	r0, [r7, #12]
 80039c4:	f001 f8c2 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d008      	beq.n	80039e0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e148      	b.n	8003c64 <HAL_I2C_Master_Receive+0x4c4>
 80039d2:	bf00      	nop
 80039d4:	00100002 	.word	0x00100002
 80039d8:	ffff0000 	.word	0xffff0000
 80039dc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80039e0:	b672      	cpsid	i
}
 80039e2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	691a      	ldr	r2, [r3, #16]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fe:	b2d2      	uxtb	r2, r2
 8003a00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a06:	1c5a      	adds	r2, r3, #1
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a10:	3b01      	subs	r3, #1
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	b29a      	uxth	r2, r3
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003a26:	b662      	cpsie	i
}
 8003a28:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	691a      	ldr	r2, [r3, #16]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a34:	b2d2      	uxtb	r2, r2
 8003a36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3c:	1c5a      	adds	r2, r3, #1
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a46:	3b01      	subs	r3, #1
 8003a48:	b29a      	uxth	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	3b01      	subs	r3, #1
 8003a56:	b29a      	uxth	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a5c:	e0ee      	b.n	8003c3c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a60:	9300      	str	r3, [sp, #0]
 8003a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a64:	2200      	movs	r2, #0
 8003a66:	4981      	ldr	r1, [pc, #516]	@ (8003c6c <HAL_I2C_Master_Receive+0x4cc>)
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f001 f86f 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d001      	beq.n	8003a78 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e0f5      	b.n	8003c64 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a86:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a88:	b672      	cpsid	i
}
 8003a8a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	691a      	ldr	r2, [r3, #16]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a96:	b2d2      	uxtb	r2, r2
 8003a98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a9e:	1c5a      	adds	r2, r3, #1
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	b29a      	uxth	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003abe:	4b6c      	ldr	r3, [pc, #432]	@ (8003c70 <HAL_I2C_Master_Receive+0x4d0>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	08db      	lsrs	r3, r3, #3
 8003ac4:	4a6b      	ldr	r2, [pc, #428]	@ (8003c74 <HAL_I2C_Master_Receive+0x4d4>)
 8003ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aca:	0a1a      	lsrs	r2, r3, #8
 8003acc:	4613      	mov	r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	4413      	add	r3, r2
 8003ad2:	00da      	lsls	r2, r3, #3
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003ad8:	6a3b      	ldr	r3, [r7, #32]
 8003ada:	3b01      	subs	r3, #1
 8003adc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003ade:	6a3b      	ldr	r3, [r7, #32]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d118      	bne.n	8003b16 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2220      	movs	r2, #32
 8003aee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afe:	f043 0220 	orr.w	r2, r3, #32
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003b06:	b662      	cpsie	i
}
 8003b08:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e0a6      	b.n	8003c64 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	695b      	ldr	r3, [r3, #20]
 8003b1c:	f003 0304 	and.w	r3, r3, #4
 8003b20:	2b04      	cmp	r3, #4
 8003b22:	d1d9      	bne.n	8003ad8 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	691a      	ldr	r2, [r3, #16]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3e:	b2d2      	uxtb	r2, r2
 8003b40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b46:	1c5a      	adds	r2, r3, #1
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b50:	3b01      	subs	r3, #1
 8003b52:	b29a      	uxth	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	3b01      	subs	r3, #1
 8003b60:	b29a      	uxth	r2, r3
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003b66:	b662      	cpsie	i
}
 8003b68:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	691a      	ldr	r2, [r3, #16]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b74:	b2d2      	uxtb	r2, r2
 8003b76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7c:	1c5a      	adds	r2, r3, #1
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b86:	3b01      	subs	r3, #1
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	3b01      	subs	r3, #1
 8003b96:	b29a      	uxth	r2, r3
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b9c:	e04e      	b.n	8003c3c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ba0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f001 f97c 	bl	8004ea0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d001      	beq.n	8003bb2 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e058      	b.n	8003c64 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	691a      	ldr	r2, [r3, #16]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bbc:	b2d2      	uxtb	r2, r2
 8003bbe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc4:	1c5a      	adds	r2, r3, #1
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	b29a      	uxth	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	f003 0304 	and.w	r3, r3, #4
 8003bee:	2b04      	cmp	r3, #4
 8003bf0:	d124      	bne.n	8003c3c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bf6:	2b03      	cmp	r3, #3
 8003bf8:	d107      	bne.n	8003c0a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c08:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	691a      	ldr	r2, [r3, #16]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c14:	b2d2      	uxtb	r2, r2
 8003c16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1c:	1c5a      	adds	r2, r3, #1
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c26:	3b01      	subs	r3, #1
 8003c28:	b29a      	uxth	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	3b01      	subs	r3, #1
 8003c36:	b29a      	uxth	r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f47f ae88 	bne.w	8003956 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2220      	movs	r2, #32
 8003c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	e000      	b.n	8003c64 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003c62:	2302      	movs	r3, #2
  }
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3728      	adds	r7, #40	@ 0x28
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	00010004 	.word	0x00010004
 8003c70:	2000001c 	.word	0x2000001c
 8003c74:	14f8b589 	.word	0x14f8b589

08003c78 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b088      	sub	sp, #32
 8003c7c:	af02      	add	r7, sp, #8
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	4608      	mov	r0, r1
 8003c82:	4611      	mov	r1, r2
 8003c84:	461a      	mov	r2, r3
 8003c86:	4603      	mov	r3, r0
 8003c88:	817b      	strh	r3, [r7, #10]
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	813b      	strh	r3, [r7, #8]
 8003c8e:	4613      	mov	r3, r2
 8003c90:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c92:	f7fe f9d1 	bl	8002038 <HAL_GetTick>
 8003c96:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b20      	cmp	r3, #32
 8003ca2:	f040 80d9 	bne.w	8003e58 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	9300      	str	r3, [sp, #0]
 8003caa:	2319      	movs	r3, #25
 8003cac:	2201      	movs	r2, #1
 8003cae:	496d      	ldr	r1, [pc, #436]	@ (8003e64 <HAL_I2C_Mem_Write+0x1ec>)
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 ff4b 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	e0cc      	b.n	8003e5a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d101      	bne.n	8003cce <HAL_I2C_Mem_Write+0x56>
 8003cca:	2302      	movs	r3, #2
 8003ccc:	e0c5      	b.n	8003e5a <HAL_I2C_Mem_Write+0x1e2>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d007      	beq.n	8003cf4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f042 0201 	orr.w	r2, r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d02:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2221      	movs	r2, #33	@ 0x21
 8003d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2240      	movs	r2, #64	@ 0x40
 8003d10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6a3a      	ldr	r2, [r7, #32]
 8003d1e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d24:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d2a:	b29a      	uxth	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	4a4d      	ldr	r2, [pc, #308]	@ (8003e68 <HAL_I2C_Mem_Write+0x1f0>)
 8003d34:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d36:	88f8      	ldrh	r0, [r7, #6]
 8003d38:	893a      	ldrh	r2, [r7, #8]
 8003d3a:	8979      	ldrh	r1, [r7, #10]
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	9301      	str	r3, [sp, #4]
 8003d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d42:	9300      	str	r3, [sp, #0]
 8003d44:	4603      	mov	r3, r0
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f000 fd82 	bl	8004850 <I2C_RequestMemoryWrite>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d052      	beq.n	8003df8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e081      	b.n	8003e5a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f001 f810 	bl	8004d80 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00d      	beq.n	8003d82 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6a:	2b04      	cmp	r3, #4
 8003d6c:	d107      	bne.n	8003d7e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d7c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e06b      	b.n	8003e5a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d86:	781a      	ldrb	r2, [r3, #0]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d92:	1c5a      	adds	r2, r3, #1
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	b29a      	uxth	r2, r3
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	3b01      	subs	r3, #1
 8003dac:	b29a      	uxth	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	f003 0304 	and.w	r3, r3, #4
 8003dbc:	2b04      	cmp	r3, #4
 8003dbe:	d11b      	bne.n	8003df8 <HAL_I2C_Mem_Write+0x180>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d017      	beq.n	8003df8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dcc:	781a      	ldrb	r2, [r3, #0]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd8:	1c5a      	adds	r2, r3, #1
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de2:	3b01      	subs	r3, #1
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	3b01      	subs	r3, #1
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1aa      	bne.n	8003d56 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e00:	697a      	ldr	r2, [r7, #20]
 8003e02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f001 f803 	bl	8004e10 <I2C_WaitOnBTFFlagUntilTimeout>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00d      	beq.n	8003e2c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e14:	2b04      	cmp	r3, #4
 8003e16:	d107      	bne.n	8003e28 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e26:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e016      	b.n	8003e5a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2220      	movs	r2, #32
 8003e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e54:	2300      	movs	r3, #0
 8003e56:	e000      	b.n	8003e5a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003e58:	2302      	movs	r3, #2
  }
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3718      	adds	r7, #24
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	00100002 	.word	0x00100002
 8003e68:	ffff0000 	.word	0xffff0000

08003e6c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b08c      	sub	sp, #48	@ 0x30
 8003e70:	af02      	add	r7, sp, #8
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	4608      	mov	r0, r1
 8003e76:	4611      	mov	r1, r2
 8003e78:	461a      	mov	r2, r3
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	817b      	strh	r3, [r7, #10]
 8003e7e:	460b      	mov	r3, r1
 8003e80:	813b      	strh	r3, [r7, #8]
 8003e82:	4613      	mov	r3, r2
 8003e84:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003e86:	2300      	movs	r3, #0
 8003e88:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e8a:	f7fe f8d5 	bl	8002038 <HAL_GetTick>
 8003e8e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	2b20      	cmp	r3, #32
 8003e9a:	f040 8250 	bne.w	800433e <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	2319      	movs	r3, #25
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	4982      	ldr	r1, [pc, #520]	@ (80040b0 <HAL_I2C_Mem_Read+0x244>)
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f000 fe4f 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d001      	beq.n	8003eb8 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	e243      	b.n	8004340 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d101      	bne.n	8003ec6 <HAL_I2C_Mem_Read+0x5a>
 8003ec2:	2302      	movs	r3, #2
 8003ec4:	e23c      	b.n	8004340 <HAL_I2C_Mem_Read+0x4d4>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d007      	beq.n	8003eec <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f042 0201 	orr.w	r2, r2, #1
 8003eea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003efa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2222      	movs	r2, #34	@ 0x22
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2240      	movs	r2, #64	@ 0x40
 8003f08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f16:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003f1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f22:	b29a      	uxth	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	4a62      	ldr	r2, [pc, #392]	@ (80040b4 <HAL_I2C_Mem_Read+0x248>)
 8003f2c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f2e:	88f8      	ldrh	r0, [r7, #6]
 8003f30:	893a      	ldrh	r2, [r7, #8]
 8003f32:	8979      	ldrh	r1, [r7, #10]
 8003f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f36:	9301      	str	r3, [sp, #4]
 8003f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f3a:	9300      	str	r3, [sp, #0]
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f000 fd1c 	bl	800497c <I2C_RequestMemoryRead>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d001      	beq.n	8003f4e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e1f8      	b.n	8004340 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d113      	bne.n	8003f7e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f56:	2300      	movs	r3, #0
 8003f58:	61fb      	str	r3, [r7, #28]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	61fb      	str	r3, [r7, #28]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	61fb      	str	r3, [r7, #28]
 8003f6a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f7a:	601a      	str	r2, [r3, #0]
 8003f7c:	e1cc      	b.n	8004318 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d11e      	bne.n	8003fc4 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f94:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003f96:	b672      	cpsid	i
}
 8003f98:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	61bb      	str	r3, [r7, #24]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	695b      	ldr	r3, [r3, #20]
 8003fa4:	61bb      	str	r3, [r7, #24]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	61bb      	str	r3, [r7, #24]
 8003fae:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fbe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003fc0:	b662      	cpsie	i
}
 8003fc2:	e035      	b.n	8004030 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d11e      	bne.n	800400a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fda:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003fdc:	b672      	cpsid	i
}
 8003fde:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	617b      	str	r3, [r7, #20]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	617b      	str	r3, [r7, #20]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	617b      	str	r3, [r7, #20]
 8003ff4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004004:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004006:	b662      	cpsie	i
}
 8004008:	e012      	b.n	8004030 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004018:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800401a:	2300      	movs	r3, #0
 800401c:	613b      	str	r3, [r7, #16]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	695b      	ldr	r3, [r3, #20]
 8004024:	613b      	str	r3, [r7, #16]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	699b      	ldr	r3, [r3, #24]
 800402c:	613b      	str	r3, [r7, #16]
 800402e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004030:	e172      	b.n	8004318 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004036:	2b03      	cmp	r3, #3
 8004038:	f200 811f 	bhi.w	800427a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004040:	2b01      	cmp	r3, #1
 8004042:	d123      	bne.n	800408c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004044:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004046:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004048:	68f8      	ldr	r0, [r7, #12]
 800404a:	f000 ff29 	bl	8004ea0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d001      	beq.n	8004058 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e173      	b.n	8004340 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	691a      	ldr	r2, [r3, #16]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004062:	b2d2      	uxtb	r2, r2
 8004064:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406a:	1c5a      	adds	r2, r3, #1
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004074:	3b01      	subs	r3, #1
 8004076:	b29a      	uxth	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004080:	b29b      	uxth	r3, r3
 8004082:	3b01      	subs	r3, #1
 8004084:	b29a      	uxth	r2, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800408a:	e145      	b.n	8004318 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004090:	2b02      	cmp	r3, #2
 8004092:	d152      	bne.n	800413a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800409a:	2200      	movs	r2, #0
 800409c:	4906      	ldr	r1, [pc, #24]	@ (80040b8 <HAL_I2C_Mem_Read+0x24c>)
 800409e:	68f8      	ldr	r0, [r7, #12]
 80040a0:	f000 fd54 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d008      	beq.n	80040bc <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e148      	b.n	8004340 <HAL_I2C_Mem_Read+0x4d4>
 80040ae:	bf00      	nop
 80040b0:	00100002 	.word	0x00100002
 80040b4:	ffff0000 	.word	0xffff0000
 80040b8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80040bc:	b672      	cpsid	i
}
 80040be:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	691a      	ldr	r2, [r3, #16]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040da:	b2d2      	uxtb	r2, r2
 80040dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e2:	1c5a      	adds	r2, r3, #1
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ec:	3b01      	subs	r3, #1
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	3b01      	subs	r3, #1
 80040fc:	b29a      	uxth	r2, r3
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004102:	b662      	cpsie	i
}
 8004104:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	691a      	ldr	r2, [r3, #16]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004110:	b2d2      	uxtb	r2, r2
 8004112:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004118:	1c5a      	adds	r2, r3, #1
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004122:	3b01      	subs	r3, #1
 8004124:	b29a      	uxth	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800412e:	b29b      	uxth	r3, r3
 8004130:	3b01      	subs	r3, #1
 8004132:	b29a      	uxth	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004138:	e0ee      	b.n	8004318 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800413a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413c:	9300      	str	r3, [sp, #0]
 800413e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004140:	2200      	movs	r2, #0
 8004142:	4981      	ldr	r1, [pc, #516]	@ (8004348 <HAL_I2C_Mem_Read+0x4dc>)
 8004144:	68f8      	ldr	r0, [r7, #12]
 8004146:	f000 fd01 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d001      	beq.n	8004154 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e0f5      	b.n	8004340 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004162:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004164:	b672      	cpsid	i
}
 8004166:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	691a      	ldr	r2, [r3, #16]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004172:	b2d2      	uxtb	r2, r2
 8004174:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800417a:	1c5a      	adds	r2, r3, #1
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004184:	3b01      	subs	r3, #1
 8004186:	b29a      	uxth	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004190:	b29b      	uxth	r3, r3
 8004192:	3b01      	subs	r3, #1
 8004194:	b29a      	uxth	r2, r3
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800419a:	4b6c      	ldr	r3, [pc, #432]	@ (800434c <HAL_I2C_Mem_Read+0x4e0>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	08db      	lsrs	r3, r3, #3
 80041a0:	4a6b      	ldr	r2, [pc, #428]	@ (8004350 <HAL_I2C_Mem_Read+0x4e4>)
 80041a2:	fba2 2303 	umull	r2, r3, r2, r3
 80041a6:	0a1a      	lsrs	r2, r3, #8
 80041a8:	4613      	mov	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	4413      	add	r3, r2
 80041ae:	00da      	lsls	r2, r3, #3
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80041b4:	6a3b      	ldr	r3, [r7, #32]
 80041b6:	3b01      	subs	r3, #1
 80041b8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80041ba:	6a3b      	ldr	r3, [r7, #32]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d118      	bne.n	80041f2 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2220      	movs	r2, #32
 80041ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041da:	f043 0220 	orr.w	r2, r3, #32
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80041e2:	b662      	cpsie	i
}
 80041e4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e0a6      	b.n	8004340 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	695b      	ldr	r3, [r3, #20]
 80041f8:	f003 0304 	and.w	r3, r3, #4
 80041fc:	2b04      	cmp	r3, #4
 80041fe:	d1d9      	bne.n	80041b4 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800420e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	691a      	ldr	r2, [r3, #16]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421a:	b2d2      	uxtb	r2, r2
 800421c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004222:	1c5a      	adds	r2, r3, #1
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800422c:	3b01      	subs	r3, #1
 800422e:	b29a      	uxth	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004238:	b29b      	uxth	r3, r3
 800423a:	3b01      	subs	r3, #1
 800423c:	b29a      	uxth	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004242:	b662      	cpsie	i
}
 8004244:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	691a      	ldr	r2, [r3, #16]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004250:	b2d2      	uxtb	r2, r2
 8004252:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004258:	1c5a      	adds	r2, r3, #1
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004262:	3b01      	subs	r3, #1
 8004264:	b29a      	uxth	r2, r3
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800426e:	b29b      	uxth	r3, r3
 8004270:	3b01      	subs	r3, #1
 8004272:	b29a      	uxth	r2, r3
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004278:	e04e      	b.n	8004318 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800427a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800427c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f000 fe0e 	bl	8004ea0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d001      	beq.n	800428e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e058      	b.n	8004340 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	691a      	ldr	r2, [r3, #16]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004298:	b2d2      	uxtb	r2, r2
 800429a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a0:	1c5a      	adds	r2, r3, #1
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042aa:	3b01      	subs	r3, #1
 80042ac:	b29a      	uxth	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	3b01      	subs	r3, #1
 80042ba:	b29a      	uxth	r2, r3
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	f003 0304 	and.w	r3, r3, #4
 80042ca:	2b04      	cmp	r3, #4
 80042cc:	d124      	bne.n	8004318 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d2:	2b03      	cmp	r3, #3
 80042d4:	d107      	bne.n	80042e6 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042e4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	691a      	ldr	r2, [r3, #16]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f0:	b2d2      	uxtb	r2, r2
 80042f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	1c5a      	adds	r2, r3, #1
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004302:	3b01      	subs	r3, #1
 8004304:	b29a      	uxth	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430e:	b29b      	uxth	r3, r3
 8004310:	3b01      	subs	r3, #1
 8004312:	b29a      	uxth	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800431c:	2b00      	cmp	r3, #0
 800431e:	f47f ae88 	bne.w	8004032 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2220      	movs	r2, #32
 8004326:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2200      	movs	r2, #0
 8004336:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800433a:	2300      	movs	r3, #0
 800433c:	e000      	b.n	8004340 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800433e:	2302      	movs	r3, #2
  }
}
 8004340:	4618      	mov	r0, r3
 8004342:	3728      	adds	r7, #40	@ 0x28
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	00010004 	.word	0x00010004
 800434c:	2000001c 	.word	0x2000001c
 8004350:	14f8b589 	.word	0x14f8b589

08004354 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b08a      	sub	sp, #40	@ 0x28
 8004358:	af02      	add	r7, sp, #8
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	607a      	str	r2, [r7, #4]
 800435e:	603b      	str	r3, [r7, #0]
 8004360:	460b      	mov	r3, r1
 8004362:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004364:	f7fd fe68 	bl	8002038 <HAL_GetTick>
 8004368:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800436a:	2300      	movs	r3, #0
 800436c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b20      	cmp	r3, #32
 8004378:	f040 8111 	bne.w	800459e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800437c:	69fb      	ldr	r3, [r7, #28]
 800437e:	9300      	str	r3, [sp, #0]
 8004380:	2319      	movs	r3, #25
 8004382:	2201      	movs	r2, #1
 8004384:	4988      	ldr	r1, [pc, #544]	@ (80045a8 <HAL_I2C_IsDeviceReady+0x254>)
 8004386:	68f8      	ldr	r0, [r7, #12]
 8004388:	f000 fbe0 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004392:	2302      	movs	r3, #2
 8004394:	e104      	b.n	80045a0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800439c:	2b01      	cmp	r3, #1
 800439e:	d101      	bne.n	80043a4 <HAL_I2C_IsDeviceReady+0x50>
 80043a0:	2302      	movs	r3, #2
 80043a2:	e0fd      	b.n	80045a0 <HAL_I2C_IsDeviceReady+0x24c>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d007      	beq.n	80043ca <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f042 0201 	orr.w	r2, r2, #1
 80043c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2224      	movs	r2, #36	@ 0x24
 80043de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	4a70      	ldr	r2, [pc, #448]	@ (80045ac <HAL_I2C_IsDeviceReady+0x258>)
 80043ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043fc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	9300      	str	r3, [sp, #0]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	2200      	movs	r2, #0
 8004406:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800440a:	68f8      	ldr	r0, [r7, #12]
 800440c:	f000 fb9e 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00d      	beq.n	8004432 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004420:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004424:	d103      	bne.n	800442e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800442c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e0b6      	b.n	80045a0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004432:	897b      	ldrh	r3, [r7, #10]
 8004434:	b2db      	uxtb	r3, r3
 8004436:	461a      	mov	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004440:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004442:	f7fd fdf9 	bl	8002038 <HAL_GetTick>
 8004446:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	695b      	ldr	r3, [r3, #20]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b02      	cmp	r3, #2
 8004454:	bf0c      	ite	eq
 8004456:	2301      	moveq	r3, #1
 8004458:	2300      	movne	r3, #0
 800445a:	b2db      	uxtb	r3, r3
 800445c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	695b      	ldr	r3, [r3, #20]
 8004464:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004468:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800446c:	bf0c      	ite	eq
 800446e:	2301      	moveq	r3, #1
 8004470:	2300      	movne	r3, #0
 8004472:	b2db      	uxtb	r3, r3
 8004474:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004476:	e025      	b.n	80044c4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004478:	f7fd fdde 	bl	8002038 <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	683a      	ldr	r2, [r7, #0]
 8004484:	429a      	cmp	r2, r3
 8004486:	d302      	bcc.n	800448e <HAL_I2C_IsDeviceReady+0x13a>
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d103      	bne.n	8004496 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	22a0      	movs	r2, #160	@ 0xa0
 8004492:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	bf0c      	ite	eq
 80044a4:	2301      	moveq	r3, #1
 80044a6:	2300      	movne	r3, #0
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ba:	bf0c      	ite	eq
 80044bc:	2301      	moveq	r3, #1
 80044be:	2300      	movne	r3, #0
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	2ba0      	cmp	r3, #160	@ 0xa0
 80044ce:	d005      	beq.n	80044dc <HAL_I2C_IsDeviceReady+0x188>
 80044d0:	7dfb      	ldrb	r3, [r7, #23]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d102      	bne.n	80044dc <HAL_I2C_IsDeviceReady+0x188>
 80044d6:	7dbb      	ldrb	r3, [r7, #22]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d0cd      	beq.n	8004478 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2220      	movs	r2, #32
 80044e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	f003 0302 	and.w	r3, r3, #2
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d129      	bne.n	8004546 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004500:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004502:	2300      	movs	r3, #0
 8004504:	613b      	str	r3, [r7, #16]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	695b      	ldr	r3, [r3, #20]
 800450c:	613b      	str	r3, [r7, #16]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	613b      	str	r3, [r7, #16]
 8004516:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	2319      	movs	r3, #25
 800451e:	2201      	movs	r2, #1
 8004520:	4921      	ldr	r1, [pc, #132]	@ (80045a8 <HAL_I2C_IsDeviceReady+0x254>)
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 fb12 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e036      	b.n	80045a0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2220      	movs	r2, #32
 8004536:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004542:	2300      	movs	r3, #0
 8004544:	e02c      	b.n	80045a0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004554:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800455e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	9300      	str	r3, [sp, #0]
 8004564:	2319      	movs	r3, #25
 8004566:	2201      	movs	r2, #1
 8004568:	490f      	ldr	r1, [pc, #60]	@ (80045a8 <HAL_I2C_IsDeviceReady+0x254>)
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f000 faee 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d001      	beq.n	800457a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e012      	b.n	80045a0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	3301      	adds	r3, #1
 800457e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004580:	69ba      	ldr	r2, [r7, #24]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	429a      	cmp	r2, r3
 8004586:	f4ff af32 	bcc.w	80043ee <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2220      	movs	r2, #32
 800458e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e000      	b.n	80045a0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800459e:	2302      	movs	r3, #2
  }
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3720      	adds	r7, #32
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	00100002 	.word	0x00100002
 80045ac:	ffff0000 	.word	0xffff0000

080045b0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b088      	sub	sp, #32
 80045b4:	af02      	add	r7, sp, #8
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	607a      	str	r2, [r7, #4]
 80045ba:	603b      	str	r3, [r7, #0]
 80045bc:	460b      	mov	r3, r1
 80045be:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	2b08      	cmp	r3, #8
 80045ca:	d006      	beq.n	80045da <I2C_MasterRequestWrite+0x2a>
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d003      	beq.n	80045da <I2C_MasterRequestWrite+0x2a>
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045d8:	d108      	bne.n	80045ec <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045e8:	601a      	str	r2, [r3, #0]
 80045ea:	e00b      	b.n	8004604 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f0:	2b12      	cmp	r3, #18
 80045f2:	d107      	bne.n	8004604 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004602:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	9300      	str	r3, [sp, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f000 fa9b 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00d      	beq.n	8004638 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004626:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800462a:	d103      	bne.n	8004634 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004632:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e035      	b.n	80046a4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004640:	d108      	bne.n	8004654 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004642:	897b      	ldrh	r3, [r7, #10]
 8004644:	b2db      	uxtb	r3, r3
 8004646:	461a      	mov	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004650:	611a      	str	r2, [r3, #16]
 8004652:	e01b      	b.n	800468c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004654:	897b      	ldrh	r3, [r7, #10]
 8004656:	11db      	asrs	r3, r3, #7
 8004658:	b2db      	uxtb	r3, r3
 800465a:	f003 0306 	and.w	r3, r3, #6
 800465e:	b2db      	uxtb	r3, r3
 8004660:	f063 030f 	orn	r3, r3, #15
 8004664:	b2da      	uxtb	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	490e      	ldr	r1, [pc, #56]	@ (80046ac <I2C_MasterRequestWrite+0xfc>)
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f000 fae4 	bl	8004c40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d001      	beq.n	8004682 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e010      	b.n	80046a4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004682:	897b      	ldrh	r3, [r7, #10]
 8004684:	b2da      	uxtb	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	4907      	ldr	r1, [pc, #28]	@ (80046b0 <I2C_MasterRequestWrite+0x100>)
 8004692:	68f8      	ldr	r0, [r7, #12]
 8004694:	f000 fad4 	bl	8004c40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d001      	beq.n	80046a2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e000      	b.n	80046a4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3718      	adds	r7, #24
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	00010008 	.word	0x00010008
 80046b0:	00010002 	.word	0x00010002

080046b4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b088      	sub	sp, #32
 80046b8:	af02      	add	r7, sp, #8
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	607a      	str	r2, [r7, #4]
 80046be:	603b      	str	r3, [r7, #0]
 80046c0:	460b      	mov	r3, r1
 80046c2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80046d8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	2b08      	cmp	r3, #8
 80046de:	d006      	beq.n	80046ee <I2C_MasterRequestRead+0x3a>
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d003      	beq.n	80046ee <I2C_MasterRequestRead+0x3a>
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80046ec:	d108      	bne.n	8004700 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046fc:	601a      	str	r2, [r3, #0]
 80046fe:	e00b      	b.n	8004718 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004704:	2b11      	cmp	r3, #17
 8004706:	d107      	bne.n	8004718 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004716:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	9300      	str	r3, [sp, #0]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f000 fa11 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d00d      	beq.n	800474c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800473a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800473e:	d103      	bne.n	8004748 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004746:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004748:	2303      	movs	r3, #3
 800474a:	e079      	b.n	8004840 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004754:	d108      	bne.n	8004768 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004756:	897b      	ldrh	r3, [r7, #10]
 8004758:	b2db      	uxtb	r3, r3
 800475a:	f043 0301 	orr.w	r3, r3, #1
 800475e:	b2da      	uxtb	r2, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	611a      	str	r2, [r3, #16]
 8004766:	e05f      	b.n	8004828 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004768:	897b      	ldrh	r3, [r7, #10]
 800476a:	11db      	asrs	r3, r3, #7
 800476c:	b2db      	uxtb	r3, r3
 800476e:	f003 0306 	and.w	r3, r3, #6
 8004772:	b2db      	uxtb	r3, r3
 8004774:	f063 030f 	orn	r3, r3, #15
 8004778:	b2da      	uxtb	r2, r3
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	4930      	ldr	r1, [pc, #192]	@ (8004848 <I2C_MasterRequestRead+0x194>)
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f000 fa5a 	bl	8004c40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d001      	beq.n	8004796 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e054      	b.n	8004840 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004796:	897b      	ldrh	r3, [r7, #10]
 8004798:	b2da      	uxtb	r2, r3
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	4929      	ldr	r1, [pc, #164]	@ (800484c <I2C_MasterRequestRead+0x198>)
 80047a6:	68f8      	ldr	r0, [r7, #12]
 80047a8:	f000 fa4a 	bl	8004c40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d001      	beq.n	80047b6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e044      	b.n	8004840 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047b6:	2300      	movs	r3, #0
 80047b8:	613b      	str	r3, [r7, #16]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	695b      	ldr	r3, [r3, #20]
 80047c0:	613b      	str	r3, [r7, #16]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	613b      	str	r3, [r7, #16]
 80047ca:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047da:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	9300      	str	r3, [sp, #0]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f000 f9af 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00d      	beq.n	8004810 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004802:	d103      	bne.n	800480c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800480a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e017      	b.n	8004840 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004810:	897b      	ldrh	r3, [r7, #10]
 8004812:	11db      	asrs	r3, r3, #7
 8004814:	b2db      	uxtb	r3, r3
 8004816:	f003 0306 	and.w	r3, r3, #6
 800481a:	b2db      	uxtb	r3, r3
 800481c:	f063 030e 	orn	r3, r3, #14
 8004820:	b2da      	uxtb	r2, r3
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	4907      	ldr	r1, [pc, #28]	@ (800484c <I2C_MasterRequestRead+0x198>)
 800482e:	68f8      	ldr	r0, [r7, #12]
 8004830:	f000 fa06 	bl	8004c40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e000      	b.n	8004840 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	4618      	mov	r0, r3
 8004842:	3718      	adds	r7, #24
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	00010008 	.word	0x00010008
 800484c:	00010002 	.word	0x00010002

08004850 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b088      	sub	sp, #32
 8004854:	af02      	add	r7, sp, #8
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	4608      	mov	r0, r1
 800485a:	4611      	mov	r1, r2
 800485c:	461a      	mov	r2, r3
 800485e:	4603      	mov	r3, r0
 8004860:	817b      	strh	r3, [r7, #10]
 8004862:	460b      	mov	r3, r1
 8004864:	813b      	strh	r3, [r7, #8]
 8004866:	4613      	mov	r3, r2
 8004868:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004878:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800487a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487c:	9300      	str	r3, [sp, #0]
 800487e:	6a3b      	ldr	r3, [r7, #32]
 8004880:	2200      	movs	r2, #0
 8004882:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004886:	68f8      	ldr	r0, [r7, #12]
 8004888:	f000 f960 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00d      	beq.n	80048ae <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800489c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048a0:	d103      	bne.n	80048aa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e05f      	b.n	800496e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80048ae:	897b      	ldrh	r3, [r7, #10]
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	461a      	mov	r2, r3
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80048bc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c0:	6a3a      	ldr	r2, [r7, #32]
 80048c2:	492d      	ldr	r1, [pc, #180]	@ (8004978 <I2C_RequestMemoryWrite+0x128>)
 80048c4:	68f8      	ldr	r0, [r7, #12]
 80048c6:	f000 f9bb 	bl	8004c40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d001      	beq.n	80048d4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e04c      	b.n	800496e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048d4:	2300      	movs	r3, #0
 80048d6:	617b      	str	r3, [r7, #20]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	617b      	str	r3, [r7, #20]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	699b      	ldr	r3, [r3, #24]
 80048e6:	617b      	str	r3, [r7, #20]
 80048e8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048ec:	6a39      	ldr	r1, [r7, #32]
 80048ee:	68f8      	ldr	r0, [r7, #12]
 80048f0:	f000 fa46 	bl	8004d80 <I2C_WaitOnTXEFlagUntilTimeout>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d00d      	beq.n	8004916 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048fe:	2b04      	cmp	r3, #4
 8004900:	d107      	bne.n	8004912 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004910:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e02b      	b.n	800496e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004916:	88fb      	ldrh	r3, [r7, #6]
 8004918:	2b01      	cmp	r3, #1
 800491a:	d105      	bne.n	8004928 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800491c:	893b      	ldrh	r3, [r7, #8]
 800491e:	b2da      	uxtb	r2, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	611a      	str	r2, [r3, #16]
 8004926:	e021      	b.n	800496c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004928:	893b      	ldrh	r3, [r7, #8]
 800492a:	0a1b      	lsrs	r3, r3, #8
 800492c:	b29b      	uxth	r3, r3
 800492e:	b2da      	uxtb	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004938:	6a39      	ldr	r1, [r7, #32]
 800493a:	68f8      	ldr	r0, [r7, #12]
 800493c:	f000 fa20 	bl	8004d80 <I2C_WaitOnTXEFlagUntilTimeout>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00d      	beq.n	8004962 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494a:	2b04      	cmp	r3, #4
 800494c:	d107      	bne.n	800495e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800495c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e005      	b.n	800496e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004962:	893b      	ldrh	r3, [r7, #8]
 8004964:	b2da      	uxtb	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3718      	adds	r7, #24
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	00010002 	.word	0x00010002

0800497c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b088      	sub	sp, #32
 8004980:	af02      	add	r7, sp, #8
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	4608      	mov	r0, r1
 8004986:	4611      	mov	r1, r2
 8004988:	461a      	mov	r2, r3
 800498a:	4603      	mov	r3, r0
 800498c:	817b      	strh	r3, [r7, #10]
 800498e:	460b      	mov	r3, r1
 8004990:	813b      	strh	r3, [r7, #8]
 8004992:	4613      	mov	r3, r2
 8004994:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80049a4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049b4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b8:	9300      	str	r3, [sp, #0]
 80049ba:	6a3b      	ldr	r3, [r7, #32]
 80049bc:	2200      	movs	r2, #0
 80049be:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80049c2:	68f8      	ldr	r0, [r7, #12]
 80049c4:	f000 f8c2 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00d      	beq.n	80049ea <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049dc:	d103      	bne.n	80049e6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049e4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e0aa      	b.n	8004b40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80049ea:	897b      	ldrh	r3, [r7, #10]
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	461a      	mov	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80049f8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049fc:	6a3a      	ldr	r2, [r7, #32]
 80049fe:	4952      	ldr	r1, [pc, #328]	@ (8004b48 <I2C_RequestMemoryRead+0x1cc>)
 8004a00:	68f8      	ldr	r0, [r7, #12]
 8004a02:	f000 f91d 	bl	8004c40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d001      	beq.n	8004a10 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e097      	b.n	8004b40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a10:	2300      	movs	r3, #0
 8004a12:	617b      	str	r3, [r7, #20]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	617b      	str	r3, [r7, #20]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	617b      	str	r3, [r7, #20]
 8004a24:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a28:	6a39      	ldr	r1, [r7, #32]
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f000 f9a8 	bl	8004d80 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d00d      	beq.n	8004a52 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3a:	2b04      	cmp	r3, #4
 8004a3c:	d107      	bne.n	8004a4e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a4c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e076      	b.n	8004b40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004a52:	88fb      	ldrh	r3, [r7, #6]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d105      	bne.n	8004a64 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a58:	893b      	ldrh	r3, [r7, #8]
 8004a5a:	b2da      	uxtb	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	611a      	str	r2, [r3, #16]
 8004a62:	e021      	b.n	8004aa8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004a64:	893b      	ldrh	r3, [r7, #8]
 8004a66:	0a1b      	lsrs	r3, r3, #8
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	b2da      	uxtb	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a74:	6a39      	ldr	r1, [r7, #32]
 8004a76:	68f8      	ldr	r0, [r7, #12]
 8004a78:	f000 f982 	bl	8004d80 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d00d      	beq.n	8004a9e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a86:	2b04      	cmp	r3, #4
 8004a88:	d107      	bne.n	8004a9a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a98:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e050      	b.n	8004b40 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a9e:	893b      	ldrh	r3, [r7, #8]
 8004aa0:	b2da      	uxtb	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004aa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aaa:	6a39      	ldr	r1, [r7, #32]
 8004aac:	68f8      	ldr	r0, [r7, #12]
 8004aae:	f000 f967 	bl	8004d80 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00d      	beq.n	8004ad4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004abc:	2b04      	cmp	r3, #4
 8004abe:	d107      	bne.n	8004ad0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ace:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e035      	b.n	8004b40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ae2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae6:	9300      	str	r3, [sp, #0]
 8004ae8:	6a3b      	ldr	r3, [r7, #32]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004af0:	68f8      	ldr	r0, [r7, #12]
 8004af2:	f000 f82b 	bl	8004b4c <I2C_WaitOnFlagUntilTimeout>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d00d      	beq.n	8004b18 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b0a:	d103      	bne.n	8004b14 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b12:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e013      	b.n	8004b40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004b18:	897b      	ldrh	r3, [r7, #10]
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	f043 0301 	orr.w	r3, r3, #1
 8004b20:	b2da      	uxtb	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2a:	6a3a      	ldr	r2, [r7, #32]
 8004b2c:	4906      	ldr	r1, [pc, #24]	@ (8004b48 <I2C_RequestMemoryRead+0x1cc>)
 8004b2e:	68f8      	ldr	r0, [r7, #12]
 8004b30:	f000 f886 	bl	8004c40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d001      	beq.n	8004b3e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e000      	b.n	8004b40 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004b3e:	2300      	movs	r3, #0
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3718      	adds	r7, #24
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	00010002 	.word	0x00010002

08004b4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	60f8      	str	r0, [r7, #12]
 8004b54:	60b9      	str	r1, [r7, #8]
 8004b56:	603b      	str	r3, [r7, #0]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b5c:	e048      	b.n	8004bf0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b64:	d044      	beq.n	8004bf0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b66:	f7fd fa67 	bl	8002038 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	69bb      	ldr	r3, [r7, #24]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	683a      	ldr	r2, [r7, #0]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d302      	bcc.n	8004b7c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d139      	bne.n	8004bf0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	0c1b      	lsrs	r3, r3, #16
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d10d      	bne.n	8004ba2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	695b      	ldr	r3, [r3, #20]
 8004b8c:	43da      	mvns	r2, r3
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	4013      	ands	r3, r2
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	bf0c      	ite	eq
 8004b98:	2301      	moveq	r3, #1
 8004b9a:	2300      	movne	r3, #0
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	e00c      	b.n	8004bbc <I2C_WaitOnFlagUntilTimeout+0x70>
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	699b      	ldr	r3, [r3, #24]
 8004ba8:	43da      	mvns	r2, r3
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	4013      	ands	r3, r2
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	bf0c      	ite	eq
 8004bb4:	2301      	moveq	r3, #1
 8004bb6:	2300      	movne	r3, #0
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	461a      	mov	r2, r3
 8004bbc:	79fb      	ldrb	r3, [r7, #7]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d116      	bne.n	8004bf0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2220      	movs	r2, #32
 8004bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bdc:	f043 0220 	orr.w	r2, r3, #32
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e023      	b.n	8004c38 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	0c1b      	lsrs	r3, r3, #16
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d10d      	bne.n	8004c16 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	695b      	ldr	r3, [r3, #20]
 8004c00:	43da      	mvns	r2, r3
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	4013      	ands	r3, r2
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	bf0c      	ite	eq
 8004c0c:	2301      	moveq	r3, #1
 8004c0e:	2300      	movne	r3, #0
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	461a      	mov	r2, r3
 8004c14:	e00c      	b.n	8004c30 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	699b      	ldr	r3, [r3, #24]
 8004c1c:	43da      	mvns	r2, r3
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	4013      	ands	r3, r2
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	bf0c      	ite	eq
 8004c28:	2301      	moveq	r3, #1
 8004c2a:	2300      	movne	r3, #0
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	461a      	mov	r2, r3
 8004c30:	79fb      	ldrb	r3, [r7, #7]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d093      	beq.n	8004b5e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3710      	adds	r7, #16
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	607a      	str	r2, [r7, #4]
 8004c4c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c4e:	e071      	b.n	8004d34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c5e:	d123      	bne.n	8004ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c6e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004c78:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2220      	movs	r2, #32
 8004c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c94:	f043 0204 	orr.w	r2, r3, #4
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e067      	b.n	8004d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cae:	d041      	beq.n	8004d34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cb0:	f7fd f9c2 	bl	8002038 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d302      	bcc.n	8004cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d136      	bne.n	8004d34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	0c1b      	lsrs	r3, r3, #16
 8004cca:	b2db      	uxtb	r3, r3
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d10c      	bne.n	8004cea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	43da      	mvns	r2, r3
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	4013      	ands	r3, r2
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	bf14      	ite	ne
 8004ce2:	2301      	movne	r3, #1
 8004ce4:	2300      	moveq	r3, #0
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	e00b      	b.n	8004d02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	43da      	mvns	r2, r3
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	bf14      	ite	ne
 8004cfc:	2301      	movne	r3, #1
 8004cfe:	2300      	moveq	r3, #0
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d016      	beq.n	8004d34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2220      	movs	r2, #32
 8004d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d20:	f043 0220 	orr.w	r2, r3, #32
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e021      	b.n	8004d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	0c1b      	lsrs	r3, r3, #16
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d10c      	bne.n	8004d58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	695b      	ldr	r3, [r3, #20]
 8004d44:	43da      	mvns	r2, r3
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	4013      	ands	r3, r2
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	bf14      	ite	ne
 8004d50:	2301      	movne	r3, #1
 8004d52:	2300      	moveq	r3, #0
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	e00b      	b.n	8004d70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	43da      	mvns	r2, r3
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	4013      	ands	r3, r2
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	bf14      	ite	ne
 8004d6a:	2301      	movne	r3, #1
 8004d6c:	2300      	moveq	r3, #0
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f47f af6d 	bne.w	8004c50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3710      	adds	r7, #16
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d8c:	e034      	b.n	8004df8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f000 f8e3 	bl	8004f5a <I2C_IsAcknowledgeFailed>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e034      	b.n	8004e08 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004da4:	d028      	beq.n	8004df8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004da6:	f7fd f947 	bl	8002038 <HAL_GetTick>
 8004daa:	4602      	mov	r2, r0
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d302      	bcc.n	8004dbc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d11d      	bne.n	8004df8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	695b      	ldr	r3, [r3, #20]
 8004dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dc6:	2b80      	cmp	r3, #128	@ 0x80
 8004dc8:	d016      	beq.n	8004df8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de4:	f043 0220 	orr.w	r2, r3, #32
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e007      	b.n	8004e08 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	695b      	ldr	r3, [r3, #20]
 8004dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e02:	2b80      	cmp	r3, #128	@ 0x80
 8004e04:	d1c3      	bne.n	8004d8e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004e06:	2300      	movs	r3, #0
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3710      	adds	r7, #16
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e1c:	e034      	b.n	8004e88 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e1e:	68f8      	ldr	r0, [r7, #12]
 8004e20:	f000 f89b 	bl	8004f5a <I2C_IsAcknowledgeFailed>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d001      	beq.n	8004e2e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e034      	b.n	8004e98 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e34:	d028      	beq.n	8004e88 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e36:	f7fd f8ff 	bl	8002038 <HAL_GetTick>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	1ad3      	subs	r3, r2, r3
 8004e40:	68ba      	ldr	r2, [r7, #8]
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d302      	bcc.n	8004e4c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d11d      	bne.n	8004e88 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	695b      	ldr	r3, [r3, #20]
 8004e52:	f003 0304 	and.w	r3, r3, #4
 8004e56:	2b04      	cmp	r3, #4
 8004e58:	d016      	beq.n	8004e88 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2220      	movs	r2, #32
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e74:	f043 0220 	orr.w	r2, r3, #32
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e007      	b.n	8004e98 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	f003 0304 	and.w	r3, r3, #4
 8004e92:	2b04      	cmp	r3, #4
 8004e94:	d1c3      	bne.n	8004e1e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004eac:	e049      	b.n	8004f42 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	f003 0310 	and.w	r3, r3, #16
 8004eb8:	2b10      	cmp	r3, #16
 8004eba:	d119      	bne.n	8004ef0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f06f 0210 	mvn.w	r2, #16
 8004ec4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2220      	movs	r2, #32
 8004ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e030      	b.n	8004f52 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ef0:	f7fd f8a2 	bl	8002038 <HAL_GetTick>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	1ad3      	subs	r3, r2, r3
 8004efa:	68ba      	ldr	r2, [r7, #8]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d302      	bcc.n	8004f06 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d11d      	bne.n	8004f42 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	695b      	ldr	r3, [r3, #20]
 8004f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f10:	2b40      	cmp	r3, #64	@ 0x40
 8004f12:	d016      	beq.n	8004f42 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2200      	movs	r2, #0
 8004f18:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2220      	movs	r2, #32
 8004f1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2e:	f043 0220 	orr.w	r2, r3, #32
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e007      	b.n	8004f52 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f4c:	2b40      	cmp	r3, #64	@ 0x40
 8004f4e:	d1ae      	bne.n	8004eae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f50:	2300      	movs	r3, #0
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3710      	adds	r7, #16
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}

08004f5a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b083      	sub	sp, #12
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	695b      	ldr	r3, [r3, #20]
 8004f68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f70:	d11b      	bne.n	8004faa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004f7a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2220      	movs	r2, #32
 8004f86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f96:	f043 0204 	orr.w	r2, r3, #4
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e000      	b.n	8004fac <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	370c      	adds	r7, #12
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bc80      	pop	{r7}
 8004fb4:	4770      	bx	lr
	...

08004fb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b086      	sub	sp, #24
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d101      	bne.n	8004fca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e272      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 0301 	and.w	r3, r3, #1
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	f000 8087 	beq.w	80050e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004fd8:	4b92      	ldr	r3, [pc, #584]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f003 030c 	and.w	r3, r3, #12
 8004fe0:	2b04      	cmp	r3, #4
 8004fe2:	d00c      	beq.n	8004ffe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004fe4:	4b8f      	ldr	r3, [pc, #572]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f003 030c 	and.w	r3, r3, #12
 8004fec:	2b08      	cmp	r3, #8
 8004fee:	d112      	bne.n	8005016 <HAL_RCC_OscConfig+0x5e>
 8004ff0:	4b8c      	ldr	r3, [pc, #560]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ff8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ffc:	d10b      	bne.n	8005016 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ffe:	4b89      	ldr	r3, [pc, #548]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d06c      	beq.n	80050e4 <HAL_RCC_OscConfig+0x12c>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d168      	bne.n	80050e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e24c      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800501e:	d106      	bne.n	800502e <HAL_RCC_OscConfig+0x76>
 8005020:	4b80      	ldr	r3, [pc, #512]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a7f      	ldr	r2, [pc, #508]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005026:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800502a:	6013      	str	r3, [r2, #0]
 800502c:	e02e      	b.n	800508c <HAL_RCC_OscConfig+0xd4>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10c      	bne.n	8005050 <HAL_RCC_OscConfig+0x98>
 8005036:	4b7b      	ldr	r3, [pc, #492]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a7a      	ldr	r2, [pc, #488]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 800503c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005040:	6013      	str	r3, [r2, #0]
 8005042:	4b78      	ldr	r3, [pc, #480]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a77      	ldr	r2, [pc, #476]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005048:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800504c:	6013      	str	r3, [r2, #0]
 800504e:	e01d      	b.n	800508c <HAL_RCC_OscConfig+0xd4>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005058:	d10c      	bne.n	8005074 <HAL_RCC_OscConfig+0xbc>
 800505a:	4b72      	ldr	r3, [pc, #456]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a71      	ldr	r2, [pc, #452]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005060:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005064:	6013      	str	r3, [r2, #0]
 8005066:	4b6f      	ldr	r3, [pc, #444]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a6e      	ldr	r2, [pc, #440]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 800506c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005070:	6013      	str	r3, [r2, #0]
 8005072:	e00b      	b.n	800508c <HAL_RCC_OscConfig+0xd4>
 8005074:	4b6b      	ldr	r3, [pc, #428]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a6a      	ldr	r2, [pc, #424]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 800507a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800507e:	6013      	str	r3, [r2, #0]
 8005080:	4b68      	ldr	r3, [pc, #416]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a67      	ldr	r2, [pc, #412]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005086:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800508a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d013      	beq.n	80050bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005094:	f7fc ffd0 	bl	8002038 <HAL_GetTick>
 8005098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800509a:	e008      	b.n	80050ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800509c:	f7fc ffcc 	bl	8002038 <HAL_GetTick>
 80050a0:	4602      	mov	r2, r0
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	1ad3      	subs	r3, r2, r3
 80050a6:	2b64      	cmp	r3, #100	@ 0x64
 80050a8:	d901      	bls.n	80050ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80050aa:	2303      	movs	r3, #3
 80050ac:	e200      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ae:	4b5d      	ldr	r3, [pc, #372]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d0f0      	beq.n	800509c <HAL_RCC_OscConfig+0xe4>
 80050ba:	e014      	b.n	80050e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050bc:	f7fc ffbc 	bl	8002038 <HAL_GetTick>
 80050c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050c2:	e008      	b.n	80050d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050c4:	f7fc ffb8 	bl	8002038 <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	2b64      	cmp	r3, #100	@ 0x64
 80050d0:	d901      	bls.n	80050d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e1ec      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050d6:	4b53      	ldr	r3, [pc, #332]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1f0      	bne.n	80050c4 <HAL_RCC_OscConfig+0x10c>
 80050e2:	e000      	b.n	80050e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0302 	and.w	r3, r3, #2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d063      	beq.n	80051ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80050f2:	4b4c      	ldr	r3, [pc, #304]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	f003 030c 	and.w	r3, r3, #12
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00b      	beq.n	8005116 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80050fe:	4b49      	ldr	r3, [pc, #292]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	f003 030c 	and.w	r3, r3, #12
 8005106:	2b08      	cmp	r3, #8
 8005108:	d11c      	bne.n	8005144 <HAL_RCC_OscConfig+0x18c>
 800510a:	4b46      	ldr	r3, [pc, #280]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005112:	2b00      	cmp	r3, #0
 8005114:	d116      	bne.n	8005144 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005116:	4b43      	ldr	r3, [pc, #268]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	2b00      	cmp	r3, #0
 8005120:	d005      	beq.n	800512e <HAL_RCC_OscConfig+0x176>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	2b01      	cmp	r3, #1
 8005128:	d001      	beq.n	800512e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e1c0      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800512e:	4b3d      	ldr	r3, [pc, #244]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	00db      	lsls	r3, r3, #3
 800513c:	4939      	ldr	r1, [pc, #228]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 800513e:	4313      	orrs	r3, r2
 8005140:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005142:	e03a      	b.n	80051ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d020      	beq.n	800518e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800514c:	4b36      	ldr	r3, [pc, #216]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 800514e:	2201      	movs	r2, #1
 8005150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005152:	f7fc ff71 	bl	8002038 <HAL_GetTick>
 8005156:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005158:	e008      	b.n	800516c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800515a:	f7fc ff6d 	bl	8002038 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	2b02      	cmp	r3, #2
 8005166:	d901      	bls.n	800516c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e1a1      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800516c:	4b2d      	ldr	r3, [pc, #180]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0302 	and.w	r3, r3, #2
 8005174:	2b00      	cmp	r3, #0
 8005176:	d0f0      	beq.n	800515a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005178:	4b2a      	ldr	r3, [pc, #168]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	695b      	ldr	r3, [r3, #20]
 8005184:	00db      	lsls	r3, r3, #3
 8005186:	4927      	ldr	r1, [pc, #156]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 8005188:	4313      	orrs	r3, r2
 800518a:	600b      	str	r3, [r1, #0]
 800518c:	e015      	b.n	80051ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800518e:	4b26      	ldr	r3, [pc, #152]	@ (8005228 <HAL_RCC_OscConfig+0x270>)
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005194:	f7fc ff50 	bl	8002038 <HAL_GetTick>
 8005198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800519a:	e008      	b.n	80051ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800519c:	f7fc ff4c 	bl	8002038 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e180      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ae:	4b1d      	ldr	r3, [pc, #116]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 0302 	and.w	r3, r3, #2
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1f0      	bne.n	800519c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0308 	and.w	r3, r3, #8
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d03a      	beq.n	800523c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	699b      	ldr	r3, [r3, #24]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d019      	beq.n	8005202 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051ce:	4b17      	ldr	r3, [pc, #92]	@ (800522c <HAL_RCC_OscConfig+0x274>)
 80051d0:	2201      	movs	r2, #1
 80051d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051d4:	f7fc ff30 	bl	8002038 <HAL_GetTick>
 80051d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051da:	e008      	b.n	80051ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051dc:	f7fc ff2c 	bl	8002038 <HAL_GetTick>
 80051e0:	4602      	mov	r2, r0
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	2b02      	cmp	r3, #2
 80051e8:	d901      	bls.n	80051ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e160      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005224 <HAL_RCC_OscConfig+0x26c>)
 80051f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d0f0      	beq.n	80051dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80051fa:	2001      	movs	r0, #1
 80051fc:	f000 face 	bl	800579c <RCC_Delay>
 8005200:	e01c      	b.n	800523c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005202:	4b0a      	ldr	r3, [pc, #40]	@ (800522c <HAL_RCC_OscConfig+0x274>)
 8005204:	2200      	movs	r2, #0
 8005206:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005208:	f7fc ff16 	bl	8002038 <HAL_GetTick>
 800520c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800520e:	e00f      	b.n	8005230 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005210:	f7fc ff12 	bl	8002038 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	2b02      	cmp	r3, #2
 800521c:	d908      	bls.n	8005230 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e146      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
 8005222:	bf00      	nop
 8005224:	40021000 	.word	0x40021000
 8005228:	42420000 	.word	0x42420000
 800522c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005230:	4b92      	ldr	r3, [pc, #584]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 8005232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005234:	f003 0302 	and.w	r3, r3, #2
 8005238:	2b00      	cmp	r3, #0
 800523a:	d1e9      	bne.n	8005210 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0304 	and.w	r3, r3, #4
 8005244:	2b00      	cmp	r3, #0
 8005246:	f000 80a6 	beq.w	8005396 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800524a:	2300      	movs	r3, #0
 800524c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800524e:	4b8b      	ldr	r3, [pc, #556]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 8005250:	69db      	ldr	r3, [r3, #28]
 8005252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10d      	bne.n	8005276 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800525a:	4b88      	ldr	r3, [pc, #544]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 800525c:	69db      	ldr	r3, [r3, #28]
 800525e:	4a87      	ldr	r2, [pc, #540]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 8005260:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005264:	61d3      	str	r3, [r2, #28]
 8005266:	4b85      	ldr	r3, [pc, #532]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 8005268:	69db      	ldr	r3, [r3, #28]
 800526a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800526e:	60bb      	str	r3, [r7, #8]
 8005270:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005272:	2301      	movs	r3, #1
 8005274:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005276:	4b82      	ldr	r3, [pc, #520]	@ (8005480 <HAL_RCC_OscConfig+0x4c8>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800527e:	2b00      	cmp	r3, #0
 8005280:	d118      	bne.n	80052b4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005282:	4b7f      	ldr	r3, [pc, #508]	@ (8005480 <HAL_RCC_OscConfig+0x4c8>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a7e      	ldr	r2, [pc, #504]	@ (8005480 <HAL_RCC_OscConfig+0x4c8>)
 8005288:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800528c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800528e:	f7fc fed3 	bl	8002038 <HAL_GetTick>
 8005292:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005294:	e008      	b.n	80052a8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005296:	f7fc fecf 	bl	8002038 <HAL_GetTick>
 800529a:	4602      	mov	r2, r0
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	2b64      	cmp	r3, #100	@ 0x64
 80052a2:	d901      	bls.n	80052a8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e103      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052a8:	4b75      	ldr	r3, [pc, #468]	@ (8005480 <HAL_RCC_OscConfig+0x4c8>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d0f0      	beq.n	8005296 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d106      	bne.n	80052ca <HAL_RCC_OscConfig+0x312>
 80052bc:	4b6f      	ldr	r3, [pc, #444]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 80052be:	6a1b      	ldr	r3, [r3, #32]
 80052c0:	4a6e      	ldr	r2, [pc, #440]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 80052c2:	f043 0301 	orr.w	r3, r3, #1
 80052c6:	6213      	str	r3, [r2, #32]
 80052c8:	e02d      	b.n	8005326 <HAL_RCC_OscConfig+0x36e>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d10c      	bne.n	80052ec <HAL_RCC_OscConfig+0x334>
 80052d2:	4b6a      	ldr	r3, [pc, #424]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 80052d4:	6a1b      	ldr	r3, [r3, #32]
 80052d6:	4a69      	ldr	r2, [pc, #420]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 80052d8:	f023 0301 	bic.w	r3, r3, #1
 80052dc:	6213      	str	r3, [r2, #32]
 80052de:	4b67      	ldr	r3, [pc, #412]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 80052e0:	6a1b      	ldr	r3, [r3, #32]
 80052e2:	4a66      	ldr	r2, [pc, #408]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 80052e4:	f023 0304 	bic.w	r3, r3, #4
 80052e8:	6213      	str	r3, [r2, #32]
 80052ea:	e01c      	b.n	8005326 <HAL_RCC_OscConfig+0x36e>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	2b05      	cmp	r3, #5
 80052f2:	d10c      	bne.n	800530e <HAL_RCC_OscConfig+0x356>
 80052f4:	4b61      	ldr	r3, [pc, #388]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 80052f6:	6a1b      	ldr	r3, [r3, #32]
 80052f8:	4a60      	ldr	r2, [pc, #384]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 80052fa:	f043 0304 	orr.w	r3, r3, #4
 80052fe:	6213      	str	r3, [r2, #32]
 8005300:	4b5e      	ldr	r3, [pc, #376]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 8005302:	6a1b      	ldr	r3, [r3, #32]
 8005304:	4a5d      	ldr	r2, [pc, #372]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 8005306:	f043 0301 	orr.w	r3, r3, #1
 800530a:	6213      	str	r3, [r2, #32]
 800530c:	e00b      	b.n	8005326 <HAL_RCC_OscConfig+0x36e>
 800530e:	4b5b      	ldr	r3, [pc, #364]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	4a5a      	ldr	r2, [pc, #360]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 8005314:	f023 0301 	bic.w	r3, r3, #1
 8005318:	6213      	str	r3, [r2, #32]
 800531a:	4b58      	ldr	r3, [pc, #352]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	4a57      	ldr	r2, [pc, #348]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 8005320:	f023 0304 	bic.w	r3, r3, #4
 8005324:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	68db      	ldr	r3, [r3, #12]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d015      	beq.n	800535a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800532e:	f7fc fe83 	bl	8002038 <HAL_GetTick>
 8005332:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005334:	e00a      	b.n	800534c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005336:	f7fc fe7f 	bl	8002038 <HAL_GetTick>
 800533a:	4602      	mov	r2, r0
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005344:	4293      	cmp	r3, r2
 8005346:	d901      	bls.n	800534c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005348:	2303      	movs	r3, #3
 800534a:	e0b1      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800534c:	4b4b      	ldr	r3, [pc, #300]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 800534e:	6a1b      	ldr	r3, [r3, #32]
 8005350:	f003 0302 	and.w	r3, r3, #2
 8005354:	2b00      	cmp	r3, #0
 8005356:	d0ee      	beq.n	8005336 <HAL_RCC_OscConfig+0x37e>
 8005358:	e014      	b.n	8005384 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800535a:	f7fc fe6d 	bl	8002038 <HAL_GetTick>
 800535e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005360:	e00a      	b.n	8005378 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005362:	f7fc fe69 	bl	8002038 <HAL_GetTick>
 8005366:	4602      	mov	r2, r0
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005370:	4293      	cmp	r3, r2
 8005372:	d901      	bls.n	8005378 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e09b      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005378:	4b40      	ldr	r3, [pc, #256]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 800537a:	6a1b      	ldr	r3, [r3, #32]
 800537c:	f003 0302 	and.w	r3, r3, #2
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1ee      	bne.n	8005362 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005384:	7dfb      	ldrb	r3, [r7, #23]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d105      	bne.n	8005396 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800538a:	4b3c      	ldr	r3, [pc, #240]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 800538c:	69db      	ldr	r3, [r3, #28]
 800538e:	4a3b      	ldr	r2, [pc, #236]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 8005390:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005394:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	2b00      	cmp	r3, #0
 800539c:	f000 8087 	beq.w	80054ae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80053a0:	4b36      	ldr	r3, [pc, #216]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	f003 030c 	and.w	r3, r3, #12
 80053a8:	2b08      	cmp	r3, #8
 80053aa:	d061      	beq.n	8005470 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	69db      	ldr	r3, [r3, #28]
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	d146      	bne.n	8005442 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053b4:	4b33      	ldr	r3, [pc, #204]	@ (8005484 <HAL_RCC_OscConfig+0x4cc>)
 80053b6:	2200      	movs	r2, #0
 80053b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053ba:	f7fc fe3d 	bl	8002038 <HAL_GetTick>
 80053be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053c0:	e008      	b.n	80053d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053c2:	f7fc fe39 	bl	8002038 <HAL_GetTick>
 80053c6:	4602      	mov	r2, r0
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	d901      	bls.n	80053d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e06d      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053d4:	4b29      	ldr	r3, [pc, #164]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d1f0      	bne.n	80053c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a1b      	ldr	r3, [r3, #32]
 80053e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053e8:	d108      	bne.n	80053fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80053ea:	4b24      	ldr	r3, [pc, #144]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	4921      	ldr	r1, [pc, #132]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 80053f8:	4313      	orrs	r3, r2
 80053fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053fc:	4b1f      	ldr	r3, [pc, #124]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a19      	ldr	r1, [r3, #32]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540c:	430b      	orrs	r3, r1
 800540e:	491b      	ldr	r1, [pc, #108]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 8005410:	4313      	orrs	r3, r2
 8005412:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005414:	4b1b      	ldr	r3, [pc, #108]	@ (8005484 <HAL_RCC_OscConfig+0x4cc>)
 8005416:	2201      	movs	r2, #1
 8005418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800541a:	f7fc fe0d 	bl	8002038 <HAL_GetTick>
 800541e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005420:	e008      	b.n	8005434 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005422:	f7fc fe09 	bl	8002038 <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	2b02      	cmp	r3, #2
 800542e:	d901      	bls.n	8005434 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e03d      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005434:	4b11      	ldr	r3, [pc, #68]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800543c:	2b00      	cmp	r3, #0
 800543e:	d0f0      	beq.n	8005422 <HAL_RCC_OscConfig+0x46a>
 8005440:	e035      	b.n	80054ae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005442:	4b10      	ldr	r3, [pc, #64]	@ (8005484 <HAL_RCC_OscConfig+0x4cc>)
 8005444:	2200      	movs	r2, #0
 8005446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005448:	f7fc fdf6 	bl	8002038 <HAL_GetTick>
 800544c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800544e:	e008      	b.n	8005462 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005450:	f7fc fdf2 	bl	8002038 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d901      	bls.n	8005462 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e026      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005462:	4b06      	ldr	r3, [pc, #24]	@ (800547c <HAL_RCC_OscConfig+0x4c4>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1f0      	bne.n	8005450 <HAL_RCC_OscConfig+0x498>
 800546e:	e01e      	b.n	80054ae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	69db      	ldr	r3, [r3, #28]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d107      	bne.n	8005488 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e019      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
 800547c:	40021000 	.word	0x40021000
 8005480:	40007000 	.word	0x40007000
 8005484:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005488:	4b0b      	ldr	r3, [pc, #44]	@ (80054b8 <HAL_RCC_OscConfig+0x500>)
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	429a      	cmp	r2, r3
 800549a:	d106      	bne.n	80054aa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d001      	beq.n	80054ae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e000      	b.n	80054b0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3718      	adds	r7, #24
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	40021000 	.word	0x40021000

080054bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d101      	bne.n	80054d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e0d0      	b.n	8005672 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80054d0:	4b6a      	ldr	r3, [pc, #424]	@ (800567c <HAL_RCC_ClockConfig+0x1c0>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0307 	and.w	r3, r3, #7
 80054d8:	683a      	ldr	r2, [r7, #0]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d910      	bls.n	8005500 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054de:	4b67      	ldr	r3, [pc, #412]	@ (800567c <HAL_RCC_ClockConfig+0x1c0>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f023 0207 	bic.w	r2, r3, #7
 80054e6:	4965      	ldr	r1, [pc, #404]	@ (800567c <HAL_RCC_ClockConfig+0x1c0>)
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054ee:	4b63      	ldr	r3, [pc, #396]	@ (800567c <HAL_RCC_ClockConfig+0x1c0>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0307 	and.w	r3, r3, #7
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d001      	beq.n	8005500 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e0b8      	b.n	8005672 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0302 	and.w	r3, r3, #2
 8005508:	2b00      	cmp	r3, #0
 800550a:	d020      	beq.n	800554e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0304 	and.w	r3, r3, #4
 8005514:	2b00      	cmp	r3, #0
 8005516:	d005      	beq.n	8005524 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005518:	4b59      	ldr	r3, [pc, #356]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	4a58      	ldr	r2, [pc, #352]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 800551e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005522:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0308 	and.w	r3, r3, #8
 800552c:	2b00      	cmp	r3, #0
 800552e:	d005      	beq.n	800553c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005530:	4b53      	ldr	r3, [pc, #332]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	4a52      	ldr	r2, [pc, #328]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 8005536:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800553a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800553c:	4b50      	ldr	r3, [pc, #320]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	494d      	ldr	r1, [pc, #308]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 800554a:	4313      	orrs	r3, r2
 800554c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0301 	and.w	r3, r3, #1
 8005556:	2b00      	cmp	r3, #0
 8005558:	d040      	beq.n	80055dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	2b01      	cmp	r3, #1
 8005560:	d107      	bne.n	8005572 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005562:	4b47      	ldr	r3, [pc, #284]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800556a:	2b00      	cmp	r3, #0
 800556c:	d115      	bne.n	800559a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e07f      	b.n	8005672 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	2b02      	cmp	r3, #2
 8005578:	d107      	bne.n	800558a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800557a:	4b41      	ldr	r3, [pc, #260]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005582:	2b00      	cmp	r3, #0
 8005584:	d109      	bne.n	800559a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e073      	b.n	8005672 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800558a:	4b3d      	ldr	r3, [pc, #244]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 0302 	and.w	r3, r3, #2
 8005592:	2b00      	cmp	r3, #0
 8005594:	d101      	bne.n	800559a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e06b      	b.n	8005672 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800559a:	4b39      	ldr	r3, [pc, #228]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	f023 0203 	bic.w	r2, r3, #3
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	4936      	ldr	r1, [pc, #216]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055ac:	f7fc fd44 	bl	8002038 <HAL_GetTick>
 80055b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055b2:	e00a      	b.n	80055ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055b4:	f7fc fd40 	bl	8002038 <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d901      	bls.n	80055ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e053      	b.n	8005672 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055ca:	4b2d      	ldr	r3, [pc, #180]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	f003 020c 	and.w	r2, r3, #12
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	429a      	cmp	r2, r3
 80055da:	d1eb      	bne.n	80055b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80055dc:	4b27      	ldr	r3, [pc, #156]	@ (800567c <HAL_RCC_ClockConfig+0x1c0>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0307 	and.w	r3, r3, #7
 80055e4:	683a      	ldr	r2, [r7, #0]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d210      	bcs.n	800560c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055ea:	4b24      	ldr	r3, [pc, #144]	@ (800567c <HAL_RCC_ClockConfig+0x1c0>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f023 0207 	bic.w	r2, r3, #7
 80055f2:	4922      	ldr	r1, [pc, #136]	@ (800567c <HAL_RCC_ClockConfig+0x1c0>)
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055fa:	4b20      	ldr	r3, [pc, #128]	@ (800567c <HAL_RCC_ClockConfig+0x1c0>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0307 	and.w	r3, r3, #7
 8005602:	683a      	ldr	r2, [r7, #0]
 8005604:	429a      	cmp	r2, r3
 8005606:	d001      	beq.n	800560c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e032      	b.n	8005672 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0304 	and.w	r3, r3, #4
 8005614:	2b00      	cmp	r3, #0
 8005616:	d008      	beq.n	800562a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005618:	4b19      	ldr	r3, [pc, #100]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	4916      	ldr	r1, [pc, #88]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 8005626:	4313      	orrs	r3, r2
 8005628:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 0308 	and.w	r3, r3, #8
 8005632:	2b00      	cmp	r3, #0
 8005634:	d009      	beq.n	800564a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005636:	4b12      	ldr	r3, [pc, #72]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	691b      	ldr	r3, [r3, #16]
 8005642:	00db      	lsls	r3, r3, #3
 8005644:	490e      	ldr	r1, [pc, #56]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 8005646:	4313      	orrs	r3, r2
 8005648:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800564a:	f000 f821 	bl	8005690 <HAL_RCC_GetSysClockFreq>
 800564e:	4602      	mov	r2, r0
 8005650:	4b0b      	ldr	r3, [pc, #44]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	091b      	lsrs	r3, r3, #4
 8005656:	f003 030f 	and.w	r3, r3, #15
 800565a:	490a      	ldr	r1, [pc, #40]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 800565c:	5ccb      	ldrb	r3, [r1, r3]
 800565e:	fa22 f303 	lsr.w	r3, r2, r3
 8005662:	4a09      	ldr	r2, [pc, #36]	@ (8005688 <HAL_RCC_ClockConfig+0x1cc>)
 8005664:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005666:	4b09      	ldr	r3, [pc, #36]	@ (800568c <HAL_RCC_ClockConfig+0x1d0>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4618      	mov	r0, r3
 800566c:	f7fc fca2 	bl	8001fb4 <HAL_InitTick>

  return HAL_OK;
 8005670:	2300      	movs	r3, #0
}
 8005672:	4618      	mov	r0, r3
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	40022000 	.word	0x40022000
 8005680:	40021000 	.word	0x40021000
 8005684:	0800b358 	.word	0x0800b358
 8005688:	2000001c 	.word	0x2000001c
 800568c:	20000020 	.word	0x20000020

08005690 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005690:	b480      	push	{r7}
 8005692:	b087      	sub	sp, #28
 8005694:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005696:	2300      	movs	r3, #0
 8005698:	60fb      	str	r3, [r7, #12]
 800569a:	2300      	movs	r3, #0
 800569c:	60bb      	str	r3, [r7, #8]
 800569e:	2300      	movs	r3, #0
 80056a0:	617b      	str	r3, [r7, #20]
 80056a2:	2300      	movs	r3, #0
 80056a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80056a6:	2300      	movs	r3, #0
 80056a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80056aa:	4b1e      	ldr	r3, [pc, #120]	@ (8005724 <HAL_RCC_GetSysClockFreq+0x94>)
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f003 030c 	and.w	r3, r3, #12
 80056b6:	2b04      	cmp	r3, #4
 80056b8:	d002      	beq.n	80056c0 <HAL_RCC_GetSysClockFreq+0x30>
 80056ba:	2b08      	cmp	r3, #8
 80056bc:	d003      	beq.n	80056c6 <HAL_RCC_GetSysClockFreq+0x36>
 80056be:	e027      	b.n	8005710 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80056c0:	4b19      	ldr	r3, [pc, #100]	@ (8005728 <HAL_RCC_GetSysClockFreq+0x98>)
 80056c2:	613b      	str	r3, [r7, #16]
      break;
 80056c4:	e027      	b.n	8005716 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	0c9b      	lsrs	r3, r3, #18
 80056ca:	f003 030f 	and.w	r3, r3, #15
 80056ce:	4a17      	ldr	r2, [pc, #92]	@ (800572c <HAL_RCC_GetSysClockFreq+0x9c>)
 80056d0:	5cd3      	ldrb	r3, [r2, r3]
 80056d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d010      	beq.n	8005700 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80056de:	4b11      	ldr	r3, [pc, #68]	@ (8005724 <HAL_RCC_GetSysClockFreq+0x94>)
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	0c5b      	lsrs	r3, r3, #17
 80056e4:	f003 0301 	and.w	r3, r3, #1
 80056e8:	4a11      	ldr	r2, [pc, #68]	@ (8005730 <HAL_RCC_GetSysClockFreq+0xa0>)
 80056ea:	5cd3      	ldrb	r3, [r2, r3]
 80056ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a0d      	ldr	r2, [pc, #52]	@ (8005728 <HAL_RCC_GetSysClockFreq+0x98>)
 80056f2:	fb03 f202 	mul.w	r2, r3, r2
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80056fc:	617b      	str	r3, [r7, #20]
 80056fe:	e004      	b.n	800570a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a0c      	ldr	r2, [pc, #48]	@ (8005734 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005704:	fb02 f303 	mul.w	r3, r2, r3
 8005708:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	613b      	str	r3, [r7, #16]
      break;
 800570e:	e002      	b.n	8005716 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005710:	4b05      	ldr	r3, [pc, #20]	@ (8005728 <HAL_RCC_GetSysClockFreq+0x98>)
 8005712:	613b      	str	r3, [r7, #16]
      break;
 8005714:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005716:	693b      	ldr	r3, [r7, #16]
}
 8005718:	4618      	mov	r0, r3
 800571a:	371c      	adds	r7, #28
 800571c:	46bd      	mov	sp, r7
 800571e:	bc80      	pop	{r7}
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	40021000 	.word	0x40021000
 8005728:	007a1200 	.word	0x007a1200
 800572c:	0800b370 	.word	0x0800b370
 8005730:	0800b380 	.word	0x0800b380
 8005734:	003d0900 	.word	0x003d0900

08005738 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005738:	b480      	push	{r7}
 800573a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800573c:	4b02      	ldr	r3, [pc, #8]	@ (8005748 <HAL_RCC_GetHCLKFreq+0x10>)
 800573e:	681b      	ldr	r3, [r3, #0]
}
 8005740:	4618      	mov	r0, r3
 8005742:	46bd      	mov	sp, r7
 8005744:	bc80      	pop	{r7}
 8005746:	4770      	bx	lr
 8005748:	2000001c 	.word	0x2000001c

0800574c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005750:	f7ff fff2 	bl	8005738 <HAL_RCC_GetHCLKFreq>
 8005754:	4602      	mov	r2, r0
 8005756:	4b05      	ldr	r3, [pc, #20]	@ (800576c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	0a1b      	lsrs	r3, r3, #8
 800575c:	f003 0307 	and.w	r3, r3, #7
 8005760:	4903      	ldr	r1, [pc, #12]	@ (8005770 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005762:	5ccb      	ldrb	r3, [r1, r3]
 8005764:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005768:	4618      	mov	r0, r3
 800576a:	bd80      	pop	{r7, pc}
 800576c:	40021000 	.word	0x40021000
 8005770:	0800b368 	.word	0x0800b368

08005774 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005778:	f7ff ffde 	bl	8005738 <HAL_RCC_GetHCLKFreq>
 800577c:	4602      	mov	r2, r0
 800577e:	4b05      	ldr	r3, [pc, #20]	@ (8005794 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	0adb      	lsrs	r3, r3, #11
 8005784:	f003 0307 	and.w	r3, r3, #7
 8005788:	4903      	ldr	r1, [pc, #12]	@ (8005798 <HAL_RCC_GetPCLK2Freq+0x24>)
 800578a:	5ccb      	ldrb	r3, [r1, r3]
 800578c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005790:	4618      	mov	r0, r3
 8005792:	bd80      	pop	{r7, pc}
 8005794:	40021000 	.word	0x40021000
 8005798:	0800b368 	.word	0x0800b368

0800579c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800579c:	b480      	push	{r7}
 800579e:	b085      	sub	sp, #20
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80057a4:	4b0a      	ldr	r3, [pc, #40]	@ (80057d0 <RCC_Delay+0x34>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a0a      	ldr	r2, [pc, #40]	@ (80057d4 <RCC_Delay+0x38>)
 80057aa:	fba2 2303 	umull	r2, r3, r2, r3
 80057ae:	0a5b      	lsrs	r3, r3, #9
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	fb02 f303 	mul.w	r3, r2, r3
 80057b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80057b8:	bf00      	nop
  }
  while (Delay --);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	1e5a      	subs	r2, r3, #1
 80057be:	60fa      	str	r2, [r7, #12]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d1f9      	bne.n	80057b8 <RCC_Delay+0x1c>
}
 80057c4:	bf00      	nop
 80057c6:	bf00      	nop
 80057c8:	3714      	adds	r7, #20
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bc80      	pop	{r7}
 80057ce:	4770      	bx	lr
 80057d0:	2000001c 	.word	0x2000001c
 80057d4:	10624dd3 	.word	0x10624dd3

080057d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b086      	sub	sp, #24
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80057e0:	2300      	movs	r3, #0
 80057e2:	613b      	str	r3, [r7, #16]
 80057e4:	2300      	movs	r3, #0
 80057e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0301 	and.w	r3, r3, #1
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d07d      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80057f4:	2300      	movs	r3, #0
 80057f6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057f8:	4b4f      	ldr	r3, [pc, #316]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057fa:	69db      	ldr	r3, [r3, #28]
 80057fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d10d      	bne.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005804:	4b4c      	ldr	r3, [pc, #304]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005806:	69db      	ldr	r3, [r3, #28]
 8005808:	4a4b      	ldr	r2, [pc, #300]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800580a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800580e:	61d3      	str	r3, [r2, #28]
 8005810:	4b49      	ldr	r3, [pc, #292]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005812:	69db      	ldr	r3, [r3, #28]
 8005814:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005818:	60bb      	str	r3, [r7, #8]
 800581a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800581c:	2301      	movs	r3, #1
 800581e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005820:	4b46      	ldr	r3, [pc, #280]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005828:	2b00      	cmp	r3, #0
 800582a:	d118      	bne.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800582c:	4b43      	ldr	r3, [pc, #268]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a42      	ldr	r2, [pc, #264]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005832:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005836:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005838:	f7fc fbfe 	bl	8002038 <HAL_GetTick>
 800583c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800583e:	e008      	b.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005840:	f7fc fbfa 	bl	8002038 <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	2b64      	cmp	r3, #100	@ 0x64
 800584c:	d901      	bls.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e06d      	b.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005852:	4b3a      	ldr	r3, [pc, #232]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800585a:	2b00      	cmp	r3, #0
 800585c:	d0f0      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800585e:	4b36      	ldr	r3, [pc, #216]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005860:	6a1b      	ldr	r3, [r3, #32]
 8005862:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005866:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d02e      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005876:	68fa      	ldr	r2, [r7, #12]
 8005878:	429a      	cmp	r2, r3
 800587a:	d027      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800587c:	4b2e      	ldr	r3, [pc, #184]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800587e:	6a1b      	ldr	r3, [r3, #32]
 8005880:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005884:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005886:	4b2e      	ldr	r3, [pc, #184]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005888:	2201      	movs	r2, #1
 800588a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800588c:	4b2c      	ldr	r3, [pc, #176]	@ (8005940 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800588e:	2200      	movs	r2, #0
 8005890:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005892:	4a29      	ldr	r2, [pc, #164]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f003 0301 	and.w	r3, r3, #1
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d014      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058a2:	f7fc fbc9 	bl	8002038 <HAL_GetTick>
 80058a6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058a8:	e00a      	b.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058aa:	f7fc fbc5 	bl	8002038 <HAL_GetTick>
 80058ae:	4602      	mov	r2, r0
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d901      	bls.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e036      	b.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058c0:	4b1d      	ldr	r3, [pc, #116]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058c2:	6a1b      	ldr	r3, [r3, #32]
 80058c4:	f003 0302 	and.w	r3, r3, #2
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d0ee      	beq.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058cc:	4b1a      	ldr	r3, [pc, #104]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	4917      	ldr	r1, [pc, #92]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058da:	4313      	orrs	r3, r2
 80058dc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80058de:	7dfb      	ldrb	r3, [r7, #23]
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d105      	bne.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058e4:	4b14      	ldr	r3, [pc, #80]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058e6:	69db      	ldr	r3, [r3, #28]
 80058e8:	4a13      	ldr	r2, [pc, #76]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058ee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f003 0302 	and.w	r3, r3, #2
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d008      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80058fc:	4b0e      	ldr	r3, [pc, #56]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	490b      	ldr	r1, [pc, #44]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800590a:	4313      	orrs	r3, r2
 800590c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0310 	and.w	r3, r3, #16
 8005916:	2b00      	cmp	r3, #0
 8005918:	d008      	beq.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800591a:	4b07      	ldr	r3, [pc, #28]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	4904      	ldr	r1, [pc, #16]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005928:	4313      	orrs	r3, r2
 800592a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800592c:	2300      	movs	r3, #0
}
 800592e:	4618      	mov	r0, r3
 8005930:	3718      	adds	r7, #24
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	40021000 	.word	0x40021000
 800593c:	40007000 	.word	0x40007000
 8005940:	42420440 	.word	0x42420440

08005944 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d101      	bne.n	8005956 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e041      	b.n	80059da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2b00      	cmp	r3, #0
 8005960:	d106      	bne.n	8005970 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f7fc f9cc 	bl	8001d08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2202      	movs	r2, #2
 8005974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	3304      	adds	r3, #4
 8005980:	4619      	mov	r1, r3
 8005982:	4610      	mov	r0, r2
 8005984:	f000 fbc4 	bl	8006110 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2201      	movs	r2, #1
 80059c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059d8:	2300      	movs	r3, #0
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3708      	adds	r7, #8
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80059e2:	b580      	push	{r7, lr}
 80059e4:	b082      	sub	sp, #8
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d101      	bne.n	80059f4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e041      	b.n	8005a78 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d106      	bne.n	8005a0e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f7fc f9a1 	bl	8001d50 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2202      	movs	r2, #2
 8005a12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	3304      	adds	r3, #4
 8005a1e:	4619      	mov	r1, r3
 8005a20:	4610      	mov	r0, r2
 8005a22:	f000 fb75 	bl	8006110 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2201      	movs	r2, #1
 8005a42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2201      	movs	r2, #1
 8005a4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2201      	movs	r2, #1
 8005a52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2201      	movs	r2, #1
 8005a5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2201      	movs	r2, #1
 8005a62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2201      	movs	r2, #1
 8005a6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3708      	adds	r7, #8
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d109      	bne.n	8005aa4 <HAL_TIM_PWM_Start+0x24>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	bf14      	ite	ne
 8005a9c:	2301      	movne	r3, #1
 8005a9e:	2300      	moveq	r3, #0
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	e022      	b.n	8005aea <HAL_TIM_PWM_Start+0x6a>
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	2b04      	cmp	r3, #4
 8005aa8:	d109      	bne.n	8005abe <HAL_TIM_PWM_Start+0x3e>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	bf14      	ite	ne
 8005ab6:	2301      	movne	r3, #1
 8005ab8:	2300      	moveq	r3, #0
 8005aba:	b2db      	uxtb	r3, r3
 8005abc:	e015      	b.n	8005aea <HAL_TIM_PWM_Start+0x6a>
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	2b08      	cmp	r3, #8
 8005ac2:	d109      	bne.n	8005ad8 <HAL_TIM_PWM_Start+0x58>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	bf14      	ite	ne
 8005ad0:	2301      	movne	r3, #1
 8005ad2:	2300      	moveq	r3, #0
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	e008      	b.n	8005aea <HAL_TIM_PWM_Start+0x6a>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ade:	b2db      	uxtb	r3, r3
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	bf14      	ite	ne
 8005ae4:	2301      	movne	r3, #1
 8005ae6:	2300      	moveq	r3, #0
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d001      	beq.n	8005af2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e05e      	b.n	8005bb0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d104      	bne.n	8005b02 <HAL_TIM_PWM_Start+0x82>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2202      	movs	r2, #2
 8005afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b00:	e013      	b.n	8005b2a <HAL_TIM_PWM_Start+0xaa>
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	2b04      	cmp	r3, #4
 8005b06:	d104      	bne.n	8005b12 <HAL_TIM_PWM_Start+0x92>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b10:	e00b      	b.n	8005b2a <HAL_TIM_PWM_Start+0xaa>
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	2b08      	cmp	r3, #8
 8005b16:	d104      	bne.n	8005b22 <HAL_TIM_PWM_Start+0xa2>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2202      	movs	r2, #2
 8005b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b20:	e003      	b.n	8005b2a <HAL_TIM_PWM_Start+0xaa>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2202      	movs	r2, #2
 8005b26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	6839      	ldr	r1, [r7, #0]
 8005b32:	4618      	mov	r0, r3
 8005b34:	f000 fd78 	bl	8006628 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a1e      	ldr	r2, [pc, #120]	@ (8005bb8 <HAL_TIM_PWM_Start+0x138>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d107      	bne.n	8005b52 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a18      	ldr	r2, [pc, #96]	@ (8005bb8 <HAL_TIM_PWM_Start+0x138>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d00e      	beq.n	8005b7a <HAL_TIM_PWM_Start+0xfa>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b64:	d009      	beq.n	8005b7a <HAL_TIM_PWM_Start+0xfa>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a14      	ldr	r2, [pc, #80]	@ (8005bbc <HAL_TIM_PWM_Start+0x13c>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d004      	beq.n	8005b7a <HAL_TIM_PWM_Start+0xfa>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a12      	ldr	r2, [pc, #72]	@ (8005bc0 <HAL_TIM_PWM_Start+0x140>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d111      	bne.n	8005b9e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	f003 0307 	and.w	r3, r3, #7
 8005b84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2b06      	cmp	r3, #6
 8005b8a:	d010      	beq.n	8005bae <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f042 0201 	orr.w	r2, r2, #1
 8005b9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b9c:	e007      	b.n	8005bae <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f042 0201 	orr.w	r2, r2, #1
 8005bac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3710      	adds	r7, #16
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	40012c00 	.word	0x40012c00
 8005bbc:	40000400 	.word	0x40000400
 8005bc0:	40000800 	.word	0x40000800

08005bc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	f003 0302 	and.w	r3, r3, #2
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d020      	beq.n	8005c28 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	f003 0302 	and.w	r3, r3, #2
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d01b      	beq.n	8005c28 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f06f 0202 	mvn.w	r2, #2
 8005bf8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	f003 0303 	and.w	r3, r3, #3
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d003      	beq.n	8005c16 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f000 fa63 	bl	80060da <HAL_TIM_IC_CaptureCallback>
 8005c14:	e005      	b.n	8005c22 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 fa56 	bl	80060c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f000 fa65 	bl	80060ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	f003 0304 	and.w	r3, r3, #4
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d020      	beq.n	8005c74 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f003 0304 	and.w	r3, r3, #4
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d01b      	beq.n	8005c74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f06f 0204 	mvn.w	r2, #4
 8005c44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2202      	movs	r2, #2
 8005c4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d003      	beq.n	8005c62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 fa3d 	bl	80060da <HAL_TIM_IC_CaptureCallback>
 8005c60:	e005      	b.n	8005c6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f000 fa30 	bl	80060c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f000 fa3f 	bl	80060ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	f003 0308 	and.w	r3, r3, #8
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d020      	beq.n	8005cc0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f003 0308 	and.w	r3, r3, #8
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d01b      	beq.n	8005cc0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f06f 0208 	mvn.w	r2, #8
 8005c90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2204      	movs	r2, #4
 8005c96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	69db      	ldr	r3, [r3, #28]
 8005c9e:	f003 0303 	and.w	r3, r3, #3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d003      	beq.n	8005cae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 fa17 	bl	80060da <HAL_TIM_IC_CaptureCallback>
 8005cac:	e005      	b.n	8005cba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f000 fa0a 	bl	80060c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f000 fa19 	bl	80060ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	f003 0310 	and.w	r3, r3, #16
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d020      	beq.n	8005d0c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f003 0310 	and.w	r3, r3, #16
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d01b      	beq.n	8005d0c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f06f 0210 	mvn.w	r2, #16
 8005cdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2208      	movs	r2, #8
 8005ce2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d003      	beq.n	8005cfa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 f9f1 	bl	80060da <HAL_TIM_IC_CaptureCallback>
 8005cf8:	e005      	b.n	8005d06 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f000 f9e4 	bl	80060c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 f9f3 	bl	80060ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	f003 0301 	and.w	r3, r3, #1
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d00c      	beq.n	8005d30 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f003 0301 	and.w	r3, r3, #1
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d007      	beq.n	8005d30 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f06f 0201 	mvn.w	r2, #1
 8005d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 f9c3 	bl	80060b6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00c      	beq.n	8005d54 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d007      	beq.n	8005d54 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005d4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 fcf5 	bl	800673e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00c      	beq.n	8005d78 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d007      	beq.n	8005d78 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 f9c3 	bl	80060fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	f003 0320 	and.w	r3, r3, #32
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d00c      	beq.n	8005d9c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f003 0320 	and.w	r3, r3, #32
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d007      	beq.n	8005d9c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f06f 0220 	mvn.w	r2, #32
 8005d94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 fcc8 	bl	800672c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d9c:	bf00      	nop
 8005d9e:	3710      	adds	r7, #16
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b086      	sub	sp, #24
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005db0:	2300      	movs	r3, #0
 8005db2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d101      	bne.n	8005dc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005dbe:	2302      	movs	r3, #2
 8005dc0:	e0ae      	b.n	8005f20 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2b0c      	cmp	r3, #12
 8005dce:	f200 809f 	bhi.w	8005f10 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005dd2:	a201      	add	r2, pc, #4	@ (adr r2, 8005dd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd8:	08005e0d 	.word	0x08005e0d
 8005ddc:	08005f11 	.word	0x08005f11
 8005de0:	08005f11 	.word	0x08005f11
 8005de4:	08005f11 	.word	0x08005f11
 8005de8:	08005e4d 	.word	0x08005e4d
 8005dec:	08005f11 	.word	0x08005f11
 8005df0:	08005f11 	.word	0x08005f11
 8005df4:	08005f11 	.word	0x08005f11
 8005df8:	08005e8f 	.word	0x08005e8f
 8005dfc:	08005f11 	.word	0x08005f11
 8005e00:	08005f11 	.word	0x08005f11
 8005e04:	08005f11 	.word	0x08005f11
 8005e08:	08005ecf 	.word	0x08005ecf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	68b9      	ldr	r1, [r7, #8]
 8005e12:	4618      	mov	r0, r3
 8005e14:	f000 f9ea 	bl	80061ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	699a      	ldr	r2, [r3, #24]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f042 0208 	orr.w	r2, r2, #8
 8005e26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	699a      	ldr	r2, [r3, #24]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f022 0204 	bic.w	r2, r2, #4
 8005e36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	6999      	ldr	r1, [r3, #24]
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	691a      	ldr	r2, [r3, #16]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	430a      	orrs	r2, r1
 8005e48:	619a      	str	r2, [r3, #24]
      break;
 8005e4a:	e064      	b.n	8005f16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	68b9      	ldr	r1, [r7, #8]
 8005e52:	4618      	mov	r0, r3
 8005e54:	f000 fa30 	bl	80062b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	699a      	ldr	r2, [r3, #24]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	699a      	ldr	r2, [r3, #24]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	6999      	ldr	r1, [r3, #24]
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	021a      	lsls	r2, r3, #8
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	430a      	orrs	r2, r1
 8005e8a:	619a      	str	r2, [r3, #24]
      break;
 8005e8c:	e043      	b.n	8005f16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68b9      	ldr	r1, [r7, #8]
 8005e94:	4618      	mov	r0, r3
 8005e96:	f000 fa79 	bl	800638c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	69da      	ldr	r2, [r3, #28]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f042 0208 	orr.w	r2, r2, #8
 8005ea8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	69da      	ldr	r2, [r3, #28]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f022 0204 	bic.w	r2, r2, #4
 8005eb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	69d9      	ldr	r1, [r3, #28]
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	691a      	ldr	r2, [r3, #16]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	430a      	orrs	r2, r1
 8005eca:	61da      	str	r2, [r3, #28]
      break;
 8005ecc:	e023      	b.n	8005f16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68b9      	ldr	r1, [r7, #8]
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f000 fac3 	bl	8006460 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	69da      	ldr	r2, [r3, #28]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ee8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	69da      	ldr	r2, [r3, #28]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ef8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	69d9      	ldr	r1, [r3, #28]
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	691b      	ldr	r3, [r3, #16]
 8005f04:	021a      	lsls	r2, r3, #8
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	430a      	orrs	r2, r1
 8005f0c:	61da      	str	r2, [r3, #28]
      break;
 8005f0e:	e002      	b.n	8005f16 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	75fb      	strb	r3, [r7, #23]
      break;
 8005f14:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3718      	adds	r7, #24
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f32:	2300      	movs	r3, #0
 8005f34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d101      	bne.n	8005f44 <HAL_TIM_ConfigClockSource+0x1c>
 8005f40:	2302      	movs	r3, #2
 8005f42:	e0b4      	b.n	80060ae <HAL_TIM_ConfigClockSource+0x186>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2202      	movs	r2, #2
 8005f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005f62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68ba      	ldr	r2, [r7, #8]
 8005f72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f7c:	d03e      	beq.n	8005ffc <HAL_TIM_ConfigClockSource+0xd4>
 8005f7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f82:	f200 8087 	bhi.w	8006094 <HAL_TIM_ConfigClockSource+0x16c>
 8005f86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f8a:	f000 8086 	beq.w	800609a <HAL_TIM_ConfigClockSource+0x172>
 8005f8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f92:	d87f      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x16c>
 8005f94:	2b70      	cmp	r3, #112	@ 0x70
 8005f96:	d01a      	beq.n	8005fce <HAL_TIM_ConfigClockSource+0xa6>
 8005f98:	2b70      	cmp	r3, #112	@ 0x70
 8005f9a:	d87b      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x16c>
 8005f9c:	2b60      	cmp	r3, #96	@ 0x60
 8005f9e:	d050      	beq.n	8006042 <HAL_TIM_ConfigClockSource+0x11a>
 8005fa0:	2b60      	cmp	r3, #96	@ 0x60
 8005fa2:	d877      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x16c>
 8005fa4:	2b50      	cmp	r3, #80	@ 0x50
 8005fa6:	d03c      	beq.n	8006022 <HAL_TIM_ConfigClockSource+0xfa>
 8005fa8:	2b50      	cmp	r3, #80	@ 0x50
 8005faa:	d873      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x16c>
 8005fac:	2b40      	cmp	r3, #64	@ 0x40
 8005fae:	d058      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0x13a>
 8005fb0:	2b40      	cmp	r3, #64	@ 0x40
 8005fb2:	d86f      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x16c>
 8005fb4:	2b30      	cmp	r3, #48	@ 0x30
 8005fb6:	d064      	beq.n	8006082 <HAL_TIM_ConfigClockSource+0x15a>
 8005fb8:	2b30      	cmp	r3, #48	@ 0x30
 8005fba:	d86b      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x16c>
 8005fbc:	2b20      	cmp	r3, #32
 8005fbe:	d060      	beq.n	8006082 <HAL_TIM_ConfigClockSource+0x15a>
 8005fc0:	2b20      	cmp	r3, #32
 8005fc2:	d867      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x16c>
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d05c      	beq.n	8006082 <HAL_TIM_ConfigClockSource+0x15a>
 8005fc8:	2b10      	cmp	r3, #16
 8005fca:	d05a      	beq.n	8006082 <HAL_TIM_ConfigClockSource+0x15a>
 8005fcc:	e062      	b.n	8006094 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005fde:	f000 fb04 	bl	80065ea <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005ff0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68ba      	ldr	r2, [r7, #8]
 8005ff8:	609a      	str	r2, [r3, #8]
      break;
 8005ffa:	e04f      	b.n	800609c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800600c:	f000 faed 	bl	80065ea <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	689a      	ldr	r2, [r3, #8]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800601e:	609a      	str	r2, [r3, #8]
      break;
 8006020:	e03c      	b.n	800609c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800602e:	461a      	mov	r2, r3
 8006030:	f000 fa64 	bl	80064fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2150      	movs	r1, #80	@ 0x50
 800603a:	4618      	mov	r0, r3
 800603c:	f000 fabb 	bl	80065b6 <TIM_ITRx_SetConfig>
      break;
 8006040:	e02c      	b.n	800609c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800604e:	461a      	mov	r2, r3
 8006050:	f000 fa82 	bl	8006558 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2160      	movs	r1, #96	@ 0x60
 800605a:	4618      	mov	r0, r3
 800605c:	f000 faab 	bl	80065b6 <TIM_ITRx_SetConfig>
      break;
 8006060:	e01c      	b.n	800609c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800606e:	461a      	mov	r2, r3
 8006070:	f000 fa44 	bl	80064fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	2140      	movs	r1, #64	@ 0x40
 800607a:	4618      	mov	r0, r3
 800607c:	f000 fa9b 	bl	80065b6 <TIM_ITRx_SetConfig>
      break;
 8006080:	e00c      	b.n	800609c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4619      	mov	r1, r3
 800608c:	4610      	mov	r0, r2
 800608e:	f000 fa92 	bl	80065b6 <TIM_ITRx_SetConfig>
      break;
 8006092:	e003      	b.n	800609c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	73fb      	strb	r3, [r7, #15]
      break;
 8006098:	e000      	b.n	800609c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800609a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3710      	adds	r7, #16
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}

080060b6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060b6:	b480      	push	{r7}
 80060b8:	b083      	sub	sp, #12
 80060ba:	af00      	add	r7, sp, #0
 80060bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80060be:	bf00      	nop
 80060c0:	370c      	adds	r7, #12
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bc80      	pop	{r7}
 80060c6:	4770      	bx	lr

080060c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060d0:	bf00      	nop
 80060d2:	370c      	adds	r7, #12
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bc80      	pop	{r7}
 80060d8:	4770      	bx	lr

080060da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060da:	b480      	push	{r7}
 80060dc:	b083      	sub	sp, #12
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060e2:	bf00      	nop
 80060e4:	370c      	adds	r7, #12
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bc80      	pop	{r7}
 80060ea:	4770      	bx	lr

080060ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060f4:	bf00      	nop
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bc80      	pop	{r7}
 80060fc:	4770      	bx	lr

080060fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060fe:	b480      	push	{r7}
 8006100:	b083      	sub	sp, #12
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006106:	bf00      	nop
 8006108:	370c      	adds	r7, #12
 800610a:	46bd      	mov	sp, r7
 800610c:	bc80      	pop	{r7}
 800610e:	4770      	bx	lr

08006110 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006110:	b480      	push	{r7}
 8006112:	b085      	sub	sp, #20
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a2f      	ldr	r2, [pc, #188]	@ (80061e0 <TIM_Base_SetConfig+0xd0>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d00b      	beq.n	8006140 <TIM_Base_SetConfig+0x30>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800612e:	d007      	beq.n	8006140 <TIM_Base_SetConfig+0x30>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a2c      	ldr	r2, [pc, #176]	@ (80061e4 <TIM_Base_SetConfig+0xd4>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d003      	beq.n	8006140 <TIM_Base_SetConfig+0x30>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	4a2b      	ldr	r2, [pc, #172]	@ (80061e8 <TIM_Base_SetConfig+0xd8>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d108      	bne.n	8006152 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006146:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	68fa      	ldr	r2, [r7, #12]
 800614e:	4313      	orrs	r3, r2
 8006150:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a22      	ldr	r2, [pc, #136]	@ (80061e0 <TIM_Base_SetConfig+0xd0>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d00b      	beq.n	8006172 <TIM_Base_SetConfig+0x62>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006160:	d007      	beq.n	8006172 <TIM_Base_SetConfig+0x62>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a1f      	ldr	r2, [pc, #124]	@ (80061e4 <TIM_Base_SetConfig+0xd4>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d003      	beq.n	8006172 <TIM_Base_SetConfig+0x62>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a1e      	ldr	r2, [pc, #120]	@ (80061e8 <TIM_Base_SetConfig+0xd8>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d108      	bne.n	8006184 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006178:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	68db      	ldr	r3, [r3, #12]
 800617e:	68fa      	ldr	r2, [r7, #12]
 8006180:	4313      	orrs	r3, r2
 8006182:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	695b      	ldr	r3, [r3, #20]
 800618e:	4313      	orrs	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	68fa      	ldr	r2, [r7, #12]
 8006196:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	689a      	ldr	r2, [r3, #8]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	4a0d      	ldr	r2, [pc, #52]	@ (80061e0 <TIM_Base_SetConfig+0xd0>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d103      	bne.n	80061b8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	691a      	ldr	r2, [r3, #16]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	691b      	ldr	r3, [r3, #16]
 80061c2:	f003 0301 	and.w	r3, r3, #1
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d005      	beq.n	80061d6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	f023 0201 	bic.w	r2, r3, #1
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	611a      	str	r2, [r3, #16]
  }
}
 80061d6:	bf00      	nop
 80061d8:	3714      	adds	r7, #20
 80061da:	46bd      	mov	sp, r7
 80061dc:	bc80      	pop	{r7}
 80061de:	4770      	bx	lr
 80061e0:	40012c00 	.word	0x40012c00
 80061e4:	40000400 	.word	0x40000400
 80061e8:	40000800 	.word	0x40000800

080061ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b087      	sub	sp, #28
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a1b      	ldr	r3, [r3, #32]
 8006200:	f023 0201 	bic.w	r2, r3, #1
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	699b      	ldr	r3, [r3, #24]
 8006212:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800621a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f023 0303 	bic.w	r3, r3, #3
 8006222:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	4313      	orrs	r3, r2
 800622c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f023 0302 	bic.w	r3, r3, #2
 8006234:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	697a      	ldr	r2, [r7, #20]
 800623c:	4313      	orrs	r3, r2
 800623e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a1c      	ldr	r2, [pc, #112]	@ (80062b4 <TIM_OC1_SetConfig+0xc8>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d10c      	bne.n	8006262 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	f023 0308 	bic.w	r3, r3, #8
 800624e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	697a      	ldr	r2, [r7, #20]
 8006256:	4313      	orrs	r3, r2
 8006258:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	f023 0304 	bic.w	r3, r3, #4
 8006260:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	4a13      	ldr	r2, [pc, #76]	@ (80062b4 <TIM_OC1_SetConfig+0xc8>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d111      	bne.n	800628e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006270:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006278:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	693a      	ldr	r2, [r7, #16]
 8006280:	4313      	orrs	r3, r2
 8006282:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	699b      	ldr	r3, [r3, #24]
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	4313      	orrs	r3, r2
 800628c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	693a      	ldr	r2, [r7, #16]
 8006292:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	685a      	ldr	r2, [r3, #4]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	697a      	ldr	r2, [r7, #20]
 80062a6:	621a      	str	r2, [r3, #32]
}
 80062a8:	bf00      	nop
 80062aa:	371c      	adds	r7, #28
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bc80      	pop	{r7}
 80062b0:	4770      	bx	lr
 80062b2:	bf00      	nop
 80062b4:	40012c00 	.word	0x40012c00

080062b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b087      	sub	sp, #28
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a1b      	ldr	r3, [r3, #32]
 80062c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6a1b      	ldr	r3, [r3, #32]
 80062cc:	f023 0210 	bic.w	r2, r3, #16
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	699b      	ldr	r3, [r3, #24]
 80062de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	021b      	lsls	r3, r3, #8
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	f023 0320 	bic.w	r3, r3, #32
 8006302:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	011b      	lsls	r3, r3, #4
 800630a:	697a      	ldr	r2, [r7, #20]
 800630c:	4313      	orrs	r3, r2
 800630e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a1d      	ldr	r2, [pc, #116]	@ (8006388 <TIM_OC2_SetConfig+0xd0>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d10d      	bne.n	8006334 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800631e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	011b      	lsls	r3, r3, #4
 8006326:	697a      	ldr	r2, [r7, #20]
 8006328:	4313      	orrs	r3, r2
 800632a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006332:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4a14      	ldr	r2, [pc, #80]	@ (8006388 <TIM_OC2_SetConfig+0xd0>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d113      	bne.n	8006364 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006342:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800634a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	695b      	ldr	r3, [r3, #20]
 8006350:	009b      	lsls	r3, r3, #2
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	4313      	orrs	r3, r2
 8006356:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	699b      	ldr	r3, [r3, #24]
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	693a      	ldr	r2, [r7, #16]
 8006360:	4313      	orrs	r3, r2
 8006362:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	693a      	ldr	r2, [r7, #16]
 8006368:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685a      	ldr	r2, [r3, #4]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	697a      	ldr	r2, [r7, #20]
 800637c:	621a      	str	r2, [r3, #32]
}
 800637e:	bf00      	nop
 8006380:	371c      	adds	r7, #28
 8006382:	46bd      	mov	sp, r7
 8006384:	bc80      	pop	{r7}
 8006386:	4770      	bx	lr
 8006388:	40012c00 	.word	0x40012c00

0800638c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800638c:	b480      	push	{r7}
 800638e:	b087      	sub	sp, #28
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6a1b      	ldr	r3, [r3, #32]
 800639a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a1b      	ldr	r3, [r3, #32]
 80063a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	69db      	ldr	r3, [r3, #28]
 80063b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f023 0303 	bic.w	r3, r3, #3
 80063c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	021b      	lsls	r3, r3, #8
 80063dc:	697a      	ldr	r2, [r7, #20]
 80063de:	4313      	orrs	r3, r2
 80063e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a1d      	ldr	r2, [pc, #116]	@ (800645c <TIM_OC3_SetConfig+0xd0>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d10d      	bne.n	8006406 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80063f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	021b      	lsls	r3, r3, #8
 80063f8:	697a      	ldr	r2, [r7, #20]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006404:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a14      	ldr	r2, [pc, #80]	@ (800645c <TIM_OC3_SetConfig+0xd0>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d113      	bne.n	8006436 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006414:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800641c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	695b      	ldr	r3, [r3, #20]
 8006422:	011b      	lsls	r3, r3, #4
 8006424:	693a      	ldr	r2, [r7, #16]
 8006426:	4313      	orrs	r3, r2
 8006428:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	699b      	ldr	r3, [r3, #24]
 800642e:	011b      	lsls	r3, r3, #4
 8006430:	693a      	ldr	r2, [r7, #16]
 8006432:	4313      	orrs	r3, r2
 8006434:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	693a      	ldr	r2, [r7, #16]
 800643a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	685a      	ldr	r2, [r3, #4]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	697a      	ldr	r2, [r7, #20]
 800644e:	621a      	str	r2, [r3, #32]
}
 8006450:	bf00      	nop
 8006452:	371c      	adds	r7, #28
 8006454:	46bd      	mov	sp, r7
 8006456:	bc80      	pop	{r7}
 8006458:	4770      	bx	lr
 800645a:	bf00      	nop
 800645c:	40012c00 	.word	0x40012c00

08006460 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006460:	b480      	push	{r7}
 8006462:	b087      	sub	sp, #28
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6a1b      	ldr	r3, [r3, #32]
 800646e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a1b      	ldr	r3, [r3, #32]
 8006474:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	69db      	ldr	r3, [r3, #28]
 8006486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800648e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006496:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	021b      	lsls	r3, r3, #8
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80064aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	031b      	lsls	r3, r3, #12
 80064b2:	693a      	ldr	r2, [r7, #16]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a0f      	ldr	r2, [pc, #60]	@ (80064f8 <TIM_OC4_SetConfig+0x98>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d109      	bne.n	80064d4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	695b      	ldr	r3, [r3, #20]
 80064cc:	019b      	lsls	r3, r3, #6
 80064ce:	697a      	ldr	r2, [r7, #20]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	697a      	ldr	r2, [r7, #20]
 80064d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	685a      	ldr	r2, [r3, #4]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	693a      	ldr	r2, [r7, #16]
 80064ec:	621a      	str	r2, [r3, #32]
}
 80064ee:	bf00      	nop
 80064f0:	371c      	adds	r7, #28
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bc80      	pop	{r7}
 80064f6:	4770      	bx	lr
 80064f8:	40012c00 	.word	0x40012c00

080064fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b087      	sub	sp, #28
 8006500:	af00      	add	r7, sp, #0
 8006502:	60f8      	str	r0, [r7, #12]
 8006504:	60b9      	str	r1, [r7, #8]
 8006506:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6a1b      	ldr	r3, [r3, #32]
 800650c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6a1b      	ldr	r3, [r3, #32]
 8006512:	f023 0201 	bic.w	r2, r3, #1
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	699b      	ldr	r3, [r3, #24]
 800651e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006526:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	011b      	lsls	r3, r3, #4
 800652c:	693a      	ldr	r2, [r7, #16]
 800652e:	4313      	orrs	r3, r2
 8006530:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	f023 030a 	bic.w	r3, r3, #10
 8006538:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800653a:	697a      	ldr	r2, [r7, #20]
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	4313      	orrs	r3, r2
 8006540:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	693a      	ldr	r2, [r7, #16]
 8006546:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	697a      	ldr	r2, [r7, #20]
 800654c:	621a      	str	r2, [r3, #32]
}
 800654e:	bf00      	nop
 8006550:	371c      	adds	r7, #28
 8006552:	46bd      	mov	sp, r7
 8006554:	bc80      	pop	{r7}
 8006556:	4770      	bx	lr

08006558 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006558:	b480      	push	{r7}
 800655a:	b087      	sub	sp, #28
 800655c:	af00      	add	r7, sp, #0
 800655e:	60f8      	str	r0, [r7, #12]
 8006560:	60b9      	str	r1, [r7, #8]
 8006562:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6a1b      	ldr	r3, [r3, #32]
 8006568:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	6a1b      	ldr	r3, [r3, #32]
 800656e:	f023 0210 	bic.w	r2, r3, #16
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006582:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	031b      	lsls	r3, r3, #12
 8006588:	693a      	ldr	r2, [r7, #16]
 800658a:	4313      	orrs	r3, r2
 800658c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006594:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	011b      	lsls	r3, r3, #4
 800659a:	697a      	ldr	r2, [r7, #20]
 800659c:	4313      	orrs	r3, r2
 800659e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	693a      	ldr	r2, [r7, #16]
 80065a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	697a      	ldr	r2, [r7, #20]
 80065aa:	621a      	str	r2, [r3, #32]
}
 80065ac:	bf00      	nop
 80065ae:	371c      	adds	r7, #28
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bc80      	pop	{r7}
 80065b4:	4770      	bx	lr

080065b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b085      	sub	sp, #20
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
 80065be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80065ce:	683a      	ldr	r2, [r7, #0]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	4313      	orrs	r3, r2
 80065d4:	f043 0307 	orr.w	r3, r3, #7
 80065d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	609a      	str	r2, [r3, #8]
}
 80065e0:	bf00      	nop
 80065e2:	3714      	adds	r7, #20
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bc80      	pop	{r7}
 80065e8:	4770      	bx	lr

080065ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80065ea:	b480      	push	{r7}
 80065ec:	b087      	sub	sp, #28
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	60f8      	str	r0, [r7, #12]
 80065f2:	60b9      	str	r1, [r7, #8]
 80065f4:	607a      	str	r2, [r7, #4]
 80065f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006604:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	021a      	lsls	r2, r3, #8
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	431a      	orrs	r2, r3
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	4313      	orrs	r3, r2
 8006612:	697a      	ldr	r2, [r7, #20]
 8006614:	4313      	orrs	r3, r2
 8006616:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	697a      	ldr	r2, [r7, #20]
 800661c:	609a      	str	r2, [r3, #8]
}
 800661e:	bf00      	nop
 8006620:	371c      	adds	r7, #28
 8006622:	46bd      	mov	sp, r7
 8006624:	bc80      	pop	{r7}
 8006626:	4770      	bx	lr

08006628 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006628:	b480      	push	{r7}
 800662a:	b087      	sub	sp, #28
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	f003 031f 	and.w	r3, r3, #31
 800663a:	2201      	movs	r2, #1
 800663c:	fa02 f303 	lsl.w	r3, r2, r3
 8006640:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6a1a      	ldr	r2, [r3, #32]
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	43db      	mvns	r3, r3
 800664a:	401a      	ands	r2, r3
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6a1a      	ldr	r2, [r3, #32]
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	f003 031f 	and.w	r3, r3, #31
 800665a:	6879      	ldr	r1, [r7, #4]
 800665c:	fa01 f303 	lsl.w	r3, r1, r3
 8006660:	431a      	orrs	r2, r3
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	621a      	str	r2, [r3, #32]
}
 8006666:	bf00      	nop
 8006668:	371c      	adds	r7, #28
 800666a:	46bd      	mov	sp, r7
 800666c:	bc80      	pop	{r7}
 800666e:	4770      	bx	lr

08006670 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006680:	2b01      	cmp	r3, #1
 8006682:	d101      	bne.n	8006688 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006684:	2302      	movs	r3, #2
 8006686:	e046      	b.n	8006716 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2202      	movs	r2, #2
 8006694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	68fa      	ldr	r2, [r7, #12]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a16      	ldr	r2, [pc, #88]	@ (8006720 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d00e      	beq.n	80066ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066d4:	d009      	beq.n	80066ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a12      	ldr	r2, [pc, #72]	@ (8006724 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d004      	beq.n	80066ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a10      	ldr	r2, [pc, #64]	@ (8006728 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d10c      	bne.n	8006704 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	68ba      	ldr	r2, [r7, #8]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68ba      	ldr	r2, [r7, #8]
 8006702:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3714      	adds	r7, #20
 800671a:	46bd      	mov	sp, r7
 800671c:	bc80      	pop	{r7}
 800671e:	4770      	bx	lr
 8006720:	40012c00 	.word	0x40012c00
 8006724:	40000400 	.word	0x40000400
 8006728:	40000800 	.word	0x40000800

0800672c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006734:	bf00      	nop
 8006736:	370c      	adds	r7, #12
 8006738:	46bd      	mov	sp, r7
 800673a:	bc80      	pop	{r7}
 800673c:	4770      	bx	lr

0800673e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800673e:	b480      	push	{r7}
 8006740:	b083      	sub	sp, #12
 8006742:	af00      	add	r7, sp, #0
 8006744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006746:	bf00      	nop
 8006748:	370c      	adds	r7, #12
 800674a:	46bd      	mov	sp, r7
 800674c:	bc80      	pop	{r7}
 800674e:	4770      	bx	lr

08006750 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b082      	sub	sp, #8
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d101      	bne.n	8006762 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e042      	b.n	80067e8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006768:	b2db      	uxtb	r3, r3
 800676a:	2b00      	cmp	r3, #0
 800676c:	d106      	bne.n	800677c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f7fb fb6c 	bl	8001e54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2224      	movs	r2, #36	@ 0x24
 8006780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	68da      	ldr	r2, [r3, #12]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006792:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f000 f971 	bl	8006a7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	691a      	ldr	r2, [r3, #16]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80067a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	695a      	ldr	r2, [r3, #20]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80067b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	68da      	ldr	r2, [r3, #12]
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80067c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2220      	movs	r2, #32
 80067d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2220      	movs	r2, #32
 80067dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2200      	movs	r2, #0
 80067e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80067e6:	2300      	movs	r3, #0
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3708      	adds	r7, #8
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b08a      	sub	sp, #40	@ 0x28
 80067f4:	af02      	add	r7, sp, #8
 80067f6:	60f8      	str	r0, [r7, #12]
 80067f8:	60b9      	str	r1, [r7, #8]
 80067fa:	603b      	str	r3, [r7, #0]
 80067fc:	4613      	mov	r3, r2
 80067fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006800:	2300      	movs	r3, #0
 8006802:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800680a:	b2db      	uxtb	r3, r3
 800680c:	2b20      	cmp	r3, #32
 800680e:	d175      	bne.n	80068fc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d002      	beq.n	800681c <HAL_UART_Transmit+0x2c>
 8006816:	88fb      	ldrh	r3, [r7, #6]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d101      	bne.n	8006820 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800681c:	2301      	movs	r3, #1
 800681e:	e06e      	b.n	80068fe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2200      	movs	r2, #0
 8006824:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2221      	movs	r2, #33	@ 0x21
 800682a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800682e:	f7fb fc03 	bl	8002038 <HAL_GetTick>
 8006832:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	88fa      	ldrh	r2, [r7, #6]
 8006838:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	88fa      	ldrh	r2, [r7, #6]
 800683e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006848:	d108      	bne.n	800685c <HAL_UART_Transmit+0x6c>
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	691b      	ldr	r3, [r3, #16]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d104      	bne.n	800685c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006852:	2300      	movs	r3, #0
 8006854:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	61bb      	str	r3, [r7, #24]
 800685a:	e003      	b.n	8006864 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006860:	2300      	movs	r3, #0
 8006862:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006864:	e02e      	b.n	80068c4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	9300      	str	r3, [sp, #0]
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	2200      	movs	r2, #0
 800686e:	2180      	movs	r1, #128	@ 0x80
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f000 f848 	bl	8006906 <UART_WaitOnFlagUntilTimeout>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d005      	beq.n	8006888 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2220      	movs	r2, #32
 8006880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006884:	2303      	movs	r3, #3
 8006886:	e03a      	b.n	80068fe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006888:	69fb      	ldr	r3, [r7, #28]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10b      	bne.n	80068a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	881b      	ldrh	r3, [r3, #0]
 8006892:	461a      	mov	r2, r3
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800689c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	3302      	adds	r3, #2
 80068a2:	61bb      	str	r3, [r7, #24]
 80068a4:	e007      	b.n	80068b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80068a6:	69fb      	ldr	r3, [r7, #28]
 80068a8:	781a      	ldrb	r2, [r3, #0]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80068b0:	69fb      	ldr	r3, [r7, #28]
 80068b2:	3301      	adds	r3, #1
 80068b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	3b01      	subs	r3, #1
 80068be:	b29a      	uxth	r2, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d1cb      	bne.n	8006866 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	9300      	str	r3, [sp, #0]
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	2200      	movs	r2, #0
 80068d6:	2140      	movs	r1, #64	@ 0x40
 80068d8:	68f8      	ldr	r0, [r7, #12]
 80068da:	f000 f814 	bl	8006906 <UART_WaitOnFlagUntilTimeout>
 80068de:	4603      	mov	r3, r0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d005      	beq.n	80068f0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2220      	movs	r2, #32
 80068e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	e006      	b.n	80068fe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2220      	movs	r2, #32
 80068f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80068f8:	2300      	movs	r3, #0
 80068fa:	e000      	b.n	80068fe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80068fc:	2302      	movs	r3, #2
  }
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3720      	adds	r7, #32
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}

08006906 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006906:	b580      	push	{r7, lr}
 8006908:	b086      	sub	sp, #24
 800690a:	af00      	add	r7, sp, #0
 800690c:	60f8      	str	r0, [r7, #12]
 800690e:	60b9      	str	r1, [r7, #8]
 8006910:	603b      	str	r3, [r7, #0]
 8006912:	4613      	mov	r3, r2
 8006914:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006916:	e03b      	b.n	8006990 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006918:	6a3b      	ldr	r3, [r7, #32]
 800691a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800691e:	d037      	beq.n	8006990 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006920:	f7fb fb8a 	bl	8002038 <HAL_GetTick>
 8006924:	4602      	mov	r2, r0
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	6a3a      	ldr	r2, [r7, #32]
 800692c:	429a      	cmp	r2, r3
 800692e:	d302      	bcc.n	8006936 <UART_WaitOnFlagUntilTimeout+0x30>
 8006930:	6a3b      	ldr	r3, [r7, #32]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d101      	bne.n	800693a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006936:	2303      	movs	r3, #3
 8006938:	e03a      	b.n	80069b0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	f003 0304 	and.w	r3, r3, #4
 8006944:	2b00      	cmp	r3, #0
 8006946:	d023      	beq.n	8006990 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	2b80      	cmp	r3, #128	@ 0x80
 800694c:	d020      	beq.n	8006990 <UART_WaitOnFlagUntilTimeout+0x8a>
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	2b40      	cmp	r3, #64	@ 0x40
 8006952:	d01d      	beq.n	8006990 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 0308 	and.w	r3, r3, #8
 800695e:	2b08      	cmp	r3, #8
 8006960:	d116      	bne.n	8006990 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006962:	2300      	movs	r3, #0
 8006964:	617b      	str	r3, [r7, #20]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	617b      	str	r3, [r7, #20]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	617b      	str	r3, [r7, #20]
 8006976:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006978:	68f8      	ldr	r0, [r7, #12]
 800697a:	f000 f81d 	bl	80069b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2208      	movs	r2, #8
 8006982:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2200      	movs	r2, #0
 8006988:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	e00f      	b.n	80069b0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	4013      	ands	r3, r2
 800699a:	68ba      	ldr	r2, [r7, #8]
 800699c:	429a      	cmp	r2, r3
 800699e:	bf0c      	ite	eq
 80069a0:	2301      	moveq	r3, #1
 80069a2:	2300      	movne	r3, #0
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	461a      	mov	r2, r3
 80069a8:	79fb      	ldrb	r3, [r7, #7]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d0b4      	beq.n	8006918 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069ae:	2300      	movs	r3, #0
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3718      	adds	r7, #24
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b095      	sub	sp, #84	@ 0x54
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	330c      	adds	r3, #12
 80069c6:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069ca:	e853 3f00 	ldrex	r3, [r3]
 80069ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80069d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	330c      	adds	r3, #12
 80069de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80069e0:	643a      	str	r2, [r7, #64]	@ 0x40
 80069e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80069e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80069e8:	e841 2300 	strex	r3, r2, [r1]
 80069ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80069ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d1e5      	bne.n	80069c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	3314      	adds	r3, #20
 80069fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fc:	6a3b      	ldr	r3, [r7, #32]
 80069fe:	e853 3f00 	ldrex	r3, [r3]
 8006a02:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	f023 0301 	bic.w	r3, r3, #1
 8006a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	3314      	adds	r3, #20
 8006a12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a14:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a16:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a1c:	e841 2300 	strex	r3, r2, [r1]
 8006a20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d1e5      	bne.n	80069f4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d119      	bne.n	8006a64 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	330c      	adds	r3, #12
 8006a36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	e853 3f00 	ldrex	r3, [r3]
 8006a3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	f023 0310 	bic.w	r3, r3, #16
 8006a46:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	330c      	adds	r3, #12
 8006a4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a50:	61ba      	str	r2, [r7, #24]
 8006a52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a54:	6979      	ldr	r1, [r7, #20]
 8006a56:	69ba      	ldr	r2, [r7, #24]
 8006a58:	e841 2300 	strex	r3, r2, [r1]
 8006a5c:	613b      	str	r3, [r7, #16]
   return(result);
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d1e5      	bne.n	8006a30 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2220      	movs	r2, #32
 8006a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006a72:	bf00      	nop
 8006a74:	3754      	adds	r7, #84	@ 0x54
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bc80      	pop	{r7}
 8006a7a:	4770      	bx	lr

08006a7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b084      	sub	sp, #16
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	691b      	ldr	r3, [r3, #16]
 8006a8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	68da      	ldr	r2, [r3, #12]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	430a      	orrs	r2, r1
 8006a98:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	689a      	ldr	r2, [r3, #8]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	691b      	ldr	r3, [r3, #16]
 8006aa2:	431a      	orrs	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	695b      	ldr	r3, [r3, #20]
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006ab6:	f023 030c 	bic.w	r3, r3, #12
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	6812      	ldr	r2, [r2, #0]
 8006abe:	68b9      	ldr	r1, [r7, #8]
 8006ac0:	430b      	orrs	r3, r1
 8006ac2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	695b      	ldr	r3, [r3, #20]
 8006aca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	699a      	ldr	r2, [r3, #24]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	430a      	orrs	r2, r1
 8006ad8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a2c      	ldr	r2, [pc, #176]	@ (8006b90 <UART_SetConfig+0x114>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d103      	bne.n	8006aec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006ae4:	f7fe fe46 	bl	8005774 <HAL_RCC_GetPCLK2Freq>
 8006ae8:	60f8      	str	r0, [r7, #12]
 8006aea:	e002      	b.n	8006af2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006aec:	f7fe fe2e 	bl	800574c <HAL_RCC_GetPCLK1Freq>
 8006af0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006af2:	68fa      	ldr	r2, [r7, #12]
 8006af4:	4613      	mov	r3, r2
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	4413      	add	r3, r2
 8006afa:	009a      	lsls	r2, r3, #2
 8006afc:	441a      	add	r2, r3
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	009b      	lsls	r3, r3, #2
 8006b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b08:	4a22      	ldr	r2, [pc, #136]	@ (8006b94 <UART_SetConfig+0x118>)
 8006b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b0e:	095b      	lsrs	r3, r3, #5
 8006b10:	0119      	lsls	r1, r3, #4
 8006b12:	68fa      	ldr	r2, [r7, #12]
 8006b14:	4613      	mov	r3, r2
 8006b16:	009b      	lsls	r3, r3, #2
 8006b18:	4413      	add	r3, r2
 8006b1a:	009a      	lsls	r2, r3, #2
 8006b1c:	441a      	add	r2, r3
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b28:	4b1a      	ldr	r3, [pc, #104]	@ (8006b94 <UART_SetConfig+0x118>)
 8006b2a:	fba3 0302 	umull	r0, r3, r3, r2
 8006b2e:	095b      	lsrs	r3, r3, #5
 8006b30:	2064      	movs	r0, #100	@ 0x64
 8006b32:	fb00 f303 	mul.w	r3, r0, r3
 8006b36:	1ad3      	subs	r3, r2, r3
 8006b38:	011b      	lsls	r3, r3, #4
 8006b3a:	3332      	adds	r3, #50	@ 0x32
 8006b3c:	4a15      	ldr	r2, [pc, #84]	@ (8006b94 <UART_SetConfig+0x118>)
 8006b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b42:	095b      	lsrs	r3, r3, #5
 8006b44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006b48:	4419      	add	r1, r3
 8006b4a:	68fa      	ldr	r2, [r7, #12]
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	009b      	lsls	r3, r3, #2
 8006b50:	4413      	add	r3, r2
 8006b52:	009a      	lsls	r2, r3, #2
 8006b54:	441a      	add	r2, r3
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	009b      	lsls	r3, r3, #2
 8006b5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b60:	4b0c      	ldr	r3, [pc, #48]	@ (8006b94 <UART_SetConfig+0x118>)
 8006b62:	fba3 0302 	umull	r0, r3, r3, r2
 8006b66:	095b      	lsrs	r3, r3, #5
 8006b68:	2064      	movs	r0, #100	@ 0x64
 8006b6a:	fb00 f303 	mul.w	r3, r0, r3
 8006b6e:	1ad3      	subs	r3, r2, r3
 8006b70:	011b      	lsls	r3, r3, #4
 8006b72:	3332      	adds	r3, #50	@ 0x32
 8006b74:	4a07      	ldr	r2, [pc, #28]	@ (8006b94 <UART_SetConfig+0x118>)
 8006b76:	fba2 2303 	umull	r2, r3, r2, r3
 8006b7a:	095b      	lsrs	r3, r3, #5
 8006b7c:	f003 020f 	and.w	r2, r3, #15
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	440a      	add	r2, r1
 8006b86:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006b88:	bf00      	nop
 8006b8a:	3710      	adds	r7, #16
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}
 8006b90:	40013800 	.word	0x40013800
 8006b94:	51eb851f 	.word	0x51eb851f

08006b98 <__cvt>:
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b9e:	461d      	mov	r5, r3
 8006ba0:	bfbb      	ittet	lt
 8006ba2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006ba6:	461d      	movlt	r5, r3
 8006ba8:	2300      	movge	r3, #0
 8006baa:	232d      	movlt	r3, #45	@ 0x2d
 8006bac:	b088      	sub	sp, #32
 8006bae:	4614      	mov	r4, r2
 8006bb0:	bfb8      	it	lt
 8006bb2:	4614      	movlt	r4, r2
 8006bb4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006bb6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006bb8:	7013      	strb	r3, [r2, #0]
 8006bba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006bbc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006bc0:	f023 0820 	bic.w	r8, r3, #32
 8006bc4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006bc8:	d005      	beq.n	8006bd6 <__cvt+0x3e>
 8006bca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006bce:	d100      	bne.n	8006bd2 <__cvt+0x3a>
 8006bd0:	3601      	adds	r6, #1
 8006bd2:	2302      	movs	r3, #2
 8006bd4:	e000      	b.n	8006bd8 <__cvt+0x40>
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	aa07      	add	r2, sp, #28
 8006bda:	9204      	str	r2, [sp, #16]
 8006bdc:	aa06      	add	r2, sp, #24
 8006bde:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006be2:	e9cd 3600 	strd	r3, r6, [sp]
 8006be6:	4622      	mov	r2, r4
 8006be8:	462b      	mov	r3, r5
 8006bea:	f001 fed1 	bl	8008990 <_dtoa_r>
 8006bee:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006bf2:	4607      	mov	r7, r0
 8006bf4:	d119      	bne.n	8006c2a <__cvt+0x92>
 8006bf6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006bf8:	07db      	lsls	r3, r3, #31
 8006bfa:	d50e      	bpl.n	8006c1a <__cvt+0x82>
 8006bfc:	eb00 0906 	add.w	r9, r0, r6
 8006c00:	2200      	movs	r2, #0
 8006c02:	2300      	movs	r3, #0
 8006c04:	4620      	mov	r0, r4
 8006c06:	4629      	mov	r1, r5
 8006c08:	f7f9 fece 	bl	80009a8 <__aeabi_dcmpeq>
 8006c0c:	b108      	cbz	r0, 8006c12 <__cvt+0x7a>
 8006c0e:	f8cd 901c 	str.w	r9, [sp, #28]
 8006c12:	2230      	movs	r2, #48	@ 0x30
 8006c14:	9b07      	ldr	r3, [sp, #28]
 8006c16:	454b      	cmp	r3, r9
 8006c18:	d31e      	bcc.n	8006c58 <__cvt+0xc0>
 8006c1a:	4638      	mov	r0, r7
 8006c1c:	9b07      	ldr	r3, [sp, #28]
 8006c1e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006c20:	1bdb      	subs	r3, r3, r7
 8006c22:	6013      	str	r3, [r2, #0]
 8006c24:	b008      	add	sp, #32
 8006c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c2a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c2e:	eb00 0906 	add.w	r9, r0, r6
 8006c32:	d1e5      	bne.n	8006c00 <__cvt+0x68>
 8006c34:	7803      	ldrb	r3, [r0, #0]
 8006c36:	2b30      	cmp	r3, #48	@ 0x30
 8006c38:	d10a      	bne.n	8006c50 <__cvt+0xb8>
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	4620      	mov	r0, r4
 8006c40:	4629      	mov	r1, r5
 8006c42:	f7f9 feb1 	bl	80009a8 <__aeabi_dcmpeq>
 8006c46:	b918      	cbnz	r0, 8006c50 <__cvt+0xb8>
 8006c48:	f1c6 0601 	rsb	r6, r6, #1
 8006c4c:	f8ca 6000 	str.w	r6, [sl]
 8006c50:	f8da 3000 	ldr.w	r3, [sl]
 8006c54:	4499      	add	r9, r3
 8006c56:	e7d3      	b.n	8006c00 <__cvt+0x68>
 8006c58:	1c59      	adds	r1, r3, #1
 8006c5a:	9107      	str	r1, [sp, #28]
 8006c5c:	701a      	strb	r2, [r3, #0]
 8006c5e:	e7d9      	b.n	8006c14 <__cvt+0x7c>

08006c60 <__exponent>:
 8006c60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c62:	2900      	cmp	r1, #0
 8006c64:	bfb6      	itet	lt
 8006c66:	232d      	movlt	r3, #45	@ 0x2d
 8006c68:	232b      	movge	r3, #43	@ 0x2b
 8006c6a:	4249      	neglt	r1, r1
 8006c6c:	2909      	cmp	r1, #9
 8006c6e:	7002      	strb	r2, [r0, #0]
 8006c70:	7043      	strb	r3, [r0, #1]
 8006c72:	dd29      	ble.n	8006cc8 <__exponent+0x68>
 8006c74:	f10d 0307 	add.w	r3, sp, #7
 8006c78:	461d      	mov	r5, r3
 8006c7a:	270a      	movs	r7, #10
 8006c7c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006c80:	461a      	mov	r2, r3
 8006c82:	fb07 1416 	mls	r4, r7, r6, r1
 8006c86:	3430      	adds	r4, #48	@ 0x30
 8006c88:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006c8c:	460c      	mov	r4, r1
 8006c8e:	2c63      	cmp	r4, #99	@ 0x63
 8006c90:	4631      	mov	r1, r6
 8006c92:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006c96:	dcf1      	bgt.n	8006c7c <__exponent+0x1c>
 8006c98:	3130      	adds	r1, #48	@ 0x30
 8006c9a:	1e94      	subs	r4, r2, #2
 8006c9c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006ca0:	4623      	mov	r3, r4
 8006ca2:	1c41      	adds	r1, r0, #1
 8006ca4:	42ab      	cmp	r3, r5
 8006ca6:	d30a      	bcc.n	8006cbe <__exponent+0x5e>
 8006ca8:	f10d 0309 	add.w	r3, sp, #9
 8006cac:	1a9b      	subs	r3, r3, r2
 8006cae:	42ac      	cmp	r4, r5
 8006cb0:	bf88      	it	hi
 8006cb2:	2300      	movhi	r3, #0
 8006cb4:	3302      	adds	r3, #2
 8006cb6:	4403      	add	r3, r0
 8006cb8:	1a18      	subs	r0, r3, r0
 8006cba:	b003      	add	sp, #12
 8006cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cbe:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006cc2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006cc6:	e7ed      	b.n	8006ca4 <__exponent+0x44>
 8006cc8:	2330      	movs	r3, #48	@ 0x30
 8006cca:	3130      	adds	r1, #48	@ 0x30
 8006ccc:	7083      	strb	r3, [r0, #2]
 8006cce:	70c1      	strb	r1, [r0, #3]
 8006cd0:	1d03      	adds	r3, r0, #4
 8006cd2:	e7f1      	b.n	8006cb8 <__exponent+0x58>

08006cd4 <_printf_float>:
 8006cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd8:	b091      	sub	sp, #68	@ 0x44
 8006cda:	460c      	mov	r4, r1
 8006cdc:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006ce0:	4616      	mov	r6, r2
 8006ce2:	461f      	mov	r7, r3
 8006ce4:	4605      	mov	r5, r0
 8006ce6:	f001 fd71 	bl	80087cc <_localeconv_r>
 8006cea:	6803      	ldr	r3, [r0, #0]
 8006cec:	4618      	mov	r0, r3
 8006cee:	9308      	str	r3, [sp, #32]
 8006cf0:	f7f9 fa2e 	bl	8000150 <strlen>
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	930e      	str	r3, [sp, #56]	@ 0x38
 8006cf8:	f8d8 3000 	ldr.w	r3, [r8]
 8006cfc:	9009      	str	r0, [sp, #36]	@ 0x24
 8006cfe:	3307      	adds	r3, #7
 8006d00:	f023 0307 	bic.w	r3, r3, #7
 8006d04:	f103 0208 	add.w	r2, r3, #8
 8006d08:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006d0c:	f8d4 b000 	ldr.w	fp, [r4]
 8006d10:	f8c8 2000 	str.w	r2, [r8]
 8006d14:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d18:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006d1c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d1e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006d22:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006d26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006d2a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006d2e:	4b9c      	ldr	r3, [pc, #624]	@ (8006fa0 <_printf_float+0x2cc>)
 8006d30:	f7f9 fe6c 	bl	8000a0c <__aeabi_dcmpun>
 8006d34:	bb70      	cbnz	r0, 8006d94 <_printf_float+0xc0>
 8006d36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006d3a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006d3e:	4b98      	ldr	r3, [pc, #608]	@ (8006fa0 <_printf_float+0x2cc>)
 8006d40:	f7f9 fe46 	bl	80009d0 <__aeabi_dcmple>
 8006d44:	bb30      	cbnz	r0, 8006d94 <_printf_float+0xc0>
 8006d46:	2200      	movs	r2, #0
 8006d48:	2300      	movs	r3, #0
 8006d4a:	4640      	mov	r0, r8
 8006d4c:	4649      	mov	r1, r9
 8006d4e:	f7f9 fe35 	bl	80009bc <__aeabi_dcmplt>
 8006d52:	b110      	cbz	r0, 8006d5a <_printf_float+0x86>
 8006d54:	232d      	movs	r3, #45	@ 0x2d
 8006d56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d5a:	4a92      	ldr	r2, [pc, #584]	@ (8006fa4 <_printf_float+0x2d0>)
 8006d5c:	4b92      	ldr	r3, [pc, #584]	@ (8006fa8 <_printf_float+0x2d4>)
 8006d5e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006d62:	bf94      	ite	ls
 8006d64:	4690      	movls	r8, r2
 8006d66:	4698      	movhi	r8, r3
 8006d68:	2303      	movs	r3, #3
 8006d6a:	f04f 0900 	mov.w	r9, #0
 8006d6e:	6123      	str	r3, [r4, #16]
 8006d70:	f02b 0304 	bic.w	r3, fp, #4
 8006d74:	6023      	str	r3, [r4, #0]
 8006d76:	4633      	mov	r3, r6
 8006d78:	4621      	mov	r1, r4
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	9700      	str	r7, [sp, #0]
 8006d7e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006d80:	f000 f9d4 	bl	800712c <_printf_common>
 8006d84:	3001      	adds	r0, #1
 8006d86:	f040 8090 	bne.w	8006eaa <_printf_float+0x1d6>
 8006d8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d8e:	b011      	add	sp, #68	@ 0x44
 8006d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d94:	4642      	mov	r2, r8
 8006d96:	464b      	mov	r3, r9
 8006d98:	4640      	mov	r0, r8
 8006d9a:	4649      	mov	r1, r9
 8006d9c:	f7f9 fe36 	bl	8000a0c <__aeabi_dcmpun>
 8006da0:	b148      	cbz	r0, 8006db6 <_printf_float+0xe2>
 8006da2:	464b      	mov	r3, r9
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	bfb8      	it	lt
 8006da8:	232d      	movlt	r3, #45	@ 0x2d
 8006daa:	4a80      	ldr	r2, [pc, #512]	@ (8006fac <_printf_float+0x2d8>)
 8006dac:	bfb8      	it	lt
 8006dae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006db2:	4b7f      	ldr	r3, [pc, #508]	@ (8006fb0 <_printf_float+0x2dc>)
 8006db4:	e7d3      	b.n	8006d5e <_printf_float+0x8a>
 8006db6:	6863      	ldr	r3, [r4, #4]
 8006db8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006dbc:	1c5a      	adds	r2, r3, #1
 8006dbe:	d13f      	bne.n	8006e40 <_printf_float+0x16c>
 8006dc0:	2306      	movs	r3, #6
 8006dc2:	6063      	str	r3, [r4, #4]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006dca:	6023      	str	r3, [r4, #0]
 8006dcc:	9206      	str	r2, [sp, #24]
 8006dce:	aa0e      	add	r2, sp, #56	@ 0x38
 8006dd0:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006dd4:	aa0d      	add	r2, sp, #52	@ 0x34
 8006dd6:	9203      	str	r2, [sp, #12]
 8006dd8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006ddc:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006de0:	6863      	ldr	r3, [r4, #4]
 8006de2:	4642      	mov	r2, r8
 8006de4:	9300      	str	r3, [sp, #0]
 8006de6:	4628      	mov	r0, r5
 8006de8:	464b      	mov	r3, r9
 8006dea:	910a      	str	r1, [sp, #40]	@ 0x28
 8006dec:	f7ff fed4 	bl	8006b98 <__cvt>
 8006df0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006df2:	4680      	mov	r8, r0
 8006df4:	2947      	cmp	r1, #71	@ 0x47
 8006df6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006df8:	d128      	bne.n	8006e4c <_printf_float+0x178>
 8006dfa:	1cc8      	adds	r0, r1, #3
 8006dfc:	db02      	blt.n	8006e04 <_printf_float+0x130>
 8006dfe:	6863      	ldr	r3, [r4, #4]
 8006e00:	4299      	cmp	r1, r3
 8006e02:	dd40      	ble.n	8006e86 <_printf_float+0x1b2>
 8006e04:	f1aa 0a02 	sub.w	sl, sl, #2
 8006e08:	fa5f fa8a 	uxtb.w	sl, sl
 8006e0c:	4652      	mov	r2, sl
 8006e0e:	3901      	subs	r1, #1
 8006e10:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006e14:	910d      	str	r1, [sp, #52]	@ 0x34
 8006e16:	f7ff ff23 	bl	8006c60 <__exponent>
 8006e1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e1c:	4681      	mov	r9, r0
 8006e1e:	1813      	adds	r3, r2, r0
 8006e20:	2a01      	cmp	r2, #1
 8006e22:	6123      	str	r3, [r4, #16]
 8006e24:	dc02      	bgt.n	8006e2c <_printf_float+0x158>
 8006e26:	6822      	ldr	r2, [r4, #0]
 8006e28:	07d2      	lsls	r2, r2, #31
 8006e2a:	d501      	bpl.n	8006e30 <_printf_float+0x15c>
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	6123      	str	r3, [r4, #16]
 8006e30:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d09e      	beq.n	8006d76 <_printf_float+0xa2>
 8006e38:	232d      	movs	r3, #45	@ 0x2d
 8006e3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e3e:	e79a      	b.n	8006d76 <_printf_float+0xa2>
 8006e40:	2947      	cmp	r1, #71	@ 0x47
 8006e42:	d1bf      	bne.n	8006dc4 <_printf_float+0xf0>
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d1bd      	bne.n	8006dc4 <_printf_float+0xf0>
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e7ba      	b.n	8006dc2 <_printf_float+0xee>
 8006e4c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e50:	d9dc      	bls.n	8006e0c <_printf_float+0x138>
 8006e52:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006e56:	d118      	bne.n	8006e8a <_printf_float+0x1b6>
 8006e58:	2900      	cmp	r1, #0
 8006e5a:	6863      	ldr	r3, [r4, #4]
 8006e5c:	dd0b      	ble.n	8006e76 <_printf_float+0x1a2>
 8006e5e:	6121      	str	r1, [r4, #16]
 8006e60:	b913      	cbnz	r3, 8006e68 <_printf_float+0x194>
 8006e62:	6822      	ldr	r2, [r4, #0]
 8006e64:	07d0      	lsls	r0, r2, #31
 8006e66:	d502      	bpl.n	8006e6e <_printf_float+0x19a>
 8006e68:	3301      	adds	r3, #1
 8006e6a:	440b      	add	r3, r1
 8006e6c:	6123      	str	r3, [r4, #16]
 8006e6e:	f04f 0900 	mov.w	r9, #0
 8006e72:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006e74:	e7dc      	b.n	8006e30 <_printf_float+0x15c>
 8006e76:	b913      	cbnz	r3, 8006e7e <_printf_float+0x1aa>
 8006e78:	6822      	ldr	r2, [r4, #0]
 8006e7a:	07d2      	lsls	r2, r2, #31
 8006e7c:	d501      	bpl.n	8006e82 <_printf_float+0x1ae>
 8006e7e:	3302      	adds	r3, #2
 8006e80:	e7f4      	b.n	8006e6c <_printf_float+0x198>
 8006e82:	2301      	movs	r3, #1
 8006e84:	e7f2      	b.n	8006e6c <_printf_float+0x198>
 8006e86:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006e8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e8c:	4299      	cmp	r1, r3
 8006e8e:	db05      	blt.n	8006e9c <_printf_float+0x1c8>
 8006e90:	6823      	ldr	r3, [r4, #0]
 8006e92:	6121      	str	r1, [r4, #16]
 8006e94:	07d8      	lsls	r0, r3, #31
 8006e96:	d5ea      	bpl.n	8006e6e <_printf_float+0x19a>
 8006e98:	1c4b      	adds	r3, r1, #1
 8006e9a:	e7e7      	b.n	8006e6c <_printf_float+0x198>
 8006e9c:	2900      	cmp	r1, #0
 8006e9e:	bfcc      	ite	gt
 8006ea0:	2201      	movgt	r2, #1
 8006ea2:	f1c1 0202 	rsble	r2, r1, #2
 8006ea6:	4413      	add	r3, r2
 8006ea8:	e7e0      	b.n	8006e6c <_printf_float+0x198>
 8006eaa:	6823      	ldr	r3, [r4, #0]
 8006eac:	055a      	lsls	r2, r3, #21
 8006eae:	d407      	bmi.n	8006ec0 <_printf_float+0x1ec>
 8006eb0:	6923      	ldr	r3, [r4, #16]
 8006eb2:	4642      	mov	r2, r8
 8006eb4:	4631      	mov	r1, r6
 8006eb6:	4628      	mov	r0, r5
 8006eb8:	47b8      	blx	r7
 8006eba:	3001      	adds	r0, #1
 8006ebc:	d12b      	bne.n	8006f16 <_printf_float+0x242>
 8006ebe:	e764      	b.n	8006d8a <_printf_float+0xb6>
 8006ec0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ec4:	f240 80dc 	bls.w	8007080 <_printf_float+0x3ac>
 8006ec8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006ecc:	2200      	movs	r2, #0
 8006ece:	2300      	movs	r3, #0
 8006ed0:	f7f9 fd6a 	bl	80009a8 <__aeabi_dcmpeq>
 8006ed4:	2800      	cmp	r0, #0
 8006ed6:	d033      	beq.n	8006f40 <_printf_float+0x26c>
 8006ed8:	2301      	movs	r3, #1
 8006eda:	4631      	mov	r1, r6
 8006edc:	4628      	mov	r0, r5
 8006ede:	4a35      	ldr	r2, [pc, #212]	@ (8006fb4 <_printf_float+0x2e0>)
 8006ee0:	47b8      	blx	r7
 8006ee2:	3001      	adds	r0, #1
 8006ee4:	f43f af51 	beq.w	8006d8a <_printf_float+0xb6>
 8006ee8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006eec:	4543      	cmp	r3, r8
 8006eee:	db02      	blt.n	8006ef6 <_printf_float+0x222>
 8006ef0:	6823      	ldr	r3, [r4, #0]
 8006ef2:	07d8      	lsls	r0, r3, #31
 8006ef4:	d50f      	bpl.n	8006f16 <_printf_float+0x242>
 8006ef6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006efa:	4631      	mov	r1, r6
 8006efc:	4628      	mov	r0, r5
 8006efe:	47b8      	blx	r7
 8006f00:	3001      	adds	r0, #1
 8006f02:	f43f af42 	beq.w	8006d8a <_printf_float+0xb6>
 8006f06:	f04f 0900 	mov.w	r9, #0
 8006f0a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006f0e:	f104 0a1a 	add.w	sl, r4, #26
 8006f12:	45c8      	cmp	r8, r9
 8006f14:	dc09      	bgt.n	8006f2a <_printf_float+0x256>
 8006f16:	6823      	ldr	r3, [r4, #0]
 8006f18:	079b      	lsls	r3, r3, #30
 8006f1a:	f100 8102 	bmi.w	8007122 <_printf_float+0x44e>
 8006f1e:	68e0      	ldr	r0, [r4, #12]
 8006f20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f22:	4298      	cmp	r0, r3
 8006f24:	bfb8      	it	lt
 8006f26:	4618      	movlt	r0, r3
 8006f28:	e731      	b.n	8006d8e <_printf_float+0xba>
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	4652      	mov	r2, sl
 8006f2e:	4631      	mov	r1, r6
 8006f30:	4628      	mov	r0, r5
 8006f32:	47b8      	blx	r7
 8006f34:	3001      	adds	r0, #1
 8006f36:	f43f af28 	beq.w	8006d8a <_printf_float+0xb6>
 8006f3a:	f109 0901 	add.w	r9, r9, #1
 8006f3e:	e7e8      	b.n	8006f12 <_printf_float+0x23e>
 8006f40:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	dc38      	bgt.n	8006fb8 <_printf_float+0x2e4>
 8006f46:	2301      	movs	r3, #1
 8006f48:	4631      	mov	r1, r6
 8006f4a:	4628      	mov	r0, r5
 8006f4c:	4a19      	ldr	r2, [pc, #100]	@ (8006fb4 <_printf_float+0x2e0>)
 8006f4e:	47b8      	blx	r7
 8006f50:	3001      	adds	r0, #1
 8006f52:	f43f af1a 	beq.w	8006d8a <_printf_float+0xb6>
 8006f56:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006f5a:	ea59 0303 	orrs.w	r3, r9, r3
 8006f5e:	d102      	bne.n	8006f66 <_printf_float+0x292>
 8006f60:	6823      	ldr	r3, [r4, #0]
 8006f62:	07d9      	lsls	r1, r3, #31
 8006f64:	d5d7      	bpl.n	8006f16 <_printf_float+0x242>
 8006f66:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006f6a:	4631      	mov	r1, r6
 8006f6c:	4628      	mov	r0, r5
 8006f6e:	47b8      	blx	r7
 8006f70:	3001      	adds	r0, #1
 8006f72:	f43f af0a 	beq.w	8006d8a <_printf_float+0xb6>
 8006f76:	f04f 0a00 	mov.w	sl, #0
 8006f7a:	f104 0b1a 	add.w	fp, r4, #26
 8006f7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f80:	425b      	negs	r3, r3
 8006f82:	4553      	cmp	r3, sl
 8006f84:	dc01      	bgt.n	8006f8a <_printf_float+0x2b6>
 8006f86:	464b      	mov	r3, r9
 8006f88:	e793      	b.n	8006eb2 <_printf_float+0x1de>
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	465a      	mov	r2, fp
 8006f8e:	4631      	mov	r1, r6
 8006f90:	4628      	mov	r0, r5
 8006f92:	47b8      	blx	r7
 8006f94:	3001      	adds	r0, #1
 8006f96:	f43f aef8 	beq.w	8006d8a <_printf_float+0xb6>
 8006f9a:	f10a 0a01 	add.w	sl, sl, #1
 8006f9e:	e7ee      	b.n	8006f7e <_printf_float+0x2aa>
 8006fa0:	7fefffff 	.word	0x7fefffff
 8006fa4:	0800b382 	.word	0x0800b382
 8006fa8:	0800b386 	.word	0x0800b386
 8006fac:	0800b38a 	.word	0x0800b38a
 8006fb0:	0800b38e 	.word	0x0800b38e
 8006fb4:	0800b392 	.word	0x0800b392
 8006fb8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fba:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006fbe:	4553      	cmp	r3, sl
 8006fc0:	bfa8      	it	ge
 8006fc2:	4653      	movge	r3, sl
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	4699      	mov	r9, r3
 8006fc8:	dc36      	bgt.n	8007038 <_printf_float+0x364>
 8006fca:	f04f 0b00 	mov.w	fp, #0
 8006fce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fd2:	f104 021a 	add.w	r2, r4, #26
 8006fd6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fda:	eba3 0309 	sub.w	r3, r3, r9
 8006fde:	455b      	cmp	r3, fp
 8006fe0:	dc31      	bgt.n	8007046 <_printf_float+0x372>
 8006fe2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fe4:	459a      	cmp	sl, r3
 8006fe6:	dc3a      	bgt.n	800705e <_printf_float+0x38a>
 8006fe8:	6823      	ldr	r3, [r4, #0]
 8006fea:	07da      	lsls	r2, r3, #31
 8006fec:	d437      	bmi.n	800705e <_printf_float+0x38a>
 8006fee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ff0:	ebaa 0903 	sub.w	r9, sl, r3
 8006ff4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ff6:	ebaa 0303 	sub.w	r3, sl, r3
 8006ffa:	4599      	cmp	r9, r3
 8006ffc:	bfa8      	it	ge
 8006ffe:	4699      	movge	r9, r3
 8007000:	f1b9 0f00 	cmp.w	r9, #0
 8007004:	dc33      	bgt.n	800706e <_printf_float+0x39a>
 8007006:	f04f 0800 	mov.w	r8, #0
 800700a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800700e:	f104 0b1a 	add.w	fp, r4, #26
 8007012:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007014:	ebaa 0303 	sub.w	r3, sl, r3
 8007018:	eba3 0309 	sub.w	r3, r3, r9
 800701c:	4543      	cmp	r3, r8
 800701e:	f77f af7a 	ble.w	8006f16 <_printf_float+0x242>
 8007022:	2301      	movs	r3, #1
 8007024:	465a      	mov	r2, fp
 8007026:	4631      	mov	r1, r6
 8007028:	4628      	mov	r0, r5
 800702a:	47b8      	blx	r7
 800702c:	3001      	adds	r0, #1
 800702e:	f43f aeac 	beq.w	8006d8a <_printf_float+0xb6>
 8007032:	f108 0801 	add.w	r8, r8, #1
 8007036:	e7ec      	b.n	8007012 <_printf_float+0x33e>
 8007038:	4642      	mov	r2, r8
 800703a:	4631      	mov	r1, r6
 800703c:	4628      	mov	r0, r5
 800703e:	47b8      	blx	r7
 8007040:	3001      	adds	r0, #1
 8007042:	d1c2      	bne.n	8006fca <_printf_float+0x2f6>
 8007044:	e6a1      	b.n	8006d8a <_printf_float+0xb6>
 8007046:	2301      	movs	r3, #1
 8007048:	4631      	mov	r1, r6
 800704a:	4628      	mov	r0, r5
 800704c:	920a      	str	r2, [sp, #40]	@ 0x28
 800704e:	47b8      	blx	r7
 8007050:	3001      	adds	r0, #1
 8007052:	f43f ae9a 	beq.w	8006d8a <_printf_float+0xb6>
 8007056:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007058:	f10b 0b01 	add.w	fp, fp, #1
 800705c:	e7bb      	b.n	8006fd6 <_printf_float+0x302>
 800705e:	4631      	mov	r1, r6
 8007060:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007064:	4628      	mov	r0, r5
 8007066:	47b8      	blx	r7
 8007068:	3001      	adds	r0, #1
 800706a:	d1c0      	bne.n	8006fee <_printf_float+0x31a>
 800706c:	e68d      	b.n	8006d8a <_printf_float+0xb6>
 800706e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007070:	464b      	mov	r3, r9
 8007072:	4631      	mov	r1, r6
 8007074:	4628      	mov	r0, r5
 8007076:	4442      	add	r2, r8
 8007078:	47b8      	blx	r7
 800707a:	3001      	adds	r0, #1
 800707c:	d1c3      	bne.n	8007006 <_printf_float+0x332>
 800707e:	e684      	b.n	8006d8a <_printf_float+0xb6>
 8007080:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007084:	f1ba 0f01 	cmp.w	sl, #1
 8007088:	dc01      	bgt.n	800708e <_printf_float+0x3ba>
 800708a:	07db      	lsls	r3, r3, #31
 800708c:	d536      	bpl.n	80070fc <_printf_float+0x428>
 800708e:	2301      	movs	r3, #1
 8007090:	4642      	mov	r2, r8
 8007092:	4631      	mov	r1, r6
 8007094:	4628      	mov	r0, r5
 8007096:	47b8      	blx	r7
 8007098:	3001      	adds	r0, #1
 800709a:	f43f ae76 	beq.w	8006d8a <_printf_float+0xb6>
 800709e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80070a2:	4631      	mov	r1, r6
 80070a4:	4628      	mov	r0, r5
 80070a6:	47b8      	blx	r7
 80070a8:	3001      	adds	r0, #1
 80070aa:	f43f ae6e 	beq.w	8006d8a <_printf_float+0xb6>
 80070ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80070b2:	2200      	movs	r2, #0
 80070b4:	2300      	movs	r3, #0
 80070b6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80070ba:	f7f9 fc75 	bl	80009a8 <__aeabi_dcmpeq>
 80070be:	b9c0      	cbnz	r0, 80070f2 <_printf_float+0x41e>
 80070c0:	4653      	mov	r3, sl
 80070c2:	f108 0201 	add.w	r2, r8, #1
 80070c6:	4631      	mov	r1, r6
 80070c8:	4628      	mov	r0, r5
 80070ca:	47b8      	blx	r7
 80070cc:	3001      	adds	r0, #1
 80070ce:	d10c      	bne.n	80070ea <_printf_float+0x416>
 80070d0:	e65b      	b.n	8006d8a <_printf_float+0xb6>
 80070d2:	2301      	movs	r3, #1
 80070d4:	465a      	mov	r2, fp
 80070d6:	4631      	mov	r1, r6
 80070d8:	4628      	mov	r0, r5
 80070da:	47b8      	blx	r7
 80070dc:	3001      	adds	r0, #1
 80070de:	f43f ae54 	beq.w	8006d8a <_printf_float+0xb6>
 80070e2:	f108 0801 	add.w	r8, r8, #1
 80070e6:	45d0      	cmp	r8, sl
 80070e8:	dbf3      	blt.n	80070d2 <_printf_float+0x3fe>
 80070ea:	464b      	mov	r3, r9
 80070ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80070f0:	e6e0      	b.n	8006eb4 <_printf_float+0x1e0>
 80070f2:	f04f 0800 	mov.w	r8, #0
 80070f6:	f104 0b1a 	add.w	fp, r4, #26
 80070fa:	e7f4      	b.n	80070e6 <_printf_float+0x412>
 80070fc:	2301      	movs	r3, #1
 80070fe:	4642      	mov	r2, r8
 8007100:	e7e1      	b.n	80070c6 <_printf_float+0x3f2>
 8007102:	2301      	movs	r3, #1
 8007104:	464a      	mov	r2, r9
 8007106:	4631      	mov	r1, r6
 8007108:	4628      	mov	r0, r5
 800710a:	47b8      	blx	r7
 800710c:	3001      	adds	r0, #1
 800710e:	f43f ae3c 	beq.w	8006d8a <_printf_float+0xb6>
 8007112:	f108 0801 	add.w	r8, r8, #1
 8007116:	68e3      	ldr	r3, [r4, #12]
 8007118:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800711a:	1a5b      	subs	r3, r3, r1
 800711c:	4543      	cmp	r3, r8
 800711e:	dcf0      	bgt.n	8007102 <_printf_float+0x42e>
 8007120:	e6fd      	b.n	8006f1e <_printf_float+0x24a>
 8007122:	f04f 0800 	mov.w	r8, #0
 8007126:	f104 0919 	add.w	r9, r4, #25
 800712a:	e7f4      	b.n	8007116 <_printf_float+0x442>

0800712c <_printf_common>:
 800712c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007130:	4616      	mov	r6, r2
 8007132:	4698      	mov	r8, r3
 8007134:	688a      	ldr	r2, [r1, #8]
 8007136:	690b      	ldr	r3, [r1, #16]
 8007138:	4607      	mov	r7, r0
 800713a:	4293      	cmp	r3, r2
 800713c:	bfb8      	it	lt
 800713e:	4613      	movlt	r3, r2
 8007140:	6033      	str	r3, [r6, #0]
 8007142:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007146:	460c      	mov	r4, r1
 8007148:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800714c:	b10a      	cbz	r2, 8007152 <_printf_common+0x26>
 800714e:	3301      	adds	r3, #1
 8007150:	6033      	str	r3, [r6, #0]
 8007152:	6823      	ldr	r3, [r4, #0]
 8007154:	0699      	lsls	r1, r3, #26
 8007156:	bf42      	ittt	mi
 8007158:	6833      	ldrmi	r3, [r6, #0]
 800715a:	3302      	addmi	r3, #2
 800715c:	6033      	strmi	r3, [r6, #0]
 800715e:	6825      	ldr	r5, [r4, #0]
 8007160:	f015 0506 	ands.w	r5, r5, #6
 8007164:	d106      	bne.n	8007174 <_printf_common+0x48>
 8007166:	f104 0a19 	add.w	sl, r4, #25
 800716a:	68e3      	ldr	r3, [r4, #12]
 800716c:	6832      	ldr	r2, [r6, #0]
 800716e:	1a9b      	subs	r3, r3, r2
 8007170:	42ab      	cmp	r3, r5
 8007172:	dc2b      	bgt.n	80071cc <_printf_common+0xa0>
 8007174:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007178:	6822      	ldr	r2, [r4, #0]
 800717a:	3b00      	subs	r3, #0
 800717c:	bf18      	it	ne
 800717e:	2301      	movne	r3, #1
 8007180:	0692      	lsls	r2, r2, #26
 8007182:	d430      	bmi.n	80071e6 <_printf_common+0xba>
 8007184:	4641      	mov	r1, r8
 8007186:	4638      	mov	r0, r7
 8007188:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800718c:	47c8      	blx	r9
 800718e:	3001      	adds	r0, #1
 8007190:	d023      	beq.n	80071da <_printf_common+0xae>
 8007192:	6823      	ldr	r3, [r4, #0]
 8007194:	6922      	ldr	r2, [r4, #16]
 8007196:	f003 0306 	and.w	r3, r3, #6
 800719a:	2b04      	cmp	r3, #4
 800719c:	bf14      	ite	ne
 800719e:	2500      	movne	r5, #0
 80071a0:	6833      	ldreq	r3, [r6, #0]
 80071a2:	f04f 0600 	mov.w	r6, #0
 80071a6:	bf08      	it	eq
 80071a8:	68e5      	ldreq	r5, [r4, #12]
 80071aa:	f104 041a 	add.w	r4, r4, #26
 80071ae:	bf08      	it	eq
 80071b0:	1aed      	subeq	r5, r5, r3
 80071b2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80071b6:	bf08      	it	eq
 80071b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071bc:	4293      	cmp	r3, r2
 80071be:	bfc4      	itt	gt
 80071c0:	1a9b      	subgt	r3, r3, r2
 80071c2:	18ed      	addgt	r5, r5, r3
 80071c4:	42b5      	cmp	r5, r6
 80071c6:	d11a      	bne.n	80071fe <_printf_common+0xd2>
 80071c8:	2000      	movs	r0, #0
 80071ca:	e008      	b.n	80071de <_printf_common+0xb2>
 80071cc:	2301      	movs	r3, #1
 80071ce:	4652      	mov	r2, sl
 80071d0:	4641      	mov	r1, r8
 80071d2:	4638      	mov	r0, r7
 80071d4:	47c8      	blx	r9
 80071d6:	3001      	adds	r0, #1
 80071d8:	d103      	bne.n	80071e2 <_printf_common+0xb6>
 80071da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071e2:	3501      	adds	r5, #1
 80071e4:	e7c1      	b.n	800716a <_printf_common+0x3e>
 80071e6:	2030      	movs	r0, #48	@ 0x30
 80071e8:	18e1      	adds	r1, r4, r3
 80071ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80071ee:	1c5a      	adds	r2, r3, #1
 80071f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80071f4:	4422      	add	r2, r4
 80071f6:	3302      	adds	r3, #2
 80071f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80071fc:	e7c2      	b.n	8007184 <_printf_common+0x58>
 80071fe:	2301      	movs	r3, #1
 8007200:	4622      	mov	r2, r4
 8007202:	4641      	mov	r1, r8
 8007204:	4638      	mov	r0, r7
 8007206:	47c8      	blx	r9
 8007208:	3001      	adds	r0, #1
 800720a:	d0e6      	beq.n	80071da <_printf_common+0xae>
 800720c:	3601      	adds	r6, #1
 800720e:	e7d9      	b.n	80071c4 <_printf_common+0x98>

08007210 <_printf_i>:
 8007210:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007214:	7e0f      	ldrb	r7, [r1, #24]
 8007216:	4691      	mov	r9, r2
 8007218:	2f78      	cmp	r7, #120	@ 0x78
 800721a:	4680      	mov	r8, r0
 800721c:	460c      	mov	r4, r1
 800721e:	469a      	mov	sl, r3
 8007220:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007222:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007226:	d807      	bhi.n	8007238 <_printf_i+0x28>
 8007228:	2f62      	cmp	r7, #98	@ 0x62
 800722a:	d80a      	bhi.n	8007242 <_printf_i+0x32>
 800722c:	2f00      	cmp	r7, #0
 800722e:	f000 80d3 	beq.w	80073d8 <_printf_i+0x1c8>
 8007232:	2f58      	cmp	r7, #88	@ 0x58
 8007234:	f000 80ba 	beq.w	80073ac <_printf_i+0x19c>
 8007238:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800723c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007240:	e03a      	b.n	80072b8 <_printf_i+0xa8>
 8007242:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007246:	2b15      	cmp	r3, #21
 8007248:	d8f6      	bhi.n	8007238 <_printf_i+0x28>
 800724a:	a101      	add	r1, pc, #4	@ (adr r1, 8007250 <_printf_i+0x40>)
 800724c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007250:	080072a9 	.word	0x080072a9
 8007254:	080072bd 	.word	0x080072bd
 8007258:	08007239 	.word	0x08007239
 800725c:	08007239 	.word	0x08007239
 8007260:	08007239 	.word	0x08007239
 8007264:	08007239 	.word	0x08007239
 8007268:	080072bd 	.word	0x080072bd
 800726c:	08007239 	.word	0x08007239
 8007270:	08007239 	.word	0x08007239
 8007274:	08007239 	.word	0x08007239
 8007278:	08007239 	.word	0x08007239
 800727c:	080073bf 	.word	0x080073bf
 8007280:	080072e7 	.word	0x080072e7
 8007284:	08007379 	.word	0x08007379
 8007288:	08007239 	.word	0x08007239
 800728c:	08007239 	.word	0x08007239
 8007290:	080073e1 	.word	0x080073e1
 8007294:	08007239 	.word	0x08007239
 8007298:	080072e7 	.word	0x080072e7
 800729c:	08007239 	.word	0x08007239
 80072a0:	08007239 	.word	0x08007239
 80072a4:	08007381 	.word	0x08007381
 80072a8:	6833      	ldr	r3, [r6, #0]
 80072aa:	1d1a      	adds	r2, r3, #4
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	6032      	str	r2, [r6, #0]
 80072b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80072b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80072b8:	2301      	movs	r3, #1
 80072ba:	e09e      	b.n	80073fa <_printf_i+0x1ea>
 80072bc:	6833      	ldr	r3, [r6, #0]
 80072be:	6820      	ldr	r0, [r4, #0]
 80072c0:	1d19      	adds	r1, r3, #4
 80072c2:	6031      	str	r1, [r6, #0]
 80072c4:	0606      	lsls	r6, r0, #24
 80072c6:	d501      	bpl.n	80072cc <_printf_i+0xbc>
 80072c8:	681d      	ldr	r5, [r3, #0]
 80072ca:	e003      	b.n	80072d4 <_printf_i+0xc4>
 80072cc:	0645      	lsls	r5, r0, #25
 80072ce:	d5fb      	bpl.n	80072c8 <_printf_i+0xb8>
 80072d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80072d4:	2d00      	cmp	r5, #0
 80072d6:	da03      	bge.n	80072e0 <_printf_i+0xd0>
 80072d8:	232d      	movs	r3, #45	@ 0x2d
 80072da:	426d      	negs	r5, r5
 80072dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072e0:	230a      	movs	r3, #10
 80072e2:	4859      	ldr	r0, [pc, #356]	@ (8007448 <_printf_i+0x238>)
 80072e4:	e011      	b.n	800730a <_printf_i+0xfa>
 80072e6:	6821      	ldr	r1, [r4, #0]
 80072e8:	6833      	ldr	r3, [r6, #0]
 80072ea:	0608      	lsls	r0, r1, #24
 80072ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80072f0:	d402      	bmi.n	80072f8 <_printf_i+0xe8>
 80072f2:	0649      	lsls	r1, r1, #25
 80072f4:	bf48      	it	mi
 80072f6:	b2ad      	uxthmi	r5, r5
 80072f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80072fa:	6033      	str	r3, [r6, #0]
 80072fc:	bf14      	ite	ne
 80072fe:	230a      	movne	r3, #10
 8007300:	2308      	moveq	r3, #8
 8007302:	4851      	ldr	r0, [pc, #324]	@ (8007448 <_printf_i+0x238>)
 8007304:	2100      	movs	r1, #0
 8007306:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800730a:	6866      	ldr	r6, [r4, #4]
 800730c:	2e00      	cmp	r6, #0
 800730e:	bfa8      	it	ge
 8007310:	6821      	ldrge	r1, [r4, #0]
 8007312:	60a6      	str	r6, [r4, #8]
 8007314:	bfa4      	itt	ge
 8007316:	f021 0104 	bicge.w	r1, r1, #4
 800731a:	6021      	strge	r1, [r4, #0]
 800731c:	b90d      	cbnz	r5, 8007322 <_printf_i+0x112>
 800731e:	2e00      	cmp	r6, #0
 8007320:	d04b      	beq.n	80073ba <_printf_i+0x1aa>
 8007322:	4616      	mov	r6, r2
 8007324:	fbb5 f1f3 	udiv	r1, r5, r3
 8007328:	fb03 5711 	mls	r7, r3, r1, r5
 800732c:	5dc7      	ldrb	r7, [r0, r7]
 800732e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007332:	462f      	mov	r7, r5
 8007334:	42bb      	cmp	r3, r7
 8007336:	460d      	mov	r5, r1
 8007338:	d9f4      	bls.n	8007324 <_printf_i+0x114>
 800733a:	2b08      	cmp	r3, #8
 800733c:	d10b      	bne.n	8007356 <_printf_i+0x146>
 800733e:	6823      	ldr	r3, [r4, #0]
 8007340:	07df      	lsls	r7, r3, #31
 8007342:	d508      	bpl.n	8007356 <_printf_i+0x146>
 8007344:	6923      	ldr	r3, [r4, #16]
 8007346:	6861      	ldr	r1, [r4, #4]
 8007348:	4299      	cmp	r1, r3
 800734a:	bfde      	ittt	le
 800734c:	2330      	movle	r3, #48	@ 0x30
 800734e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007352:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007356:	1b92      	subs	r2, r2, r6
 8007358:	6122      	str	r2, [r4, #16]
 800735a:	464b      	mov	r3, r9
 800735c:	4621      	mov	r1, r4
 800735e:	4640      	mov	r0, r8
 8007360:	f8cd a000 	str.w	sl, [sp]
 8007364:	aa03      	add	r2, sp, #12
 8007366:	f7ff fee1 	bl	800712c <_printf_common>
 800736a:	3001      	adds	r0, #1
 800736c:	d14a      	bne.n	8007404 <_printf_i+0x1f4>
 800736e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007372:	b004      	add	sp, #16
 8007374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007378:	6823      	ldr	r3, [r4, #0]
 800737a:	f043 0320 	orr.w	r3, r3, #32
 800737e:	6023      	str	r3, [r4, #0]
 8007380:	2778      	movs	r7, #120	@ 0x78
 8007382:	4832      	ldr	r0, [pc, #200]	@ (800744c <_printf_i+0x23c>)
 8007384:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007388:	6823      	ldr	r3, [r4, #0]
 800738a:	6831      	ldr	r1, [r6, #0]
 800738c:	061f      	lsls	r7, r3, #24
 800738e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007392:	d402      	bmi.n	800739a <_printf_i+0x18a>
 8007394:	065f      	lsls	r7, r3, #25
 8007396:	bf48      	it	mi
 8007398:	b2ad      	uxthmi	r5, r5
 800739a:	6031      	str	r1, [r6, #0]
 800739c:	07d9      	lsls	r1, r3, #31
 800739e:	bf44      	itt	mi
 80073a0:	f043 0320 	orrmi.w	r3, r3, #32
 80073a4:	6023      	strmi	r3, [r4, #0]
 80073a6:	b11d      	cbz	r5, 80073b0 <_printf_i+0x1a0>
 80073a8:	2310      	movs	r3, #16
 80073aa:	e7ab      	b.n	8007304 <_printf_i+0xf4>
 80073ac:	4826      	ldr	r0, [pc, #152]	@ (8007448 <_printf_i+0x238>)
 80073ae:	e7e9      	b.n	8007384 <_printf_i+0x174>
 80073b0:	6823      	ldr	r3, [r4, #0]
 80073b2:	f023 0320 	bic.w	r3, r3, #32
 80073b6:	6023      	str	r3, [r4, #0]
 80073b8:	e7f6      	b.n	80073a8 <_printf_i+0x198>
 80073ba:	4616      	mov	r6, r2
 80073bc:	e7bd      	b.n	800733a <_printf_i+0x12a>
 80073be:	6833      	ldr	r3, [r6, #0]
 80073c0:	6825      	ldr	r5, [r4, #0]
 80073c2:	1d18      	adds	r0, r3, #4
 80073c4:	6961      	ldr	r1, [r4, #20]
 80073c6:	6030      	str	r0, [r6, #0]
 80073c8:	062e      	lsls	r6, r5, #24
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	d501      	bpl.n	80073d2 <_printf_i+0x1c2>
 80073ce:	6019      	str	r1, [r3, #0]
 80073d0:	e002      	b.n	80073d8 <_printf_i+0x1c8>
 80073d2:	0668      	lsls	r0, r5, #25
 80073d4:	d5fb      	bpl.n	80073ce <_printf_i+0x1be>
 80073d6:	8019      	strh	r1, [r3, #0]
 80073d8:	2300      	movs	r3, #0
 80073da:	4616      	mov	r6, r2
 80073dc:	6123      	str	r3, [r4, #16]
 80073de:	e7bc      	b.n	800735a <_printf_i+0x14a>
 80073e0:	6833      	ldr	r3, [r6, #0]
 80073e2:	2100      	movs	r1, #0
 80073e4:	1d1a      	adds	r2, r3, #4
 80073e6:	6032      	str	r2, [r6, #0]
 80073e8:	681e      	ldr	r6, [r3, #0]
 80073ea:	6862      	ldr	r2, [r4, #4]
 80073ec:	4630      	mov	r0, r6
 80073ee:	f001 fa1e 	bl	800882e <memchr>
 80073f2:	b108      	cbz	r0, 80073f8 <_printf_i+0x1e8>
 80073f4:	1b80      	subs	r0, r0, r6
 80073f6:	6060      	str	r0, [r4, #4]
 80073f8:	6863      	ldr	r3, [r4, #4]
 80073fa:	6123      	str	r3, [r4, #16]
 80073fc:	2300      	movs	r3, #0
 80073fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007402:	e7aa      	b.n	800735a <_printf_i+0x14a>
 8007404:	4632      	mov	r2, r6
 8007406:	4649      	mov	r1, r9
 8007408:	4640      	mov	r0, r8
 800740a:	6923      	ldr	r3, [r4, #16]
 800740c:	47d0      	blx	sl
 800740e:	3001      	adds	r0, #1
 8007410:	d0ad      	beq.n	800736e <_printf_i+0x15e>
 8007412:	6823      	ldr	r3, [r4, #0]
 8007414:	079b      	lsls	r3, r3, #30
 8007416:	d413      	bmi.n	8007440 <_printf_i+0x230>
 8007418:	68e0      	ldr	r0, [r4, #12]
 800741a:	9b03      	ldr	r3, [sp, #12]
 800741c:	4298      	cmp	r0, r3
 800741e:	bfb8      	it	lt
 8007420:	4618      	movlt	r0, r3
 8007422:	e7a6      	b.n	8007372 <_printf_i+0x162>
 8007424:	2301      	movs	r3, #1
 8007426:	4632      	mov	r2, r6
 8007428:	4649      	mov	r1, r9
 800742a:	4640      	mov	r0, r8
 800742c:	47d0      	blx	sl
 800742e:	3001      	adds	r0, #1
 8007430:	d09d      	beq.n	800736e <_printf_i+0x15e>
 8007432:	3501      	adds	r5, #1
 8007434:	68e3      	ldr	r3, [r4, #12]
 8007436:	9903      	ldr	r1, [sp, #12]
 8007438:	1a5b      	subs	r3, r3, r1
 800743a:	42ab      	cmp	r3, r5
 800743c:	dcf2      	bgt.n	8007424 <_printf_i+0x214>
 800743e:	e7eb      	b.n	8007418 <_printf_i+0x208>
 8007440:	2500      	movs	r5, #0
 8007442:	f104 0619 	add.w	r6, r4, #25
 8007446:	e7f5      	b.n	8007434 <_printf_i+0x224>
 8007448:	0800b394 	.word	0x0800b394
 800744c:	0800b3a5 	.word	0x0800b3a5

08007450 <_scanf_float>:
 8007450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007454:	b087      	sub	sp, #28
 8007456:	9303      	str	r3, [sp, #12]
 8007458:	688b      	ldr	r3, [r1, #8]
 800745a:	4617      	mov	r7, r2
 800745c:	1e5a      	subs	r2, r3, #1
 800745e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007462:	bf82      	ittt	hi
 8007464:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007468:	eb03 0b05 	addhi.w	fp, r3, r5
 800746c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007470:	460a      	mov	r2, r1
 8007472:	f04f 0500 	mov.w	r5, #0
 8007476:	bf88      	it	hi
 8007478:	608b      	strhi	r3, [r1, #8]
 800747a:	680b      	ldr	r3, [r1, #0]
 800747c:	4680      	mov	r8, r0
 800747e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007482:	f842 3b1c 	str.w	r3, [r2], #28
 8007486:	460c      	mov	r4, r1
 8007488:	bf98      	it	ls
 800748a:	f04f 0b00 	movls.w	fp, #0
 800748e:	4616      	mov	r6, r2
 8007490:	46aa      	mov	sl, r5
 8007492:	46a9      	mov	r9, r5
 8007494:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007498:	9201      	str	r2, [sp, #4]
 800749a:	9502      	str	r5, [sp, #8]
 800749c:	68a2      	ldr	r2, [r4, #8]
 800749e:	b152      	cbz	r2, 80074b6 <_scanf_float+0x66>
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	781b      	ldrb	r3, [r3, #0]
 80074a4:	2b4e      	cmp	r3, #78	@ 0x4e
 80074a6:	d865      	bhi.n	8007574 <_scanf_float+0x124>
 80074a8:	2b40      	cmp	r3, #64	@ 0x40
 80074aa:	d83d      	bhi.n	8007528 <_scanf_float+0xd8>
 80074ac:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80074b0:	b2c8      	uxtb	r0, r1
 80074b2:	280e      	cmp	r0, #14
 80074b4:	d93b      	bls.n	800752e <_scanf_float+0xde>
 80074b6:	f1b9 0f00 	cmp.w	r9, #0
 80074ba:	d003      	beq.n	80074c4 <_scanf_float+0x74>
 80074bc:	6823      	ldr	r3, [r4, #0]
 80074be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074c2:	6023      	str	r3, [r4, #0]
 80074c4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80074c8:	f1ba 0f01 	cmp.w	sl, #1
 80074cc:	f200 8118 	bhi.w	8007700 <_scanf_float+0x2b0>
 80074d0:	9b01      	ldr	r3, [sp, #4]
 80074d2:	429e      	cmp	r6, r3
 80074d4:	f200 8109 	bhi.w	80076ea <_scanf_float+0x29a>
 80074d8:	2001      	movs	r0, #1
 80074da:	b007      	add	sp, #28
 80074dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074e0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80074e4:	2a0d      	cmp	r2, #13
 80074e6:	d8e6      	bhi.n	80074b6 <_scanf_float+0x66>
 80074e8:	a101      	add	r1, pc, #4	@ (adr r1, 80074f0 <_scanf_float+0xa0>)
 80074ea:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80074ee:	bf00      	nop
 80074f0:	08007637 	.word	0x08007637
 80074f4:	080074b7 	.word	0x080074b7
 80074f8:	080074b7 	.word	0x080074b7
 80074fc:	080074b7 	.word	0x080074b7
 8007500:	08007697 	.word	0x08007697
 8007504:	0800766f 	.word	0x0800766f
 8007508:	080074b7 	.word	0x080074b7
 800750c:	080074b7 	.word	0x080074b7
 8007510:	08007645 	.word	0x08007645
 8007514:	080074b7 	.word	0x080074b7
 8007518:	080074b7 	.word	0x080074b7
 800751c:	080074b7 	.word	0x080074b7
 8007520:	080074b7 	.word	0x080074b7
 8007524:	080075fd 	.word	0x080075fd
 8007528:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800752c:	e7da      	b.n	80074e4 <_scanf_float+0x94>
 800752e:	290e      	cmp	r1, #14
 8007530:	d8c1      	bhi.n	80074b6 <_scanf_float+0x66>
 8007532:	a001      	add	r0, pc, #4	@ (adr r0, 8007538 <_scanf_float+0xe8>)
 8007534:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007538:	080075ed 	.word	0x080075ed
 800753c:	080074b7 	.word	0x080074b7
 8007540:	080075ed 	.word	0x080075ed
 8007544:	08007683 	.word	0x08007683
 8007548:	080074b7 	.word	0x080074b7
 800754c:	08007595 	.word	0x08007595
 8007550:	080075d3 	.word	0x080075d3
 8007554:	080075d3 	.word	0x080075d3
 8007558:	080075d3 	.word	0x080075d3
 800755c:	080075d3 	.word	0x080075d3
 8007560:	080075d3 	.word	0x080075d3
 8007564:	080075d3 	.word	0x080075d3
 8007568:	080075d3 	.word	0x080075d3
 800756c:	080075d3 	.word	0x080075d3
 8007570:	080075d3 	.word	0x080075d3
 8007574:	2b6e      	cmp	r3, #110	@ 0x6e
 8007576:	d809      	bhi.n	800758c <_scanf_float+0x13c>
 8007578:	2b60      	cmp	r3, #96	@ 0x60
 800757a:	d8b1      	bhi.n	80074e0 <_scanf_float+0x90>
 800757c:	2b54      	cmp	r3, #84	@ 0x54
 800757e:	d07b      	beq.n	8007678 <_scanf_float+0x228>
 8007580:	2b59      	cmp	r3, #89	@ 0x59
 8007582:	d198      	bne.n	80074b6 <_scanf_float+0x66>
 8007584:	2d07      	cmp	r5, #7
 8007586:	d196      	bne.n	80074b6 <_scanf_float+0x66>
 8007588:	2508      	movs	r5, #8
 800758a:	e02c      	b.n	80075e6 <_scanf_float+0x196>
 800758c:	2b74      	cmp	r3, #116	@ 0x74
 800758e:	d073      	beq.n	8007678 <_scanf_float+0x228>
 8007590:	2b79      	cmp	r3, #121	@ 0x79
 8007592:	e7f6      	b.n	8007582 <_scanf_float+0x132>
 8007594:	6821      	ldr	r1, [r4, #0]
 8007596:	05c8      	lsls	r0, r1, #23
 8007598:	d51b      	bpl.n	80075d2 <_scanf_float+0x182>
 800759a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800759e:	6021      	str	r1, [r4, #0]
 80075a0:	f109 0901 	add.w	r9, r9, #1
 80075a4:	f1bb 0f00 	cmp.w	fp, #0
 80075a8:	d003      	beq.n	80075b2 <_scanf_float+0x162>
 80075aa:	3201      	adds	r2, #1
 80075ac:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80075b0:	60a2      	str	r2, [r4, #8]
 80075b2:	68a3      	ldr	r3, [r4, #8]
 80075b4:	3b01      	subs	r3, #1
 80075b6:	60a3      	str	r3, [r4, #8]
 80075b8:	6923      	ldr	r3, [r4, #16]
 80075ba:	3301      	adds	r3, #1
 80075bc:	6123      	str	r3, [r4, #16]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	3b01      	subs	r3, #1
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	607b      	str	r3, [r7, #4]
 80075c6:	f340 8087 	ble.w	80076d8 <_scanf_float+0x288>
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	3301      	adds	r3, #1
 80075ce:	603b      	str	r3, [r7, #0]
 80075d0:	e764      	b.n	800749c <_scanf_float+0x4c>
 80075d2:	eb1a 0105 	adds.w	r1, sl, r5
 80075d6:	f47f af6e 	bne.w	80074b6 <_scanf_float+0x66>
 80075da:	460d      	mov	r5, r1
 80075dc:	468a      	mov	sl, r1
 80075de:	6822      	ldr	r2, [r4, #0]
 80075e0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80075e4:	6022      	str	r2, [r4, #0]
 80075e6:	f806 3b01 	strb.w	r3, [r6], #1
 80075ea:	e7e2      	b.n	80075b2 <_scanf_float+0x162>
 80075ec:	6822      	ldr	r2, [r4, #0]
 80075ee:	0610      	lsls	r0, r2, #24
 80075f0:	f57f af61 	bpl.w	80074b6 <_scanf_float+0x66>
 80075f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80075f8:	6022      	str	r2, [r4, #0]
 80075fa:	e7f4      	b.n	80075e6 <_scanf_float+0x196>
 80075fc:	f1ba 0f00 	cmp.w	sl, #0
 8007600:	d10e      	bne.n	8007620 <_scanf_float+0x1d0>
 8007602:	f1b9 0f00 	cmp.w	r9, #0
 8007606:	d10e      	bne.n	8007626 <_scanf_float+0x1d6>
 8007608:	6822      	ldr	r2, [r4, #0]
 800760a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800760e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007612:	d108      	bne.n	8007626 <_scanf_float+0x1d6>
 8007614:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007618:	f04f 0a01 	mov.w	sl, #1
 800761c:	6022      	str	r2, [r4, #0]
 800761e:	e7e2      	b.n	80075e6 <_scanf_float+0x196>
 8007620:	f1ba 0f02 	cmp.w	sl, #2
 8007624:	d055      	beq.n	80076d2 <_scanf_float+0x282>
 8007626:	2d01      	cmp	r5, #1
 8007628:	d002      	beq.n	8007630 <_scanf_float+0x1e0>
 800762a:	2d04      	cmp	r5, #4
 800762c:	f47f af43 	bne.w	80074b6 <_scanf_float+0x66>
 8007630:	3501      	adds	r5, #1
 8007632:	b2ed      	uxtb	r5, r5
 8007634:	e7d7      	b.n	80075e6 <_scanf_float+0x196>
 8007636:	f1ba 0f01 	cmp.w	sl, #1
 800763a:	f47f af3c 	bne.w	80074b6 <_scanf_float+0x66>
 800763e:	f04f 0a02 	mov.w	sl, #2
 8007642:	e7d0      	b.n	80075e6 <_scanf_float+0x196>
 8007644:	b97d      	cbnz	r5, 8007666 <_scanf_float+0x216>
 8007646:	f1b9 0f00 	cmp.w	r9, #0
 800764a:	f47f af37 	bne.w	80074bc <_scanf_float+0x6c>
 800764e:	6822      	ldr	r2, [r4, #0]
 8007650:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007654:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007658:	f040 8103 	bne.w	8007862 <_scanf_float+0x412>
 800765c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007660:	2501      	movs	r5, #1
 8007662:	6022      	str	r2, [r4, #0]
 8007664:	e7bf      	b.n	80075e6 <_scanf_float+0x196>
 8007666:	2d03      	cmp	r5, #3
 8007668:	d0e2      	beq.n	8007630 <_scanf_float+0x1e0>
 800766a:	2d05      	cmp	r5, #5
 800766c:	e7de      	b.n	800762c <_scanf_float+0x1dc>
 800766e:	2d02      	cmp	r5, #2
 8007670:	f47f af21 	bne.w	80074b6 <_scanf_float+0x66>
 8007674:	2503      	movs	r5, #3
 8007676:	e7b6      	b.n	80075e6 <_scanf_float+0x196>
 8007678:	2d06      	cmp	r5, #6
 800767a:	f47f af1c 	bne.w	80074b6 <_scanf_float+0x66>
 800767e:	2507      	movs	r5, #7
 8007680:	e7b1      	b.n	80075e6 <_scanf_float+0x196>
 8007682:	6822      	ldr	r2, [r4, #0]
 8007684:	0591      	lsls	r1, r2, #22
 8007686:	f57f af16 	bpl.w	80074b6 <_scanf_float+0x66>
 800768a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800768e:	6022      	str	r2, [r4, #0]
 8007690:	f8cd 9008 	str.w	r9, [sp, #8]
 8007694:	e7a7      	b.n	80075e6 <_scanf_float+0x196>
 8007696:	6822      	ldr	r2, [r4, #0]
 8007698:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800769c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80076a0:	d006      	beq.n	80076b0 <_scanf_float+0x260>
 80076a2:	0550      	lsls	r0, r2, #21
 80076a4:	f57f af07 	bpl.w	80074b6 <_scanf_float+0x66>
 80076a8:	f1b9 0f00 	cmp.w	r9, #0
 80076ac:	f000 80d9 	beq.w	8007862 <_scanf_float+0x412>
 80076b0:	0591      	lsls	r1, r2, #22
 80076b2:	bf58      	it	pl
 80076b4:	9902      	ldrpl	r1, [sp, #8]
 80076b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80076ba:	bf58      	it	pl
 80076bc:	eba9 0101 	subpl.w	r1, r9, r1
 80076c0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80076c4:	f04f 0900 	mov.w	r9, #0
 80076c8:	bf58      	it	pl
 80076ca:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80076ce:	6022      	str	r2, [r4, #0]
 80076d0:	e789      	b.n	80075e6 <_scanf_float+0x196>
 80076d2:	f04f 0a03 	mov.w	sl, #3
 80076d6:	e786      	b.n	80075e6 <_scanf_float+0x196>
 80076d8:	4639      	mov	r1, r7
 80076da:	4640      	mov	r0, r8
 80076dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80076e0:	4798      	blx	r3
 80076e2:	2800      	cmp	r0, #0
 80076e4:	f43f aeda 	beq.w	800749c <_scanf_float+0x4c>
 80076e8:	e6e5      	b.n	80074b6 <_scanf_float+0x66>
 80076ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076ee:	463a      	mov	r2, r7
 80076f0:	4640      	mov	r0, r8
 80076f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076f6:	4798      	blx	r3
 80076f8:	6923      	ldr	r3, [r4, #16]
 80076fa:	3b01      	subs	r3, #1
 80076fc:	6123      	str	r3, [r4, #16]
 80076fe:	e6e7      	b.n	80074d0 <_scanf_float+0x80>
 8007700:	1e6b      	subs	r3, r5, #1
 8007702:	2b06      	cmp	r3, #6
 8007704:	d824      	bhi.n	8007750 <_scanf_float+0x300>
 8007706:	2d02      	cmp	r5, #2
 8007708:	d836      	bhi.n	8007778 <_scanf_float+0x328>
 800770a:	9b01      	ldr	r3, [sp, #4]
 800770c:	429e      	cmp	r6, r3
 800770e:	f67f aee3 	bls.w	80074d8 <_scanf_float+0x88>
 8007712:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007716:	463a      	mov	r2, r7
 8007718:	4640      	mov	r0, r8
 800771a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800771e:	4798      	blx	r3
 8007720:	6923      	ldr	r3, [r4, #16]
 8007722:	3b01      	subs	r3, #1
 8007724:	6123      	str	r3, [r4, #16]
 8007726:	e7f0      	b.n	800770a <_scanf_float+0x2ba>
 8007728:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800772c:	463a      	mov	r2, r7
 800772e:	4640      	mov	r0, r8
 8007730:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007734:	4798      	blx	r3
 8007736:	6923      	ldr	r3, [r4, #16]
 8007738:	3b01      	subs	r3, #1
 800773a:	6123      	str	r3, [r4, #16]
 800773c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007740:	fa5f fa8a 	uxtb.w	sl, sl
 8007744:	f1ba 0f02 	cmp.w	sl, #2
 8007748:	d1ee      	bne.n	8007728 <_scanf_float+0x2d8>
 800774a:	3d03      	subs	r5, #3
 800774c:	b2ed      	uxtb	r5, r5
 800774e:	1b76      	subs	r6, r6, r5
 8007750:	6823      	ldr	r3, [r4, #0]
 8007752:	05da      	lsls	r2, r3, #23
 8007754:	d530      	bpl.n	80077b8 <_scanf_float+0x368>
 8007756:	055b      	lsls	r3, r3, #21
 8007758:	d511      	bpl.n	800777e <_scanf_float+0x32e>
 800775a:	9b01      	ldr	r3, [sp, #4]
 800775c:	429e      	cmp	r6, r3
 800775e:	f67f aebb 	bls.w	80074d8 <_scanf_float+0x88>
 8007762:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007766:	463a      	mov	r2, r7
 8007768:	4640      	mov	r0, r8
 800776a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800776e:	4798      	blx	r3
 8007770:	6923      	ldr	r3, [r4, #16]
 8007772:	3b01      	subs	r3, #1
 8007774:	6123      	str	r3, [r4, #16]
 8007776:	e7f0      	b.n	800775a <_scanf_float+0x30a>
 8007778:	46aa      	mov	sl, r5
 800777a:	46b3      	mov	fp, r6
 800777c:	e7de      	b.n	800773c <_scanf_float+0x2ec>
 800777e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007782:	6923      	ldr	r3, [r4, #16]
 8007784:	2965      	cmp	r1, #101	@ 0x65
 8007786:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800778a:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800778e:	6123      	str	r3, [r4, #16]
 8007790:	d00c      	beq.n	80077ac <_scanf_float+0x35c>
 8007792:	2945      	cmp	r1, #69	@ 0x45
 8007794:	d00a      	beq.n	80077ac <_scanf_float+0x35c>
 8007796:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800779a:	463a      	mov	r2, r7
 800779c:	4640      	mov	r0, r8
 800779e:	4798      	blx	r3
 80077a0:	6923      	ldr	r3, [r4, #16]
 80077a2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80077a6:	3b01      	subs	r3, #1
 80077a8:	1eb5      	subs	r5, r6, #2
 80077aa:	6123      	str	r3, [r4, #16]
 80077ac:	463a      	mov	r2, r7
 80077ae:	4640      	mov	r0, r8
 80077b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80077b4:	4798      	blx	r3
 80077b6:	462e      	mov	r6, r5
 80077b8:	6822      	ldr	r2, [r4, #0]
 80077ba:	f012 0210 	ands.w	r2, r2, #16
 80077be:	d001      	beq.n	80077c4 <_scanf_float+0x374>
 80077c0:	2000      	movs	r0, #0
 80077c2:	e68a      	b.n	80074da <_scanf_float+0x8a>
 80077c4:	7032      	strb	r2, [r6, #0]
 80077c6:	6823      	ldr	r3, [r4, #0]
 80077c8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80077cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077d0:	d11c      	bne.n	800780c <_scanf_float+0x3bc>
 80077d2:	9b02      	ldr	r3, [sp, #8]
 80077d4:	454b      	cmp	r3, r9
 80077d6:	eba3 0209 	sub.w	r2, r3, r9
 80077da:	d123      	bne.n	8007824 <_scanf_float+0x3d4>
 80077dc:	2200      	movs	r2, #0
 80077de:	4640      	mov	r0, r8
 80077e0:	9901      	ldr	r1, [sp, #4]
 80077e2:	f000 ff39 	bl	8008658 <_strtod_r>
 80077e6:	9b03      	ldr	r3, [sp, #12]
 80077e8:	6825      	ldr	r5, [r4, #0]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f015 0f02 	tst.w	r5, #2
 80077f0:	4606      	mov	r6, r0
 80077f2:	460f      	mov	r7, r1
 80077f4:	f103 0204 	add.w	r2, r3, #4
 80077f8:	d01f      	beq.n	800783a <_scanf_float+0x3ea>
 80077fa:	9903      	ldr	r1, [sp, #12]
 80077fc:	600a      	str	r2, [r1, #0]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	e9c3 6700 	strd	r6, r7, [r3]
 8007804:	68e3      	ldr	r3, [r4, #12]
 8007806:	3301      	adds	r3, #1
 8007808:	60e3      	str	r3, [r4, #12]
 800780a:	e7d9      	b.n	80077c0 <_scanf_float+0x370>
 800780c:	9b04      	ldr	r3, [sp, #16]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d0e4      	beq.n	80077dc <_scanf_float+0x38c>
 8007812:	9905      	ldr	r1, [sp, #20]
 8007814:	230a      	movs	r3, #10
 8007816:	4640      	mov	r0, r8
 8007818:	3101      	adds	r1, #1
 800781a:	f000 ff9d 	bl	8008758 <_strtol_r>
 800781e:	9b04      	ldr	r3, [sp, #16]
 8007820:	9e05      	ldr	r6, [sp, #20]
 8007822:	1ac2      	subs	r2, r0, r3
 8007824:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007828:	429e      	cmp	r6, r3
 800782a:	bf28      	it	cs
 800782c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007830:	4630      	mov	r0, r6
 8007832:	490d      	ldr	r1, [pc, #52]	@ (8007868 <_scanf_float+0x418>)
 8007834:	f000 f850 	bl	80078d8 <siprintf>
 8007838:	e7d0      	b.n	80077dc <_scanf_float+0x38c>
 800783a:	076d      	lsls	r5, r5, #29
 800783c:	d4dd      	bmi.n	80077fa <_scanf_float+0x3aa>
 800783e:	9d03      	ldr	r5, [sp, #12]
 8007840:	602a      	str	r2, [r5, #0]
 8007842:	681d      	ldr	r5, [r3, #0]
 8007844:	4602      	mov	r2, r0
 8007846:	460b      	mov	r3, r1
 8007848:	f7f9 f8e0 	bl	8000a0c <__aeabi_dcmpun>
 800784c:	b120      	cbz	r0, 8007858 <_scanf_float+0x408>
 800784e:	4807      	ldr	r0, [pc, #28]	@ (800786c <_scanf_float+0x41c>)
 8007850:	f001 f810 	bl	8008874 <nanf>
 8007854:	6028      	str	r0, [r5, #0]
 8007856:	e7d5      	b.n	8007804 <_scanf_float+0x3b4>
 8007858:	4630      	mov	r0, r6
 800785a:	4639      	mov	r1, r7
 800785c:	f7f9 f934 	bl	8000ac8 <__aeabi_d2f>
 8007860:	e7f8      	b.n	8007854 <_scanf_float+0x404>
 8007862:	f04f 0900 	mov.w	r9, #0
 8007866:	e62d      	b.n	80074c4 <_scanf_float+0x74>
 8007868:	0800b3b6 	.word	0x0800b3b6
 800786c:	0800b7ab 	.word	0x0800b7ab

08007870 <sniprintf>:
 8007870:	b40c      	push	{r2, r3}
 8007872:	b530      	push	{r4, r5, lr}
 8007874:	4b17      	ldr	r3, [pc, #92]	@ (80078d4 <sniprintf+0x64>)
 8007876:	1e0c      	subs	r4, r1, #0
 8007878:	681d      	ldr	r5, [r3, #0]
 800787a:	b09d      	sub	sp, #116	@ 0x74
 800787c:	da08      	bge.n	8007890 <sniprintf+0x20>
 800787e:	238b      	movs	r3, #139	@ 0x8b
 8007880:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007884:	602b      	str	r3, [r5, #0]
 8007886:	b01d      	add	sp, #116	@ 0x74
 8007888:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800788c:	b002      	add	sp, #8
 800788e:	4770      	bx	lr
 8007890:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007894:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007898:	bf0c      	ite	eq
 800789a:	4623      	moveq	r3, r4
 800789c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80078a0:	9304      	str	r3, [sp, #16]
 80078a2:	9307      	str	r3, [sp, #28]
 80078a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80078a8:	9002      	str	r0, [sp, #8]
 80078aa:	9006      	str	r0, [sp, #24]
 80078ac:	f8ad 3016 	strh.w	r3, [sp, #22]
 80078b0:	4628      	mov	r0, r5
 80078b2:	ab21      	add	r3, sp, #132	@ 0x84
 80078b4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80078b6:	a902      	add	r1, sp, #8
 80078b8:	9301      	str	r3, [sp, #4]
 80078ba:	f002 f9c5 	bl	8009c48 <_svfiprintf_r>
 80078be:	1c43      	adds	r3, r0, #1
 80078c0:	bfbc      	itt	lt
 80078c2:	238b      	movlt	r3, #139	@ 0x8b
 80078c4:	602b      	strlt	r3, [r5, #0]
 80078c6:	2c00      	cmp	r4, #0
 80078c8:	d0dd      	beq.n	8007886 <sniprintf+0x16>
 80078ca:	2200      	movs	r2, #0
 80078cc:	9b02      	ldr	r3, [sp, #8]
 80078ce:	701a      	strb	r2, [r3, #0]
 80078d0:	e7d9      	b.n	8007886 <sniprintf+0x16>
 80078d2:	bf00      	nop
 80078d4:	200001a0 	.word	0x200001a0

080078d8 <siprintf>:
 80078d8:	b40e      	push	{r1, r2, r3}
 80078da:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80078de:	b500      	push	{lr}
 80078e0:	b09c      	sub	sp, #112	@ 0x70
 80078e2:	ab1d      	add	r3, sp, #116	@ 0x74
 80078e4:	9002      	str	r0, [sp, #8]
 80078e6:	9006      	str	r0, [sp, #24]
 80078e8:	9107      	str	r1, [sp, #28]
 80078ea:	9104      	str	r1, [sp, #16]
 80078ec:	4808      	ldr	r0, [pc, #32]	@ (8007910 <siprintf+0x38>)
 80078ee:	4909      	ldr	r1, [pc, #36]	@ (8007914 <siprintf+0x3c>)
 80078f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80078f4:	9105      	str	r1, [sp, #20]
 80078f6:	6800      	ldr	r0, [r0, #0]
 80078f8:	a902      	add	r1, sp, #8
 80078fa:	9301      	str	r3, [sp, #4]
 80078fc:	f002 f9a4 	bl	8009c48 <_svfiprintf_r>
 8007900:	2200      	movs	r2, #0
 8007902:	9b02      	ldr	r3, [sp, #8]
 8007904:	701a      	strb	r2, [r3, #0]
 8007906:	b01c      	add	sp, #112	@ 0x70
 8007908:	f85d eb04 	ldr.w	lr, [sp], #4
 800790c:	b003      	add	sp, #12
 800790e:	4770      	bx	lr
 8007910:	200001a0 	.word	0x200001a0
 8007914:	ffff0208 	.word	0xffff0208

08007918 <std>:
 8007918:	2300      	movs	r3, #0
 800791a:	b510      	push	{r4, lr}
 800791c:	4604      	mov	r4, r0
 800791e:	e9c0 3300 	strd	r3, r3, [r0]
 8007922:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007926:	6083      	str	r3, [r0, #8]
 8007928:	8181      	strh	r1, [r0, #12]
 800792a:	6643      	str	r3, [r0, #100]	@ 0x64
 800792c:	81c2      	strh	r2, [r0, #14]
 800792e:	6183      	str	r3, [r0, #24]
 8007930:	4619      	mov	r1, r3
 8007932:	2208      	movs	r2, #8
 8007934:	305c      	adds	r0, #92	@ 0x5c
 8007936:	f000 ff41 	bl	80087bc <memset>
 800793a:	4b0d      	ldr	r3, [pc, #52]	@ (8007970 <std+0x58>)
 800793c:	6224      	str	r4, [r4, #32]
 800793e:	6263      	str	r3, [r4, #36]	@ 0x24
 8007940:	4b0c      	ldr	r3, [pc, #48]	@ (8007974 <std+0x5c>)
 8007942:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007944:	4b0c      	ldr	r3, [pc, #48]	@ (8007978 <std+0x60>)
 8007946:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007948:	4b0c      	ldr	r3, [pc, #48]	@ (800797c <std+0x64>)
 800794a:	6323      	str	r3, [r4, #48]	@ 0x30
 800794c:	4b0c      	ldr	r3, [pc, #48]	@ (8007980 <std+0x68>)
 800794e:	429c      	cmp	r4, r3
 8007950:	d006      	beq.n	8007960 <std+0x48>
 8007952:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007956:	4294      	cmp	r4, r2
 8007958:	d002      	beq.n	8007960 <std+0x48>
 800795a:	33d0      	adds	r3, #208	@ 0xd0
 800795c:	429c      	cmp	r4, r3
 800795e:	d105      	bne.n	800796c <std+0x54>
 8007960:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007964:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007968:	f000 bf5e 	b.w	8008828 <__retarget_lock_init_recursive>
 800796c:	bd10      	pop	{r4, pc}
 800796e:	bf00      	nop
 8007970:	0800aa6d 	.word	0x0800aa6d
 8007974:	0800aa8f 	.word	0x0800aa8f
 8007978:	0800aac7 	.word	0x0800aac7
 800797c:	0800aaeb 	.word	0x0800aaeb
 8007980:	2000042c 	.word	0x2000042c

08007984 <stdio_exit_handler>:
 8007984:	4a02      	ldr	r2, [pc, #8]	@ (8007990 <stdio_exit_handler+0xc>)
 8007986:	4903      	ldr	r1, [pc, #12]	@ (8007994 <stdio_exit_handler+0x10>)
 8007988:	4803      	ldr	r0, [pc, #12]	@ (8007998 <stdio_exit_handler+0x14>)
 800798a:	f000 bee7 	b.w	800875c <_fwalk_sglue>
 800798e:	bf00      	nop
 8007990:	20000028 	.word	0x20000028
 8007994:	0800a0b9 	.word	0x0800a0b9
 8007998:	200001a4 	.word	0x200001a4

0800799c <cleanup_stdio>:
 800799c:	6841      	ldr	r1, [r0, #4]
 800799e:	4b0c      	ldr	r3, [pc, #48]	@ (80079d0 <cleanup_stdio+0x34>)
 80079a0:	b510      	push	{r4, lr}
 80079a2:	4299      	cmp	r1, r3
 80079a4:	4604      	mov	r4, r0
 80079a6:	d001      	beq.n	80079ac <cleanup_stdio+0x10>
 80079a8:	f002 fb86 	bl	800a0b8 <_fflush_r>
 80079ac:	68a1      	ldr	r1, [r4, #8]
 80079ae:	4b09      	ldr	r3, [pc, #36]	@ (80079d4 <cleanup_stdio+0x38>)
 80079b0:	4299      	cmp	r1, r3
 80079b2:	d002      	beq.n	80079ba <cleanup_stdio+0x1e>
 80079b4:	4620      	mov	r0, r4
 80079b6:	f002 fb7f 	bl	800a0b8 <_fflush_r>
 80079ba:	68e1      	ldr	r1, [r4, #12]
 80079bc:	4b06      	ldr	r3, [pc, #24]	@ (80079d8 <cleanup_stdio+0x3c>)
 80079be:	4299      	cmp	r1, r3
 80079c0:	d004      	beq.n	80079cc <cleanup_stdio+0x30>
 80079c2:	4620      	mov	r0, r4
 80079c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079c8:	f002 bb76 	b.w	800a0b8 <_fflush_r>
 80079cc:	bd10      	pop	{r4, pc}
 80079ce:	bf00      	nop
 80079d0:	2000042c 	.word	0x2000042c
 80079d4:	20000494 	.word	0x20000494
 80079d8:	200004fc 	.word	0x200004fc

080079dc <global_stdio_init.part.0>:
 80079dc:	b510      	push	{r4, lr}
 80079de:	4b0b      	ldr	r3, [pc, #44]	@ (8007a0c <global_stdio_init.part.0+0x30>)
 80079e0:	4c0b      	ldr	r4, [pc, #44]	@ (8007a10 <global_stdio_init.part.0+0x34>)
 80079e2:	4a0c      	ldr	r2, [pc, #48]	@ (8007a14 <global_stdio_init.part.0+0x38>)
 80079e4:	4620      	mov	r0, r4
 80079e6:	601a      	str	r2, [r3, #0]
 80079e8:	2104      	movs	r1, #4
 80079ea:	2200      	movs	r2, #0
 80079ec:	f7ff ff94 	bl	8007918 <std>
 80079f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80079f4:	2201      	movs	r2, #1
 80079f6:	2109      	movs	r1, #9
 80079f8:	f7ff ff8e 	bl	8007918 <std>
 80079fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007a00:	2202      	movs	r2, #2
 8007a02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a06:	2112      	movs	r1, #18
 8007a08:	f7ff bf86 	b.w	8007918 <std>
 8007a0c:	20000564 	.word	0x20000564
 8007a10:	2000042c 	.word	0x2000042c
 8007a14:	08007985 	.word	0x08007985

08007a18 <__sfp_lock_acquire>:
 8007a18:	4801      	ldr	r0, [pc, #4]	@ (8007a20 <__sfp_lock_acquire+0x8>)
 8007a1a:	f000 bf06 	b.w	800882a <__retarget_lock_acquire_recursive>
 8007a1e:	bf00      	nop
 8007a20:	20000569 	.word	0x20000569

08007a24 <__sfp_lock_release>:
 8007a24:	4801      	ldr	r0, [pc, #4]	@ (8007a2c <__sfp_lock_release+0x8>)
 8007a26:	f000 bf01 	b.w	800882c <__retarget_lock_release_recursive>
 8007a2a:	bf00      	nop
 8007a2c:	20000569 	.word	0x20000569

08007a30 <__sinit>:
 8007a30:	b510      	push	{r4, lr}
 8007a32:	4604      	mov	r4, r0
 8007a34:	f7ff fff0 	bl	8007a18 <__sfp_lock_acquire>
 8007a38:	6a23      	ldr	r3, [r4, #32]
 8007a3a:	b11b      	cbz	r3, 8007a44 <__sinit+0x14>
 8007a3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a40:	f7ff bff0 	b.w	8007a24 <__sfp_lock_release>
 8007a44:	4b04      	ldr	r3, [pc, #16]	@ (8007a58 <__sinit+0x28>)
 8007a46:	6223      	str	r3, [r4, #32]
 8007a48:	4b04      	ldr	r3, [pc, #16]	@ (8007a5c <__sinit+0x2c>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d1f5      	bne.n	8007a3c <__sinit+0xc>
 8007a50:	f7ff ffc4 	bl	80079dc <global_stdio_init.part.0>
 8007a54:	e7f2      	b.n	8007a3c <__sinit+0xc>
 8007a56:	bf00      	nop
 8007a58:	0800799d 	.word	0x0800799d
 8007a5c:	20000564 	.word	0x20000564

08007a60 <sulp>:
 8007a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a64:	460f      	mov	r7, r1
 8007a66:	4690      	mov	r8, r2
 8007a68:	f002 fecc 	bl	800a804 <__ulp>
 8007a6c:	4604      	mov	r4, r0
 8007a6e:	460d      	mov	r5, r1
 8007a70:	f1b8 0f00 	cmp.w	r8, #0
 8007a74:	d011      	beq.n	8007a9a <sulp+0x3a>
 8007a76:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007a7a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	dd0b      	ble.n	8007a9a <sulp+0x3a>
 8007a82:	2400      	movs	r4, #0
 8007a84:	051b      	lsls	r3, r3, #20
 8007a86:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007a8a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007a8e:	4622      	mov	r2, r4
 8007a90:	462b      	mov	r3, r5
 8007a92:	f7f8 fd21 	bl	80004d8 <__aeabi_dmul>
 8007a96:	4604      	mov	r4, r0
 8007a98:	460d      	mov	r5, r1
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	4629      	mov	r1, r5
 8007a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007aa2:	0000      	movs	r0, r0
 8007aa4:	0000      	movs	r0, r0
	...

08007aa8 <_strtod_l>:
 8007aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aac:	b09f      	sub	sp, #124	@ 0x7c
 8007aae:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	460c      	mov	r4, r1
 8007ab4:	921a      	str	r2, [sp, #104]	@ 0x68
 8007ab6:	f04f 0a00 	mov.w	sl, #0
 8007aba:	f04f 0b00 	mov.w	fp, #0
 8007abe:	460a      	mov	r2, r1
 8007ac0:	9005      	str	r0, [sp, #20]
 8007ac2:	9219      	str	r2, [sp, #100]	@ 0x64
 8007ac4:	7811      	ldrb	r1, [r2, #0]
 8007ac6:	292b      	cmp	r1, #43	@ 0x2b
 8007ac8:	d048      	beq.n	8007b5c <_strtod_l+0xb4>
 8007aca:	d836      	bhi.n	8007b3a <_strtod_l+0x92>
 8007acc:	290d      	cmp	r1, #13
 8007ace:	d830      	bhi.n	8007b32 <_strtod_l+0x8a>
 8007ad0:	2908      	cmp	r1, #8
 8007ad2:	d830      	bhi.n	8007b36 <_strtod_l+0x8e>
 8007ad4:	2900      	cmp	r1, #0
 8007ad6:	d039      	beq.n	8007b4c <_strtod_l+0xa4>
 8007ad8:	2200      	movs	r2, #0
 8007ada:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007adc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007ade:	782a      	ldrb	r2, [r5, #0]
 8007ae0:	2a30      	cmp	r2, #48	@ 0x30
 8007ae2:	f040 80b1 	bne.w	8007c48 <_strtod_l+0x1a0>
 8007ae6:	786a      	ldrb	r2, [r5, #1]
 8007ae8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007aec:	2a58      	cmp	r2, #88	@ 0x58
 8007aee:	d16c      	bne.n	8007bca <_strtod_l+0x122>
 8007af0:	9302      	str	r3, [sp, #8]
 8007af2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007af4:	4a8e      	ldr	r2, [pc, #568]	@ (8007d30 <_strtod_l+0x288>)
 8007af6:	9301      	str	r3, [sp, #4]
 8007af8:	ab1a      	add	r3, sp, #104	@ 0x68
 8007afa:	9300      	str	r3, [sp, #0]
 8007afc:	9805      	ldr	r0, [sp, #20]
 8007afe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007b00:	a919      	add	r1, sp, #100	@ 0x64
 8007b02:	f001 fd75 	bl	80095f0 <__gethex>
 8007b06:	f010 060f 	ands.w	r6, r0, #15
 8007b0a:	4604      	mov	r4, r0
 8007b0c:	d005      	beq.n	8007b1a <_strtod_l+0x72>
 8007b0e:	2e06      	cmp	r6, #6
 8007b10:	d126      	bne.n	8007b60 <_strtod_l+0xb8>
 8007b12:	2300      	movs	r3, #0
 8007b14:	3501      	adds	r5, #1
 8007b16:	9519      	str	r5, [sp, #100]	@ 0x64
 8007b18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	f040 8584 	bne.w	800862a <_strtod_l+0xb82>
 8007b22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b24:	b1bb      	cbz	r3, 8007b56 <_strtod_l+0xae>
 8007b26:	4650      	mov	r0, sl
 8007b28:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8007b2c:	b01f      	add	sp, #124	@ 0x7c
 8007b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b32:	2920      	cmp	r1, #32
 8007b34:	d1d0      	bne.n	8007ad8 <_strtod_l+0x30>
 8007b36:	3201      	adds	r2, #1
 8007b38:	e7c3      	b.n	8007ac2 <_strtod_l+0x1a>
 8007b3a:	292d      	cmp	r1, #45	@ 0x2d
 8007b3c:	d1cc      	bne.n	8007ad8 <_strtod_l+0x30>
 8007b3e:	2101      	movs	r1, #1
 8007b40:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007b42:	1c51      	adds	r1, r2, #1
 8007b44:	9119      	str	r1, [sp, #100]	@ 0x64
 8007b46:	7852      	ldrb	r2, [r2, #1]
 8007b48:	2a00      	cmp	r2, #0
 8007b4a:	d1c7      	bne.n	8007adc <_strtod_l+0x34>
 8007b4c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007b4e:	9419      	str	r4, [sp, #100]	@ 0x64
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	f040 8568 	bne.w	8008626 <_strtod_l+0xb7e>
 8007b56:	4650      	mov	r0, sl
 8007b58:	4659      	mov	r1, fp
 8007b5a:	e7e7      	b.n	8007b2c <_strtod_l+0x84>
 8007b5c:	2100      	movs	r1, #0
 8007b5e:	e7ef      	b.n	8007b40 <_strtod_l+0x98>
 8007b60:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007b62:	b13a      	cbz	r2, 8007b74 <_strtod_l+0xcc>
 8007b64:	2135      	movs	r1, #53	@ 0x35
 8007b66:	a81c      	add	r0, sp, #112	@ 0x70
 8007b68:	f002 ff3c 	bl	800a9e4 <__copybits>
 8007b6c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b6e:	9805      	ldr	r0, [sp, #20]
 8007b70:	f002 fb16 	bl	800a1a0 <_Bfree>
 8007b74:	3e01      	subs	r6, #1
 8007b76:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007b78:	2e04      	cmp	r6, #4
 8007b7a:	d806      	bhi.n	8007b8a <_strtod_l+0xe2>
 8007b7c:	e8df f006 	tbb	[pc, r6]
 8007b80:	201d0314 	.word	0x201d0314
 8007b84:	14          	.byte	0x14
 8007b85:	00          	.byte	0x00
 8007b86:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007b8a:	05e1      	lsls	r1, r4, #23
 8007b8c:	bf48      	it	mi
 8007b8e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007b92:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007b96:	0d1b      	lsrs	r3, r3, #20
 8007b98:	051b      	lsls	r3, r3, #20
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d1bd      	bne.n	8007b1a <_strtod_l+0x72>
 8007b9e:	f000 fe19 	bl	80087d4 <__errno>
 8007ba2:	2322      	movs	r3, #34	@ 0x22
 8007ba4:	6003      	str	r3, [r0, #0]
 8007ba6:	e7b8      	b.n	8007b1a <_strtod_l+0x72>
 8007ba8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007bac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007bb0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007bb4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007bb8:	e7e7      	b.n	8007b8a <_strtod_l+0xe2>
 8007bba:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8007d34 <_strtod_l+0x28c>
 8007bbe:	e7e4      	b.n	8007b8a <_strtod_l+0xe2>
 8007bc0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007bc4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007bc8:	e7df      	b.n	8007b8a <_strtod_l+0xe2>
 8007bca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007bcc:	1c5a      	adds	r2, r3, #1
 8007bce:	9219      	str	r2, [sp, #100]	@ 0x64
 8007bd0:	785b      	ldrb	r3, [r3, #1]
 8007bd2:	2b30      	cmp	r3, #48	@ 0x30
 8007bd4:	d0f9      	beq.n	8007bca <_strtod_l+0x122>
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d09f      	beq.n	8007b1a <_strtod_l+0x72>
 8007bda:	2301      	movs	r3, #1
 8007bdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007be0:	220a      	movs	r2, #10
 8007be2:	930c      	str	r3, [sp, #48]	@ 0x30
 8007be4:	2300      	movs	r3, #0
 8007be6:	461f      	mov	r7, r3
 8007be8:	9308      	str	r3, [sp, #32]
 8007bea:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bec:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007bee:	7805      	ldrb	r5, [r0, #0]
 8007bf0:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007bf4:	b2d9      	uxtb	r1, r3
 8007bf6:	2909      	cmp	r1, #9
 8007bf8:	d928      	bls.n	8007c4c <_strtod_l+0x1a4>
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	494e      	ldr	r1, [pc, #312]	@ (8007d38 <_strtod_l+0x290>)
 8007bfe:	f000 fdcb 	bl	8008798 <strncmp>
 8007c02:	2800      	cmp	r0, #0
 8007c04:	d032      	beq.n	8007c6c <_strtod_l+0x1c4>
 8007c06:	2000      	movs	r0, #0
 8007c08:	462a      	mov	r2, r5
 8007c0a:	4681      	mov	r9, r0
 8007c0c:	463d      	mov	r5, r7
 8007c0e:	4603      	mov	r3, r0
 8007c10:	2a65      	cmp	r2, #101	@ 0x65
 8007c12:	d001      	beq.n	8007c18 <_strtod_l+0x170>
 8007c14:	2a45      	cmp	r2, #69	@ 0x45
 8007c16:	d114      	bne.n	8007c42 <_strtod_l+0x19a>
 8007c18:	b91d      	cbnz	r5, 8007c22 <_strtod_l+0x17a>
 8007c1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c1c:	4302      	orrs	r2, r0
 8007c1e:	d095      	beq.n	8007b4c <_strtod_l+0xa4>
 8007c20:	2500      	movs	r5, #0
 8007c22:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007c24:	1c62      	adds	r2, r4, #1
 8007c26:	9219      	str	r2, [sp, #100]	@ 0x64
 8007c28:	7862      	ldrb	r2, [r4, #1]
 8007c2a:	2a2b      	cmp	r2, #43	@ 0x2b
 8007c2c:	d077      	beq.n	8007d1e <_strtod_l+0x276>
 8007c2e:	2a2d      	cmp	r2, #45	@ 0x2d
 8007c30:	d07b      	beq.n	8007d2a <_strtod_l+0x282>
 8007c32:	f04f 0c00 	mov.w	ip, #0
 8007c36:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007c3a:	2909      	cmp	r1, #9
 8007c3c:	f240 8082 	bls.w	8007d44 <_strtod_l+0x29c>
 8007c40:	9419      	str	r4, [sp, #100]	@ 0x64
 8007c42:	f04f 0800 	mov.w	r8, #0
 8007c46:	e0a2      	b.n	8007d8e <_strtod_l+0x2e6>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	e7c7      	b.n	8007bdc <_strtod_l+0x134>
 8007c4c:	2f08      	cmp	r7, #8
 8007c4e:	bfd5      	itete	le
 8007c50:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007c52:	9908      	ldrgt	r1, [sp, #32]
 8007c54:	fb02 3301 	mlale	r3, r2, r1, r3
 8007c58:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007c5c:	f100 0001 	add.w	r0, r0, #1
 8007c60:	bfd4      	ite	le
 8007c62:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007c64:	9308      	strgt	r3, [sp, #32]
 8007c66:	3701      	adds	r7, #1
 8007c68:	9019      	str	r0, [sp, #100]	@ 0x64
 8007c6a:	e7bf      	b.n	8007bec <_strtod_l+0x144>
 8007c6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007c6e:	1c5a      	adds	r2, r3, #1
 8007c70:	9219      	str	r2, [sp, #100]	@ 0x64
 8007c72:	785a      	ldrb	r2, [r3, #1]
 8007c74:	b37f      	cbz	r7, 8007cd6 <_strtod_l+0x22e>
 8007c76:	4681      	mov	r9, r0
 8007c78:	463d      	mov	r5, r7
 8007c7a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007c7e:	2b09      	cmp	r3, #9
 8007c80:	d912      	bls.n	8007ca8 <_strtod_l+0x200>
 8007c82:	2301      	movs	r3, #1
 8007c84:	e7c4      	b.n	8007c10 <_strtod_l+0x168>
 8007c86:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007c88:	3001      	adds	r0, #1
 8007c8a:	1c5a      	adds	r2, r3, #1
 8007c8c:	9219      	str	r2, [sp, #100]	@ 0x64
 8007c8e:	785a      	ldrb	r2, [r3, #1]
 8007c90:	2a30      	cmp	r2, #48	@ 0x30
 8007c92:	d0f8      	beq.n	8007c86 <_strtod_l+0x1de>
 8007c94:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007c98:	2b08      	cmp	r3, #8
 8007c9a:	f200 84cb 	bhi.w	8008634 <_strtod_l+0xb8c>
 8007c9e:	4681      	mov	r9, r0
 8007ca0:	2000      	movs	r0, #0
 8007ca2:	4605      	mov	r5, r0
 8007ca4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ca6:	930c      	str	r3, [sp, #48]	@ 0x30
 8007ca8:	3a30      	subs	r2, #48	@ 0x30
 8007caa:	f100 0301 	add.w	r3, r0, #1
 8007cae:	d02a      	beq.n	8007d06 <_strtod_l+0x25e>
 8007cb0:	4499      	add	r9, r3
 8007cb2:	210a      	movs	r1, #10
 8007cb4:	462b      	mov	r3, r5
 8007cb6:	eb00 0c05 	add.w	ip, r0, r5
 8007cba:	4563      	cmp	r3, ip
 8007cbc:	d10d      	bne.n	8007cda <_strtod_l+0x232>
 8007cbe:	1c69      	adds	r1, r5, #1
 8007cc0:	4401      	add	r1, r0
 8007cc2:	4428      	add	r0, r5
 8007cc4:	2808      	cmp	r0, #8
 8007cc6:	dc16      	bgt.n	8007cf6 <_strtod_l+0x24e>
 8007cc8:	230a      	movs	r3, #10
 8007cca:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007ccc:	fb03 2300 	mla	r3, r3, r0, r2
 8007cd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	e018      	b.n	8007d08 <_strtod_l+0x260>
 8007cd6:	4638      	mov	r0, r7
 8007cd8:	e7da      	b.n	8007c90 <_strtod_l+0x1e8>
 8007cda:	2b08      	cmp	r3, #8
 8007cdc:	f103 0301 	add.w	r3, r3, #1
 8007ce0:	dc03      	bgt.n	8007cea <_strtod_l+0x242>
 8007ce2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007ce4:	434e      	muls	r6, r1
 8007ce6:	960a      	str	r6, [sp, #40]	@ 0x28
 8007ce8:	e7e7      	b.n	8007cba <_strtod_l+0x212>
 8007cea:	2b10      	cmp	r3, #16
 8007cec:	bfde      	ittt	le
 8007cee:	9e08      	ldrle	r6, [sp, #32]
 8007cf0:	434e      	mulle	r6, r1
 8007cf2:	9608      	strle	r6, [sp, #32]
 8007cf4:	e7e1      	b.n	8007cba <_strtod_l+0x212>
 8007cf6:	280f      	cmp	r0, #15
 8007cf8:	dceb      	bgt.n	8007cd2 <_strtod_l+0x22a>
 8007cfa:	230a      	movs	r3, #10
 8007cfc:	9808      	ldr	r0, [sp, #32]
 8007cfe:	fb03 2300 	mla	r3, r3, r0, r2
 8007d02:	9308      	str	r3, [sp, #32]
 8007d04:	e7e5      	b.n	8007cd2 <_strtod_l+0x22a>
 8007d06:	4629      	mov	r1, r5
 8007d08:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007d0a:	460d      	mov	r5, r1
 8007d0c:	1c50      	adds	r0, r2, #1
 8007d0e:	9019      	str	r0, [sp, #100]	@ 0x64
 8007d10:	7852      	ldrb	r2, [r2, #1]
 8007d12:	4618      	mov	r0, r3
 8007d14:	e7b1      	b.n	8007c7a <_strtod_l+0x1d2>
 8007d16:	f04f 0900 	mov.w	r9, #0
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	e77d      	b.n	8007c1a <_strtod_l+0x172>
 8007d1e:	f04f 0c00 	mov.w	ip, #0
 8007d22:	1ca2      	adds	r2, r4, #2
 8007d24:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d26:	78a2      	ldrb	r2, [r4, #2]
 8007d28:	e785      	b.n	8007c36 <_strtod_l+0x18e>
 8007d2a:	f04f 0c01 	mov.w	ip, #1
 8007d2e:	e7f8      	b.n	8007d22 <_strtod_l+0x27a>
 8007d30:	0800b3d4 	.word	0x0800b3d4
 8007d34:	7ff00000 	.word	0x7ff00000
 8007d38:	0800b3bb 	.word	0x0800b3bb
 8007d3c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007d3e:	1c51      	adds	r1, r2, #1
 8007d40:	9119      	str	r1, [sp, #100]	@ 0x64
 8007d42:	7852      	ldrb	r2, [r2, #1]
 8007d44:	2a30      	cmp	r2, #48	@ 0x30
 8007d46:	d0f9      	beq.n	8007d3c <_strtod_l+0x294>
 8007d48:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007d4c:	2908      	cmp	r1, #8
 8007d4e:	f63f af78 	bhi.w	8007c42 <_strtod_l+0x19a>
 8007d52:	f04f 080a 	mov.w	r8, #10
 8007d56:	3a30      	subs	r2, #48	@ 0x30
 8007d58:	920e      	str	r2, [sp, #56]	@ 0x38
 8007d5a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007d5c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007d5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007d60:	1c56      	adds	r6, r2, #1
 8007d62:	9619      	str	r6, [sp, #100]	@ 0x64
 8007d64:	7852      	ldrb	r2, [r2, #1]
 8007d66:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007d6a:	f1be 0f09 	cmp.w	lr, #9
 8007d6e:	d939      	bls.n	8007de4 <_strtod_l+0x33c>
 8007d70:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007d72:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007d76:	1a76      	subs	r6, r6, r1
 8007d78:	2e08      	cmp	r6, #8
 8007d7a:	dc03      	bgt.n	8007d84 <_strtod_l+0x2dc>
 8007d7c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007d7e:	4588      	cmp	r8, r1
 8007d80:	bfa8      	it	ge
 8007d82:	4688      	movge	r8, r1
 8007d84:	f1bc 0f00 	cmp.w	ip, #0
 8007d88:	d001      	beq.n	8007d8e <_strtod_l+0x2e6>
 8007d8a:	f1c8 0800 	rsb	r8, r8, #0
 8007d8e:	2d00      	cmp	r5, #0
 8007d90:	d14e      	bne.n	8007e30 <_strtod_l+0x388>
 8007d92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007d94:	4308      	orrs	r0, r1
 8007d96:	f47f aec0 	bne.w	8007b1a <_strtod_l+0x72>
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	f47f aed6 	bne.w	8007b4c <_strtod_l+0xa4>
 8007da0:	2a69      	cmp	r2, #105	@ 0x69
 8007da2:	d028      	beq.n	8007df6 <_strtod_l+0x34e>
 8007da4:	dc25      	bgt.n	8007df2 <_strtod_l+0x34a>
 8007da6:	2a49      	cmp	r2, #73	@ 0x49
 8007da8:	d025      	beq.n	8007df6 <_strtod_l+0x34e>
 8007daa:	2a4e      	cmp	r2, #78	@ 0x4e
 8007dac:	f47f aece 	bne.w	8007b4c <_strtod_l+0xa4>
 8007db0:	499a      	ldr	r1, [pc, #616]	@ (800801c <_strtod_l+0x574>)
 8007db2:	a819      	add	r0, sp, #100	@ 0x64
 8007db4:	f001 fe3e 	bl	8009a34 <__match>
 8007db8:	2800      	cmp	r0, #0
 8007dba:	f43f aec7 	beq.w	8007b4c <_strtod_l+0xa4>
 8007dbe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	2b28      	cmp	r3, #40	@ 0x28
 8007dc4:	d12e      	bne.n	8007e24 <_strtod_l+0x37c>
 8007dc6:	4996      	ldr	r1, [pc, #600]	@ (8008020 <_strtod_l+0x578>)
 8007dc8:	aa1c      	add	r2, sp, #112	@ 0x70
 8007dca:	a819      	add	r0, sp, #100	@ 0x64
 8007dcc:	f001 fe46 	bl	8009a5c <__hexnan>
 8007dd0:	2805      	cmp	r0, #5
 8007dd2:	d127      	bne.n	8007e24 <_strtod_l+0x37c>
 8007dd4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007dd6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007dda:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007dde:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007de2:	e69a      	b.n	8007b1a <_strtod_l+0x72>
 8007de4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007de6:	fb08 2101 	mla	r1, r8, r1, r2
 8007dea:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007dee:	920e      	str	r2, [sp, #56]	@ 0x38
 8007df0:	e7b5      	b.n	8007d5e <_strtod_l+0x2b6>
 8007df2:	2a6e      	cmp	r2, #110	@ 0x6e
 8007df4:	e7da      	b.n	8007dac <_strtod_l+0x304>
 8007df6:	498b      	ldr	r1, [pc, #556]	@ (8008024 <_strtod_l+0x57c>)
 8007df8:	a819      	add	r0, sp, #100	@ 0x64
 8007dfa:	f001 fe1b 	bl	8009a34 <__match>
 8007dfe:	2800      	cmp	r0, #0
 8007e00:	f43f aea4 	beq.w	8007b4c <_strtod_l+0xa4>
 8007e04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e06:	4988      	ldr	r1, [pc, #544]	@ (8008028 <_strtod_l+0x580>)
 8007e08:	3b01      	subs	r3, #1
 8007e0a:	a819      	add	r0, sp, #100	@ 0x64
 8007e0c:	9319      	str	r3, [sp, #100]	@ 0x64
 8007e0e:	f001 fe11 	bl	8009a34 <__match>
 8007e12:	b910      	cbnz	r0, 8007e1a <_strtod_l+0x372>
 8007e14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e16:	3301      	adds	r3, #1
 8007e18:	9319      	str	r3, [sp, #100]	@ 0x64
 8007e1a:	f04f 0a00 	mov.w	sl, #0
 8007e1e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800802c <_strtod_l+0x584>
 8007e22:	e67a      	b.n	8007b1a <_strtod_l+0x72>
 8007e24:	4882      	ldr	r0, [pc, #520]	@ (8008030 <_strtod_l+0x588>)
 8007e26:	f000 fd1f 	bl	8008868 <nan>
 8007e2a:	4682      	mov	sl, r0
 8007e2c:	468b      	mov	fp, r1
 8007e2e:	e674      	b.n	8007b1a <_strtod_l+0x72>
 8007e30:	eba8 0309 	sub.w	r3, r8, r9
 8007e34:	2f00      	cmp	r7, #0
 8007e36:	bf08      	it	eq
 8007e38:	462f      	moveq	r7, r5
 8007e3a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007e3c:	2d10      	cmp	r5, #16
 8007e3e:	462c      	mov	r4, r5
 8007e40:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e42:	bfa8      	it	ge
 8007e44:	2410      	movge	r4, #16
 8007e46:	f7f8 facd 	bl	80003e4 <__aeabi_ui2d>
 8007e4a:	2d09      	cmp	r5, #9
 8007e4c:	4682      	mov	sl, r0
 8007e4e:	468b      	mov	fp, r1
 8007e50:	dc11      	bgt.n	8007e76 <_strtod_l+0x3ce>
 8007e52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f43f ae60 	beq.w	8007b1a <_strtod_l+0x72>
 8007e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e5c:	dd76      	ble.n	8007f4c <_strtod_l+0x4a4>
 8007e5e:	2b16      	cmp	r3, #22
 8007e60:	dc5d      	bgt.n	8007f1e <_strtod_l+0x476>
 8007e62:	4974      	ldr	r1, [pc, #464]	@ (8008034 <_strtod_l+0x58c>)
 8007e64:	4652      	mov	r2, sl
 8007e66:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007e6a:	465b      	mov	r3, fp
 8007e6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e70:	f7f8 fb32 	bl	80004d8 <__aeabi_dmul>
 8007e74:	e7d9      	b.n	8007e2a <_strtod_l+0x382>
 8007e76:	4b6f      	ldr	r3, [pc, #444]	@ (8008034 <_strtod_l+0x58c>)
 8007e78:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007e7c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007e80:	f7f8 fb2a 	bl	80004d8 <__aeabi_dmul>
 8007e84:	4682      	mov	sl, r0
 8007e86:	9808      	ldr	r0, [sp, #32]
 8007e88:	468b      	mov	fp, r1
 8007e8a:	f7f8 faab 	bl	80003e4 <__aeabi_ui2d>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	460b      	mov	r3, r1
 8007e92:	4650      	mov	r0, sl
 8007e94:	4659      	mov	r1, fp
 8007e96:	f7f8 f969 	bl	800016c <__adddf3>
 8007e9a:	2d0f      	cmp	r5, #15
 8007e9c:	4682      	mov	sl, r0
 8007e9e:	468b      	mov	fp, r1
 8007ea0:	ddd7      	ble.n	8007e52 <_strtod_l+0x3aa>
 8007ea2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ea4:	1b2c      	subs	r4, r5, r4
 8007ea6:	441c      	add	r4, r3
 8007ea8:	2c00      	cmp	r4, #0
 8007eaa:	f340 8096 	ble.w	8007fda <_strtod_l+0x532>
 8007eae:	f014 030f 	ands.w	r3, r4, #15
 8007eb2:	d00a      	beq.n	8007eca <_strtod_l+0x422>
 8007eb4:	495f      	ldr	r1, [pc, #380]	@ (8008034 <_strtod_l+0x58c>)
 8007eb6:	4652      	mov	r2, sl
 8007eb8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007ebc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ec0:	465b      	mov	r3, fp
 8007ec2:	f7f8 fb09 	bl	80004d8 <__aeabi_dmul>
 8007ec6:	4682      	mov	sl, r0
 8007ec8:	468b      	mov	fp, r1
 8007eca:	f034 040f 	bics.w	r4, r4, #15
 8007ece:	d073      	beq.n	8007fb8 <_strtod_l+0x510>
 8007ed0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007ed4:	dd48      	ble.n	8007f68 <_strtod_l+0x4c0>
 8007ed6:	2400      	movs	r4, #0
 8007ed8:	46a0      	mov	r8, r4
 8007eda:	46a1      	mov	r9, r4
 8007edc:	940a      	str	r4, [sp, #40]	@ 0x28
 8007ede:	2322      	movs	r3, #34	@ 0x22
 8007ee0:	f04f 0a00 	mov.w	sl, #0
 8007ee4:	9a05      	ldr	r2, [sp, #20]
 8007ee6:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800802c <_strtod_l+0x584>
 8007eea:	6013      	str	r3, [r2, #0]
 8007eec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	f43f ae13 	beq.w	8007b1a <_strtod_l+0x72>
 8007ef4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ef6:	9805      	ldr	r0, [sp, #20]
 8007ef8:	f002 f952 	bl	800a1a0 <_Bfree>
 8007efc:	4649      	mov	r1, r9
 8007efe:	9805      	ldr	r0, [sp, #20]
 8007f00:	f002 f94e 	bl	800a1a0 <_Bfree>
 8007f04:	4641      	mov	r1, r8
 8007f06:	9805      	ldr	r0, [sp, #20]
 8007f08:	f002 f94a 	bl	800a1a0 <_Bfree>
 8007f0c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007f0e:	9805      	ldr	r0, [sp, #20]
 8007f10:	f002 f946 	bl	800a1a0 <_Bfree>
 8007f14:	4621      	mov	r1, r4
 8007f16:	9805      	ldr	r0, [sp, #20]
 8007f18:	f002 f942 	bl	800a1a0 <_Bfree>
 8007f1c:	e5fd      	b.n	8007b1a <_strtod_l+0x72>
 8007f1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f20:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007f24:	4293      	cmp	r3, r2
 8007f26:	dbbc      	blt.n	8007ea2 <_strtod_l+0x3fa>
 8007f28:	4c42      	ldr	r4, [pc, #264]	@ (8008034 <_strtod_l+0x58c>)
 8007f2a:	f1c5 050f 	rsb	r5, r5, #15
 8007f2e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007f32:	4652      	mov	r2, sl
 8007f34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f38:	465b      	mov	r3, fp
 8007f3a:	f7f8 facd 	bl	80004d8 <__aeabi_dmul>
 8007f3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f40:	1b5d      	subs	r5, r3, r5
 8007f42:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007f46:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007f4a:	e791      	b.n	8007e70 <_strtod_l+0x3c8>
 8007f4c:	3316      	adds	r3, #22
 8007f4e:	dba8      	blt.n	8007ea2 <_strtod_l+0x3fa>
 8007f50:	4b38      	ldr	r3, [pc, #224]	@ (8008034 <_strtod_l+0x58c>)
 8007f52:	eba9 0808 	sub.w	r8, r9, r8
 8007f56:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007f5a:	4650      	mov	r0, sl
 8007f5c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007f60:	4659      	mov	r1, fp
 8007f62:	f7f8 fbe3 	bl	800072c <__aeabi_ddiv>
 8007f66:	e760      	b.n	8007e2a <_strtod_l+0x382>
 8007f68:	4b33      	ldr	r3, [pc, #204]	@ (8008038 <_strtod_l+0x590>)
 8007f6a:	4650      	mov	r0, sl
 8007f6c:	9308      	str	r3, [sp, #32]
 8007f6e:	2300      	movs	r3, #0
 8007f70:	4659      	mov	r1, fp
 8007f72:	461e      	mov	r6, r3
 8007f74:	1124      	asrs	r4, r4, #4
 8007f76:	2c01      	cmp	r4, #1
 8007f78:	dc21      	bgt.n	8007fbe <_strtod_l+0x516>
 8007f7a:	b10b      	cbz	r3, 8007f80 <_strtod_l+0x4d8>
 8007f7c:	4682      	mov	sl, r0
 8007f7e:	468b      	mov	fp, r1
 8007f80:	492d      	ldr	r1, [pc, #180]	@ (8008038 <_strtod_l+0x590>)
 8007f82:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007f86:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007f8a:	4652      	mov	r2, sl
 8007f8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f90:	465b      	mov	r3, fp
 8007f92:	f7f8 faa1 	bl	80004d8 <__aeabi_dmul>
 8007f96:	4b25      	ldr	r3, [pc, #148]	@ (800802c <_strtod_l+0x584>)
 8007f98:	460a      	mov	r2, r1
 8007f9a:	400b      	ands	r3, r1
 8007f9c:	4927      	ldr	r1, [pc, #156]	@ (800803c <_strtod_l+0x594>)
 8007f9e:	4682      	mov	sl, r0
 8007fa0:	428b      	cmp	r3, r1
 8007fa2:	d898      	bhi.n	8007ed6 <_strtod_l+0x42e>
 8007fa4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007fa8:	428b      	cmp	r3, r1
 8007faa:	bf86      	itte	hi
 8007fac:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8007fb0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8008040 <_strtod_l+0x598>
 8007fb4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007fb8:	2300      	movs	r3, #0
 8007fba:	9308      	str	r3, [sp, #32]
 8007fbc:	e07a      	b.n	80080b4 <_strtod_l+0x60c>
 8007fbe:	07e2      	lsls	r2, r4, #31
 8007fc0:	d505      	bpl.n	8007fce <_strtod_l+0x526>
 8007fc2:	9b08      	ldr	r3, [sp, #32]
 8007fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc8:	f7f8 fa86 	bl	80004d8 <__aeabi_dmul>
 8007fcc:	2301      	movs	r3, #1
 8007fce:	9a08      	ldr	r2, [sp, #32]
 8007fd0:	3601      	adds	r6, #1
 8007fd2:	3208      	adds	r2, #8
 8007fd4:	1064      	asrs	r4, r4, #1
 8007fd6:	9208      	str	r2, [sp, #32]
 8007fd8:	e7cd      	b.n	8007f76 <_strtod_l+0x4ce>
 8007fda:	d0ed      	beq.n	8007fb8 <_strtod_l+0x510>
 8007fdc:	4264      	negs	r4, r4
 8007fde:	f014 020f 	ands.w	r2, r4, #15
 8007fe2:	d00a      	beq.n	8007ffa <_strtod_l+0x552>
 8007fe4:	4b13      	ldr	r3, [pc, #76]	@ (8008034 <_strtod_l+0x58c>)
 8007fe6:	4650      	mov	r0, sl
 8007fe8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fec:	4659      	mov	r1, fp
 8007fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ff2:	f7f8 fb9b 	bl	800072c <__aeabi_ddiv>
 8007ff6:	4682      	mov	sl, r0
 8007ff8:	468b      	mov	fp, r1
 8007ffa:	1124      	asrs	r4, r4, #4
 8007ffc:	d0dc      	beq.n	8007fb8 <_strtod_l+0x510>
 8007ffe:	2c1f      	cmp	r4, #31
 8008000:	dd20      	ble.n	8008044 <_strtod_l+0x59c>
 8008002:	2400      	movs	r4, #0
 8008004:	46a0      	mov	r8, r4
 8008006:	46a1      	mov	r9, r4
 8008008:	940a      	str	r4, [sp, #40]	@ 0x28
 800800a:	2322      	movs	r3, #34	@ 0x22
 800800c:	9a05      	ldr	r2, [sp, #20]
 800800e:	f04f 0a00 	mov.w	sl, #0
 8008012:	f04f 0b00 	mov.w	fp, #0
 8008016:	6013      	str	r3, [r2, #0]
 8008018:	e768      	b.n	8007eec <_strtod_l+0x444>
 800801a:	bf00      	nop
 800801c:	0800b38f 	.word	0x0800b38f
 8008020:	0800b3c0 	.word	0x0800b3c0
 8008024:	0800b387 	.word	0x0800b387
 8008028:	0800b51c 	.word	0x0800b51c
 800802c:	7ff00000 	.word	0x7ff00000
 8008030:	0800b7ab 	.word	0x0800b7ab
 8008034:	0800b6a8 	.word	0x0800b6a8
 8008038:	0800b680 	.word	0x0800b680
 800803c:	7ca00000 	.word	0x7ca00000
 8008040:	7fefffff 	.word	0x7fefffff
 8008044:	f014 0310 	ands.w	r3, r4, #16
 8008048:	bf18      	it	ne
 800804a:	236a      	movne	r3, #106	@ 0x6a
 800804c:	4650      	mov	r0, sl
 800804e:	9308      	str	r3, [sp, #32]
 8008050:	4659      	mov	r1, fp
 8008052:	2300      	movs	r3, #0
 8008054:	4ea9      	ldr	r6, [pc, #676]	@ (80082fc <_strtod_l+0x854>)
 8008056:	07e2      	lsls	r2, r4, #31
 8008058:	d504      	bpl.n	8008064 <_strtod_l+0x5bc>
 800805a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800805e:	f7f8 fa3b 	bl	80004d8 <__aeabi_dmul>
 8008062:	2301      	movs	r3, #1
 8008064:	1064      	asrs	r4, r4, #1
 8008066:	f106 0608 	add.w	r6, r6, #8
 800806a:	d1f4      	bne.n	8008056 <_strtod_l+0x5ae>
 800806c:	b10b      	cbz	r3, 8008072 <_strtod_l+0x5ca>
 800806e:	4682      	mov	sl, r0
 8008070:	468b      	mov	fp, r1
 8008072:	9b08      	ldr	r3, [sp, #32]
 8008074:	b1b3      	cbz	r3, 80080a4 <_strtod_l+0x5fc>
 8008076:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800807a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800807e:	2b00      	cmp	r3, #0
 8008080:	4659      	mov	r1, fp
 8008082:	dd0f      	ble.n	80080a4 <_strtod_l+0x5fc>
 8008084:	2b1f      	cmp	r3, #31
 8008086:	dd57      	ble.n	8008138 <_strtod_l+0x690>
 8008088:	2b34      	cmp	r3, #52	@ 0x34
 800808a:	bfd8      	it	le
 800808c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8008090:	f04f 0a00 	mov.w	sl, #0
 8008094:	bfcf      	iteee	gt
 8008096:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800809a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800809e:	4093      	lslle	r3, r2
 80080a0:	ea03 0b01 	andle.w	fp, r3, r1
 80080a4:	2200      	movs	r2, #0
 80080a6:	2300      	movs	r3, #0
 80080a8:	4650      	mov	r0, sl
 80080aa:	4659      	mov	r1, fp
 80080ac:	f7f8 fc7c 	bl	80009a8 <__aeabi_dcmpeq>
 80080b0:	2800      	cmp	r0, #0
 80080b2:	d1a6      	bne.n	8008002 <_strtod_l+0x55a>
 80080b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080b6:	463a      	mov	r2, r7
 80080b8:	9300      	str	r3, [sp, #0]
 80080ba:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80080bc:	462b      	mov	r3, r5
 80080be:	9805      	ldr	r0, [sp, #20]
 80080c0:	f002 f8d6 	bl	800a270 <__s2b>
 80080c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80080c6:	2800      	cmp	r0, #0
 80080c8:	f43f af05 	beq.w	8007ed6 <_strtod_l+0x42e>
 80080cc:	2400      	movs	r4, #0
 80080ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080d0:	eba9 0308 	sub.w	r3, r9, r8
 80080d4:	2a00      	cmp	r2, #0
 80080d6:	bfa8      	it	ge
 80080d8:	2300      	movge	r3, #0
 80080da:	46a0      	mov	r8, r4
 80080dc:	9312      	str	r3, [sp, #72]	@ 0x48
 80080de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80080e2:	9316      	str	r3, [sp, #88]	@ 0x58
 80080e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080e6:	9805      	ldr	r0, [sp, #20]
 80080e8:	6859      	ldr	r1, [r3, #4]
 80080ea:	f002 f819 	bl	800a120 <_Balloc>
 80080ee:	4681      	mov	r9, r0
 80080f0:	2800      	cmp	r0, #0
 80080f2:	f43f aef4 	beq.w	8007ede <_strtod_l+0x436>
 80080f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080f8:	300c      	adds	r0, #12
 80080fa:	691a      	ldr	r2, [r3, #16]
 80080fc:	f103 010c 	add.w	r1, r3, #12
 8008100:	3202      	adds	r2, #2
 8008102:	0092      	lsls	r2, r2, #2
 8008104:	f000 fba1 	bl	800884a <memcpy>
 8008108:	ab1c      	add	r3, sp, #112	@ 0x70
 800810a:	9301      	str	r3, [sp, #4]
 800810c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800810e:	9300      	str	r3, [sp, #0]
 8008110:	4652      	mov	r2, sl
 8008112:	465b      	mov	r3, fp
 8008114:	9805      	ldr	r0, [sp, #20]
 8008116:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800811a:	f002 fbdb 	bl	800a8d4 <__d2b>
 800811e:	901a      	str	r0, [sp, #104]	@ 0x68
 8008120:	2800      	cmp	r0, #0
 8008122:	f43f aedc 	beq.w	8007ede <_strtod_l+0x436>
 8008126:	2101      	movs	r1, #1
 8008128:	9805      	ldr	r0, [sp, #20]
 800812a:	f002 f937 	bl	800a39c <__i2b>
 800812e:	4680      	mov	r8, r0
 8008130:	b948      	cbnz	r0, 8008146 <_strtod_l+0x69e>
 8008132:	f04f 0800 	mov.w	r8, #0
 8008136:	e6d2      	b.n	8007ede <_strtod_l+0x436>
 8008138:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800813c:	fa02 f303 	lsl.w	r3, r2, r3
 8008140:	ea03 0a0a 	and.w	sl, r3, sl
 8008144:	e7ae      	b.n	80080a4 <_strtod_l+0x5fc>
 8008146:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008148:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800814a:	2d00      	cmp	r5, #0
 800814c:	bfab      	itete	ge
 800814e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008150:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008152:	18ef      	addge	r7, r5, r3
 8008154:	1b5e      	sublt	r6, r3, r5
 8008156:	9b08      	ldr	r3, [sp, #32]
 8008158:	bfa8      	it	ge
 800815a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800815c:	eba5 0503 	sub.w	r5, r5, r3
 8008160:	4415      	add	r5, r2
 8008162:	4b67      	ldr	r3, [pc, #412]	@ (8008300 <_strtod_l+0x858>)
 8008164:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 8008168:	bfb8      	it	lt
 800816a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800816c:	429d      	cmp	r5, r3
 800816e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008172:	da50      	bge.n	8008216 <_strtod_l+0x76e>
 8008174:	1b5b      	subs	r3, r3, r5
 8008176:	2b1f      	cmp	r3, #31
 8008178:	f04f 0101 	mov.w	r1, #1
 800817c:	eba2 0203 	sub.w	r2, r2, r3
 8008180:	dc3d      	bgt.n	80081fe <_strtod_l+0x756>
 8008182:	fa01 f303 	lsl.w	r3, r1, r3
 8008186:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008188:	2300      	movs	r3, #0
 800818a:	9310      	str	r3, [sp, #64]	@ 0x40
 800818c:	18bd      	adds	r5, r7, r2
 800818e:	9b08      	ldr	r3, [sp, #32]
 8008190:	42af      	cmp	r7, r5
 8008192:	4416      	add	r6, r2
 8008194:	441e      	add	r6, r3
 8008196:	463b      	mov	r3, r7
 8008198:	bfa8      	it	ge
 800819a:	462b      	movge	r3, r5
 800819c:	42b3      	cmp	r3, r6
 800819e:	bfa8      	it	ge
 80081a0:	4633      	movge	r3, r6
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	bfc2      	ittt	gt
 80081a6:	1aed      	subgt	r5, r5, r3
 80081a8:	1af6      	subgt	r6, r6, r3
 80081aa:	1aff      	subgt	r7, r7, r3
 80081ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	dd16      	ble.n	80081e0 <_strtod_l+0x738>
 80081b2:	4641      	mov	r1, r8
 80081b4:	461a      	mov	r2, r3
 80081b6:	9805      	ldr	r0, [sp, #20]
 80081b8:	f002 f9ae 	bl	800a518 <__pow5mult>
 80081bc:	4680      	mov	r8, r0
 80081be:	2800      	cmp	r0, #0
 80081c0:	d0b7      	beq.n	8008132 <_strtod_l+0x68a>
 80081c2:	4601      	mov	r1, r0
 80081c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80081c6:	9805      	ldr	r0, [sp, #20]
 80081c8:	f002 f8fe 	bl	800a3c8 <__multiply>
 80081cc:	900e      	str	r0, [sp, #56]	@ 0x38
 80081ce:	2800      	cmp	r0, #0
 80081d0:	f43f ae85 	beq.w	8007ede <_strtod_l+0x436>
 80081d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80081d6:	9805      	ldr	r0, [sp, #20]
 80081d8:	f001 ffe2 	bl	800a1a0 <_Bfree>
 80081dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081de:	931a      	str	r3, [sp, #104]	@ 0x68
 80081e0:	2d00      	cmp	r5, #0
 80081e2:	dc1d      	bgt.n	8008220 <_strtod_l+0x778>
 80081e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	dd23      	ble.n	8008232 <_strtod_l+0x78a>
 80081ea:	4649      	mov	r1, r9
 80081ec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80081ee:	9805      	ldr	r0, [sp, #20]
 80081f0:	f002 f992 	bl	800a518 <__pow5mult>
 80081f4:	4681      	mov	r9, r0
 80081f6:	b9e0      	cbnz	r0, 8008232 <_strtod_l+0x78a>
 80081f8:	f04f 0900 	mov.w	r9, #0
 80081fc:	e66f      	b.n	8007ede <_strtod_l+0x436>
 80081fe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008202:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008206:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800820a:	35e2      	adds	r5, #226	@ 0xe2
 800820c:	fa01 f305 	lsl.w	r3, r1, r5
 8008210:	9310      	str	r3, [sp, #64]	@ 0x40
 8008212:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008214:	e7ba      	b.n	800818c <_strtod_l+0x6e4>
 8008216:	2300      	movs	r3, #0
 8008218:	9310      	str	r3, [sp, #64]	@ 0x40
 800821a:	2301      	movs	r3, #1
 800821c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800821e:	e7b5      	b.n	800818c <_strtod_l+0x6e4>
 8008220:	462a      	mov	r2, r5
 8008222:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008224:	9805      	ldr	r0, [sp, #20]
 8008226:	f002 f9d1 	bl	800a5cc <__lshift>
 800822a:	901a      	str	r0, [sp, #104]	@ 0x68
 800822c:	2800      	cmp	r0, #0
 800822e:	d1d9      	bne.n	80081e4 <_strtod_l+0x73c>
 8008230:	e655      	b.n	8007ede <_strtod_l+0x436>
 8008232:	2e00      	cmp	r6, #0
 8008234:	dd07      	ble.n	8008246 <_strtod_l+0x79e>
 8008236:	4649      	mov	r1, r9
 8008238:	4632      	mov	r2, r6
 800823a:	9805      	ldr	r0, [sp, #20]
 800823c:	f002 f9c6 	bl	800a5cc <__lshift>
 8008240:	4681      	mov	r9, r0
 8008242:	2800      	cmp	r0, #0
 8008244:	d0d8      	beq.n	80081f8 <_strtod_l+0x750>
 8008246:	2f00      	cmp	r7, #0
 8008248:	dd08      	ble.n	800825c <_strtod_l+0x7b4>
 800824a:	4641      	mov	r1, r8
 800824c:	463a      	mov	r2, r7
 800824e:	9805      	ldr	r0, [sp, #20]
 8008250:	f002 f9bc 	bl	800a5cc <__lshift>
 8008254:	4680      	mov	r8, r0
 8008256:	2800      	cmp	r0, #0
 8008258:	f43f ae41 	beq.w	8007ede <_strtod_l+0x436>
 800825c:	464a      	mov	r2, r9
 800825e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008260:	9805      	ldr	r0, [sp, #20]
 8008262:	f002 fa3b 	bl	800a6dc <__mdiff>
 8008266:	4604      	mov	r4, r0
 8008268:	2800      	cmp	r0, #0
 800826a:	f43f ae38 	beq.w	8007ede <_strtod_l+0x436>
 800826e:	68c3      	ldr	r3, [r0, #12]
 8008270:	4641      	mov	r1, r8
 8008272:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008274:	2300      	movs	r3, #0
 8008276:	60c3      	str	r3, [r0, #12]
 8008278:	f002 fa14 	bl	800a6a4 <__mcmp>
 800827c:	2800      	cmp	r0, #0
 800827e:	da45      	bge.n	800830c <_strtod_l+0x864>
 8008280:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008282:	ea53 030a 	orrs.w	r3, r3, sl
 8008286:	d16b      	bne.n	8008360 <_strtod_l+0x8b8>
 8008288:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800828c:	2b00      	cmp	r3, #0
 800828e:	d167      	bne.n	8008360 <_strtod_l+0x8b8>
 8008290:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008294:	0d1b      	lsrs	r3, r3, #20
 8008296:	051b      	lsls	r3, r3, #20
 8008298:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800829c:	d960      	bls.n	8008360 <_strtod_l+0x8b8>
 800829e:	6963      	ldr	r3, [r4, #20]
 80082a0:	b913      	cbnz	r3, 80082a8 <_strtod_l+0x800>
 80082a2:	6923      	ldr	r3, [r4, #16]
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	dd5b      	ble.n	8008360 <_strtod_l+0x8b8>
 80082a8:	4621      	mov	r1, r4
 80082aa:	2201      	movs	r2, #1
 80082ac:	9805      	ldr	r0, [sp, #20]
 80082ae:	f002 f98d 	bl	800a5cc <__lshift>
 80082b2:	4641      	mov	r1, r8
 80082b4:	4604      	mov	r4, r0
 80082b6:	f002 f9f5 	bl	800a6a4 <__mcmp>
 80082ba:	2800      	cmp	r0, #0
 80082bc:	dd50      	ble.n	8008360 <_strtod_l+0x8b8>
 80082be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80082c2:	9a08      	ldr	r2, [sp, #32]
 80082c4:	0d1b      	lsrs	r3, r3, #20
 80082c6:	051b      	lsls	r3, r3, #20
 80082c8:	2a00      	cmp	r2, #0
 80082ca:	d06a      	beq.n	80083a2 <_strtod_l+0x8fa>
 80082cc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80082d0:	d867      	bhi.n	80083a2 <_strtod_l+0x8fa>
 80082d2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80082d6:	f67f ae98 	bls.w	800800a <_strtod_l+0x562>
 80082da:	4650      	mov	r0, sl
 80082dc:	4659      	mov	r1, fp
 80082de:	4b09      	ldr	r3, [pc, #36]	@ (8008304 <_strtod_l+0x85c>)
 80082e0:	2200      	movs	r2, #0
 80082e2:	f7f8 f8f9 	bl	80004d8 <__aeabi_dmul>
 80082e6:	4b08      	ldr	r3, [pc, #32]	@ (8008308 <_strtod_l+0x860>)
 80082e8:	4682      	mov	sl, r0
 80082ea:	400b      	ands	r3, r1
 80082ec:	468b      	mov	fp, r1
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	f47f ae00 	bne.w	8007ef4 <_strtod_l+0x44c>
 80082f4:	2322      	movs	r3, #34	@ 0x22
 80082f6:	9a05      	ldr	r2, [sp, #20]
 80082f8:	6013      	str	r3, [r2, #0]
 80082fa:	e5fb      	b.n	8007ef4 <_strtod_l+0x44c>
 80082fc:	0800b3e8 	.word	0x0800b3e8
 8008300:	fffffc02 	.word	0xfffffc02
 8008304:	39500000 	.word	0x39500000
 8008308:	7ff00000 	.word	0x7ff00000
 800830c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008310:	d165      	bne.n	80083de <_strtod_l+0x936>
 8008312:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008314:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008318:	b35a      	cbz	r2, 8008372 <_strtod_l+0x8ca>
 800831a:	4a99      	ldr	r2, [pc, #612]	@ (8008580 <_strtod_l+0xad8>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d12b      	bne.n	8008378 <_strtod_l+0x8d0>
 8008320:	9b08      	ldr	r3, [sp, #32]
 8008322:	4651      	mov	r1, sl
 8008324:	b303      	cbz	r3, 8008368 <_strtod_l+0x8c0>
 8008326:	465a      	mov	r2, fp
 8008328:	4b96      	ldr	r3, [pc, #600]	@ (8008584 <_strtod_l+0xadc>)
 800832a:	4013      	ands	r3, r2
 800832c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008330:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008334:	d81b      	bhi.n	800836e <_strtod_l+0x8c6>
 8008336:	0d1b      	lsrs	r3, r3, #20
 8008338:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800833c:	fa02 f303 	lsl.w	r3, r2, r3
 8008340:	4299      	cmp	r1, r3
 8008342:	d119      	bne.n	8008378 <_strtod_l+0x8d0>
 8008344:	4b90      	ldr	r3, [pc, #576]	@ (8008588 <_strtod_l+0xae0>)
 8008346:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008348:	429a      	cmp	r2, r3
 800834a:	d102      	bne.n	8008352 <_strtod_l+0x8aa>
 800834c:	3101      	adds	r1, #1
 800834e:	f43f adc6 	beq.w	8007ede <_strtod_l+0x436>
 8008352:	f04f 0a00 	mov.w	sl, #0
 8008356:	4b8b      	ldr	r3, [pc, #556]	@ (8008584 <_strtod_l+0xadc>)
 8008358:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800835a:	401a      	ands	r2, r3
 800835c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008360:	9b08      	ldr	r3, [sp, #32]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d1b9      	bne.n	80082da <_strtod_l+0x832>
 8008366:	e5c5      	b.n	8007ef4 <_strtod_l+0x44c>
 8008368:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800836c:	e7e8      	b.n	8008340 <_strtod_l+0x898>
 800836e:	4613      	mov	r3, r2
 8008370:	e7e6      	b.n	8008340 <_strtod_l+0x898>
 8008372:	ea53 030a 	orrs.w	r3, r3, sl
 8008376:	d0a2      	beq.n	80082be <_strtod_l+0x816>
 8008378:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800837a:	b1db      	cbz	r3, 80083b4 <_strtod_l+0x90c>
 800837c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800837e:	4213      	tst	r3, r2
 8008380:	d0ee      	beq.n	8008360 <_strtod_l+0x8b8>
 8008382:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008384:	4650      	mov	r0, sl
 8008386:	4659      	mov	r1, fp
 8008388:	9a08      	ldr	r2, [sp, #32]
 800838a:	b1bb      	cbz	r3, 80083bc <_strtod_l+0x914>
 800838c:	f7ff fb68 	bl	8007a60 <sulp>
 8008390:	4602      	mov	r2, r0
 8008392:	460b      	mov	r3, r1
 8008394:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008398:	f7f7 fee8 	bl	800016c <__adddf3>
 800839c:	4682      	mov	sl, r0
 800839e:	468b      	mov	fp, r1
 80083a0:	e7de      	b.n	8008360 <_strtod_l+0x8b8>
 80083a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80083a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80083aa:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80083ae:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80083b2:	e7d5      	b.n	8008360 <_strtod_l+0x8b8>
 80083b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80083b6:	ea13 0f0a 	tst.w	r3, sl
 80083ba:	e7e1      	b.n	8008380 <_strtod_l+0x8d8>
 80083bc:	f7ff fb50 	bl	8007a60 <sulp>
 80083c0:	4602      	mov	r2, r0
 80083c2:	460b      	mov	r3, r1
 80083c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80083c8:	f7f7 fece 	bl	8000168 <__aeabi_dsub>
 80083cc:	2200      	movs	r2, #0
 80083ce:	2300      	movs	r3, #0
 80083d0:	4682      	mov	sl, r0
 80083d2:	468b      	mov	fp, r1
 80083d4:	f7f8 fae8 	bl	80009a8 <__aeabi_dcmpeq>
 80083d8:	2800      	cmp	r0, #0
 80083da:	d0c1      	beq.n	8008360 <_strtod_l+0x8b8>
 80083dc:	e615      	b.n	800800a <_strtod_l+0x562>
 80083de:	4641      	mov	r1, r8
 80083e0:	4620      	mov	r0, r4
 80083e2:	f002 facf 	bl	800a984 <__ratio>
 80083e6:	2200      	movs	r2, #0
 80083e8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80083ec:	4606      	mov	r6, r0
 80083ee:	460f      	mov	r7, r1
 80083f0:	f7f8 faee 	bl	80009d0 <__aeabi_dcmple>
 80083f4:	2800      	cmp	r0, #0
 80083f6:	d06d      	beq.n	80084d4 <_strtod_l+0xa2c>
 80083f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d178      	bne.n	80084f0 <_strtod_l+0xa48>
 80083fe:	f1ba 0f00 	cmp.w	sl, #0
 8008402:	d156      	bne.n	80084b2 <_strtod_l+0xa0a>
 8008404:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008406:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800840a:	2b00      	cmp	r3, #0
 800840c:	d158      	bne.n	80084c0 <_strtod_l+0xa18>
 800840e:	2200      	movs	r2, #0
 8008410:	4630      	mov	r0, r6
 8008412:	4639      	mov	r1, r7
 8008414:	4b5d      	ldr	r3, [pc, #372]	@ (800858c <_strtod_l+0xae4>)
 8008416:	f7f8 fad1 	bl	80009bc <__aeabi_dcmplt>
 800841a:	2800      	cmp	r0, #0
 800841c:	d157      	bne.n	80084ce <_strtod_l+0xa26>
 800841e:	4630      	mov	r0, r6
 8008420:	4639      	mov	r1, r7
 8008422:	2200      	movs	r2, #0
 8008424:	4b5a      	ldr	r3, [pc, #360]	@ (8008590 <_strtod_l+0xae8>)
 8008426:	f7f8 f857 	bl	80004d8 <__aeabi_dmul>
 800842a:	4606      	mov	r6, r0
 800842c:	460f      	mov	r7, r1
 800842e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008432:	9606      	str	r6, [sp, #24]
 8008434:	9307      	str	r3, [sp, #28]
 8008436:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800843a:	4d52      	ldr	r5, [pc, #328]	@ (8008584 <_strtod_l+0xadc>)
 800843c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008440:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008442:	401d      	ands	r5, r3
 8008444:	4b53      	ldr	r3, [pc, #332]	@ (8008594 <_strtod_l+0xaec>)
 8008446:	429d      	cmp	r5, r3
 8008448:	f040 80aa 	bne.w	80085a0 <_strtod_l+0xaf8>
 800844c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800844e:	4650      	mov	r0, sl
 8008450:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008454:	4659      	mov	r1, fp
 8008456:	f002 f9d5 	bl	800a804 <__ulp>
 800845a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800845e:	f7f8 f83b 	bl	80004d8 <__aeabi_dmul>
 8008462:	4652      	mov	r2, sl
 8008464:	465b      	mov	r3, fp
 8008466:	f7f7 fe81 	bl	800016c <__adddf3>
 800846a:	460b      	mov	r3, r1
 800846c:	4945      	ldr	r1, [pc, #276]	@ (8008584 <_strtod_l+0xadc>)
 800846e:	4a4a      	ldr	r2, [pc, #296]	@ (8008598 <_strtod_l+0xaf0>)
 8008470:	4019      	ands	r1, r3
 8008472:	4291      	cmp	r1, r2
 8008474:	4682      	mov	sl, r0
 8008476:	d942      	bls.n	80084fe <_strtod_l+0xa56>
 8008478:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800847a:	4b43      	ldr	r3, [pc, #268]	@ (8008588 <_strtod_l+0xae0>)
 800847c:	429a      	cmp	r2, r3
 800847e:	d103      	bne.n	8008488 <_strtod_l+0x9e0>
 8008480:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008482:	3301      	adds	r3, #1
 8008484:	f43f ad2b 	beq.w	8007ede <_strtod_l+0x436>
 8008488:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800848c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8008588 <_strtod_l+0xae0>
 8008490:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008492:	9805      	ldr	r0, [sp, #20]
 8008494:	f001 fe84 	bl	800a1a0 <_Bfree>
 8008498:	4649      	mov	r1, r9
 800849a:	9805      	ldr	r0, [sp, #20]
 800849c:	f001 fe80 	bl	800a1a0 <_Bfree>
 80084a0:	4641      	mov	r1, r8
 80084a2:	9805      	ldr	r0, [sp, #20]
 80084a4:	f001 fe7c 	bl	800a1a0 <_Bfree>
 80084a8:	4621      	mov	r1, r4
 80084aa:	9805      	ldr	r0, [sp, #20]
 80084ac:	f001 fe78 	bl	800a1a0 <_Bfree>
 80084b0:	e618      	b.n	80080e4 <_strtod_l+0x63c>
 80084b2:	f1ba 0f01 	cmp.w	sl, #1
 80084b6:	d103      	bne.n	80084c0 <_strtod_l+0xa18>
 80084b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	f43f ada5 	beq.w	800800a <_strtod_l+0x562>
 80084c0:	2200      	movs	r2, #0
 80084c2:	4b36      	ldr	r3, [pc, #216]	@ (800859c <_strtod_l+0xaf4>)
 80084c4:	2600      	movs	r6, #0
 80084c6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80084ca:	4f30      	ldr	r7, [pc, #192]	@ (800858c <_strtod_l+0xae4>)
 80084cc:	e7b3      	b.n	8008436 <_strtod_l+0x98e>
 80084ce:	2600      	movs	r6, #0
 80084d0:	4f2f      	ldr	r7, [pc, #188]	@ (8008590 <_strtod_l+0xae8>)
 80084d2:	e7ac      	b.n	800842e <_strtod_l+0x986>
 80084d4:	4630      	mov	r0, r6
 80084d6:	4639      	mov	r1, r7
 80084d8:	4b2d      	ldr	r3, [pc, #180]	@ (8008590 <_strtod_l+0xae8>)
 80084da:	2200      	movs	r2, #0
 80084dc:	f7f7 fffc 	bl	80004d8 <__aeabi_dmul>
 80084e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084e2:	4606      	mov	r6, r0
 80084e4:	460f      	mov	r7, r1
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d0a1      	beq.n	800842e <_strtod_l+0x986>
 80084ea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80084ee:	e7a2      	b.n	8008436 <_strtod_l+0x98e>
 80084f0:	2200      	movs	r2, #0
 80084f2:	4b26      	ldr	r3, [pc, #152]	@ (800858c <_strtod_l+0xae4>)
 80084f4:	4616      	mov	r6, r2
 80084f6:	461f      	mov	r7, r3
 80084f8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80084fc:	e79b      	b.n	8008436 <_strtod_l+0x98e>
 80084fe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008502:	9b08      	ldr	r3, [sp, #32]
 8008504:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008508:	2b00      	cmp	r3, #0
 800850a:	d1c1      	bne.n	8008490 <_strtod_l+0x9e8>
 800850c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008510:	0d1b      	lsrs	r3, r3, #20
 8008512:	051b      	lsls	r3, r3, #20
 8008514:	429d      	cmp	r5, r3
 8008516:	d1bb      	bne.n	8008490 <_strtod_l+0x9e8>
 8008518:	4630      	mov	r0, r6
 800851a:	4639      	mov	r1, r7
 800851c:	f7f8 fb24 	bl	8000b68 <__aeabi_d2lz>
 8008520:	f7f7 ffac 	bl	800047c <__aeabi_l2d>
 8008524:	4602      	mov	r2, r0
 8008526:	460b      	mov	r3, r1
 8008528:	4630      	mov	r0, r6
 800852a:	4639      	mov	r1, r7
 800852c:	f7f7 fe1c 	bl	8000168 <__aeabi_dsub>
 8008530:	460b      	mov	r3, r1
 8008532:	4602      	mov	r2, r0
 8008534:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008538:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800853c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800853e:	ea46 060a 	orr.w	r6, r6, sl
 8008542:	431e      	orrs	r6, r3
 8008544:	d069      	beq.n	800861a <_strtod_l+0xb72>
 8008546:	a30a      	add	r3, pc, #40	@ (adr r3, 8008570 <_strtod_l+0xac8>)
 8008548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854c:	f7f8 fa36 	bl	80009bc <__aeabi_dcmplt>
 8008550:	2800      	cmp	r0, #0
 8008552:	f47f accf 	bne.w	8007ef4 <_strtod_l+0x44c>
 8008556:	a308      	add	r3, pc, #32	@ (adr r3, 8008578 <_strtod_l+0xad0>)
 8008558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800855c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008560:	f7f8 fa4a 	bl	80009f8 <__aeabi_dcmpgt>
 8008564:	2800      	cmp	r0, #0
 8008566:	d093      	beq.n	8008490 <_strtod_l+0x9e8>
 8008568:	e4c4      	b.n	8007ef4 <_strtod_l+0x44c>
 800856a:	bf00      	nop
 800856c:	f3af 8000 	nop.w
 8008570:	94a03595 	.word	0x94a03595
 8008574:	3fdfffff 	.word	0x3fdfffff
 8008578:	35afe535 	.word	0x35afe535
 800857c:	3fe00000 	.word	0x3fe00000
 8008580:	000fffff 	.word	0x000fffff
 8008584:	7ff00000 	.word	0x7ff00000
 8008588:	7fefffff 	.word	0x7fefffff
 800858c:	3ff00000 	.word	0x3ff00000
 8008590:	3fe00000 	.word	0x3fe00000
 8008594:	7fe00000 	.word	0x7fe00000
 8008598:	7c9fffff 	.word	0x7c9fffff
 800859c:	bff00000 	.word	0xbff00000
 80085a0:	9b08      	ldr	r3, [sp, #32]
 80085a2:	b323      	cbz	r3, 80085ee <_strtod_l+0xb46>
 80085a4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80085a8:	d821      	bhi.n	80085ee <_strtod_l+0xb46>
 80085aa:	a327      	add	r3, pc, #156	@ (adr r3, 8008648 <_strtod_l+0xba0>)
 80085ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085b0:	4630      	mov	r0, r6
 80085b2:	4639      	mov	r1, r7
 80085b4:	f7f8 fa0c 	bl	80009d0 <__aeabi_dcmple>
 80085b8:	b1a0      	cbz	r0, 80085e4 <_strtod_l+0xb3c>
 80085ba:	4639      	mov	r1, r7
 80085bc:	4630      	mov	r0, r6
 80085be:	f7f8 fa63 	bl	8000a88 <__aeabi_d2uiz>
 80085c2:	2801      	cmp	r0, #1
 80085c4:	bf38      	it	cc
 80085c6:	2001      	movcc	r0, #1
 80085c8:	f7f7 ff0c 	bl	80003e4 <__aeabi_ui2d>
 80085cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085ce:	4606      	mov	r6, r0
 80085d0:	460f      	mov	r7, r1
 80085d2:	b9fb      	cbnz	r3, 8008614 <_strtod_l+0xb6c>
 80085d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80085d8:	9014      	str	r0, [sp, #80]	@ 0x50
 80085da:	9315      	str	r3, [sp, #84]	@ 0x54
 80085dc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80085e0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80085e4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80085e6:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80085ea:	1b5b      	subs	r3, r3, r5
 80085ec:	9311      	str	r3, [sp, #68]	@ 0x44
 80085ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80085f2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80085f6:	f002 f905 	bl	800a804 <__ulp>
 80085fa:	4602      	mov	r2, r0
 80085fc:	460b      	mov	r3, r1
 80085fe:	4650      	mov	r0, sl
 8008600:	4659      	mov	r1, fp
 8008602:	f7f7 ff69 	bl	80004d8 <__aeabi_dmul>
 8008606:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800860a:	f7f7 fdaf 	bl	800016c <__adddf3>
 800860e:	4682      	mov	sl, r0
 8008610:	468b      	mov	fp, r1
 8008612:	e776      	b.n	8008502 <_strtod_l+0xa5a>
 8008614:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008618:	e7e0      	b.n	80085dc <_strtod_l+0xb34>
 800861a:	a30d      	add	r3, pc, #52	@ (adr r3, 8008650 <_strtod_l+0xba8>)
 800861c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008620:	f7f8 f9cc 	bl	80009bc <__aeabi_dcmplt>
 8008624:	e79e      	b.n	8008564 <_strtod_l+0xabc>
 8008626:	2300      	movs	r3, #0
 8008628:	930b      	str	r3, [sp, #44]	@ 0x2c
 800862a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800862c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800862e:	6013      	str	r3, [r2, #0]
 8008630:	f7ff ba77 	b.w	8007b22 <_strtod_l+0x7a>
 8008634:	2a65      	cmp	r2, #101	@ 0x65
 8008636:	f43f ab6e 	beq.w	8007d16 <_strtod_l+0x26e>
 800863a:	2a45      	cmp	r2, #69	@ 0x45
 800863c:	f43f ab6b 	beq.w	8007d16 <_strtod_l+0x26e>
 8008640:	2301      	movs	r3, #1
 8008642:	f7ff bba6 	b.w	8007d92 <_strtod_l+0x2ea>
 8008646:	bf00      	nop
 8008648:	ffc00000 	.word	0xffc00000
 800864c:	41dfffff 	.word	0x41dfffff
 8008650:	94a03595 	.word	0x94a03595
 8008654:	3fcfffff 	.word	0x3fcfffff

08008658 <_strtod_r>:
 8008658:	4b01      	ldr	r3, [pc, #4]	@ (8008660 <_strtod_r+0x8>)
 800865a:	f7ff ba25 	b.w	8007aa8 <_strtod_l>
 800865e:	bf00      	nop
 8008660:	20000034 	.word	0x20000034

08008664 <_strtol_l.constprop.0>:
 8008664:	2b24      	cmp	r3, #36	@ 0x24
 8008666:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800866a:	4686      	mov	lr, r0
 800866c:	4690      	mov	r8, r2
 800866e:	d801      	bhi.n	8008674 <_strtol_l.constprop.0+0x10>
 8008670:	2b01      	cmp	r3, #1
 8008672:	d106      	bne.n	8008682 <_strtol_l.constprop.0+0x1e>
 8008674:	f000 f8ae 	bl	80087d4 <__errno>
 8008678:	2316      	movs	r3, #22
 800867a:	6003      	str	r3, [r0, #0]
 800867c:	2000      	movs	r0, #0
 800867e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008682:	460d      	mov	r5, r1
 8008684:	4833      	ldr	r0, [pc, #204]	@ (8008754 <_strtol_l.constprop.0+0xf0>)
 8008686:	462a      	mov	r2, r5
 8008688:	f815 4b01 	ldrb.w	r4, [r5], #1
 800868c:	5d06      	ldrb	r6, [r0, r4]
 800868e:	f016 0608 	ands.w	r6, r6, #8
 8008692:	d1f8      	bne.n	8008686 <_strtol_l.constprop.0+0x22>
 8008694:	2c2d      	cmp	r4, #45	@ 0x2d
 8008696:	d12d      	bne.n	80086f4 <_strtol_l.constprop.0+0x90>
 8008698:	2601      	movs	r6, #1
 800869a:	782c      	ldrb	r4, [r5, #0]
 800869c:	1c95      	adds	r5, r2, #2
 800869e:	f033 0210 	bics.w	r2, r3, #16
 80086a2:	d109      	bne.n	80086b8 <_strtol_l.constprop.0+0x54>
 80086a4:	2c30      	cmp	r4, #48	@ 0x30
 80086a6:	d12a      	bne.n	80086fe <_strtol_l.constprop.0+0x9a>
 80086a8:	782a      	ldrb	r2, [r5, #0]
 80086aa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80086ae:	2a58      	cmp	r2, #88	@ 0x58
 80086b0:	d125      	bne.n	80086fe <_strtol_l.constprop.0+0x9a>
 80086b2:	2310      	movs	r3, #16
 80086b4:	786c      	ldrb	r4, [r5, #1]
 80086b6:	3502      	adds	r5, #2
 80086b8:	2200      	movs	r2, #0
 80086ba:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80086be:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80086c2:	fbbc f9f3 	udiv	r9, ip, r3
 80086c6:	4610      	mov	r0, r2
 80086c8:	fb03 ca19 	mls	sl, r3, r9, ip
 80086cc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80086d0:	2f09      	cmp	r7, #9
 80086d2:	d81b      	bhi.n	800870c <_strtol_l.constprop.0+0xa8>
 80086d4:	463c      	mov	r4, r7
 80086d6:	42a3      	cmp	r3, r4
 80086d8:	dd27      	ble.n	800872a <_strtol_l.constprop.0+0xc6>
 80086da:	1c57      	adds	r7, r2, #1
 80086dc:	d007      	beq.n	80086ee <_strtol_l.constprop.0+0x8a>
 80086de:	4581      	cmp	r9, r0
 80086e0:	d320      	bcc.n	8008724 <_strtol_l.constprop.0+0xc0>
 80086e2:	d101      	bne.n	80086e8 <_strtol_l.constprop.0+0x84>
 80086e4:	45a2      	cmp	sl, r4
 80086e6:	db1d      	blt.n	8008724 <_strtol_l.constprop.0+0xc0>
 80086e8:	2201      	movs	r2, #1
 80086ea:	fb00 4003 	mla	r0, r0, r3, r4
 80086ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80086f2:	e7eb      	b.n	80086cc <_strtol_l.constprop.0+0x68>
 80086f4:	2c2b      	cmp	r4, #43	@ 0x2b
 80086f6:	bf04      	itt	eq
 80086f8:	782c      	ldrbeq	r4, [r5, #0]
 80086fa:	1c95      	addeq	r5, r2, #2
 80086fc:	e7cf      	b.n	800869e <_strtol_l.constprop.0+0x3a>
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d1da      	bne.n	80086b8 <_strtol_l.constprop.0+0x54>
 8008702:	2c30      	cmp	r4, #48	@ 0x30
 8008704:	bf0c      	ite	eq
 8008706:	2308      	moveq	r3, #8
 8008708:	230a      	movne	r3, #10
 800870a:	e7d5      	b.n	80086b8 <_strtol_l.constprop.0+0x54>
 800870c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008710:	2f19      	cmp	r7, #25
 8008712:	d801      	bhi.n	8008718 <_strtol_l.constprop.0+0xb4>
 8008714:	3c37      	subs	r4, #55	@ 0x37
 8008716:	e7de      	b.n	80086d6 <_strtol_l.constprop.0+0x72>
 8008718:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800871c:	2f19      	cmp	r7, #25
 800871e:	d804      	bhi.n	800872a <_strtol_l.constprop.0+0xc6>
 8008720:	3c57      	subs	r4, #87	@ 0x57
 8008722:	e7d8      	b.n	80086d6 <_strtol_l.constprop.0+0x72>
 8008724:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008728:	e7e1      	b.n	80086ee <_strtol_l.constprop.0+0x8a>
 800872a:	1c53      	adds	r3, r2, #1
 800872c:	d108      	bne.n	8008740 <_strtol_l.constprop.0+0xdc>
 800872e:	2322      	movs	r3, #34	@ 0x22
 8008730:	4660      	mov	r0, ip
 8008732:	f8ce 3000 	str.w	r3, [lr]
 8008736:	f1b8 0f00 	cmp.w	r8, #0
 800873a:	d0a0      	beq.n	800867e <_strtol_l.constprop.0+0x1a>
 800873c:	1e69      	subs	r1, r5, #1
 800873e:	e006      	b.n	800874e <_strtol_l.constprop.0+0xea>
 8008740:	b106      	cbz	r6, 8008744 <_strtol_l.constprop.0+0xe0>
 8008742:	4240      	negs	r0, r0
 8008744:	f1b8 0f00 	cmp.w	r8, #0
 8008748:	d099      	beq.n	800867e <_strtol_l.constprop.0+0x1a>
 800874a:	2a00      	cmp	r2, #0
 800874c:	d1f6      	bne.n	800873c <_strtol_l.constprop.0+0xd8>
 800874e:	f8c8 1000 	str.w	r1, [r8]
 8008752:	e794      	b.n	800867e <_strtol_l.constprop.0+0x1a>
 8008754:	0800b419 	.word	0x0800b419

08008758 <_strtol_r>:
 8008758:	f7ff bf84 	b.w	8008664 <_strtol_l.constprop.0>

0800875c <_fwalk_sglue>:
 800875c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008760:	4607      	mov	r7, r0
 8008762:	4688      	mov	r8, r1
 8008764:	4614      	mov	r4, r2
 8008766:	2600      	movs	r6, #0
 8008768:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800876c:	f1b9 0901 	subs.w	r9, r9, #1
 8008770:	d505      	bpl.n	800877e <_fwalk_sglue+0x22>
 8008772:	6824      	ldr	r4, [r4, #0]
 8008774:	2c00      	cmp	r4, #0
 8008776:	d1f7      	bne.n	8008768 <_fwalk_sglue+0xc>
 8008778:	4630      	mov	r0, r6
 800877a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800877e:	89ab      	ldrh	r3, [r5, #12]
 8008780:	2b01      	cmp	r3, #1
 8008782:	d907      	bls.n	8008794 <_fwalk_sglue+0x38>
 8008784:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008788:	3301      	adds	r3, #1
 800878a:	d003      	beq.n	8008794 <_fwalk_sglue+0x38>
 800878c:	4629      	mov	r1, r5
 800878e:	4638      	mov	r0, r7
 8008790:	47c0      	blx	r8
 8008792:	4306      	orrs	r6, r0
 8008794:	3568      	adds	r5, #104	@ 0x68
 8008796:	e7e9      	b.n	800876c <_fwalk_sglue+0x10>

08008798 <strncmp>:
 8008798:	b510      	push	{r4, lr}
 800879a:	b16a      	cbz	r2, 80087b8 <strncmp+0x20>
 800879c:	3901      	subs	r1, #1
 800879e:	1884      	adds	r4, r0, r2
 80087a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087a4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d103      	bne.n	80087b4 <strncmp+0x1c>
 80087ac:	42a0      	cmp	r0, r4
 80087ae:	d001      	beq.n	80087b4 <strncmp+0x1c>
 80087b0:	2a00      	cmp	r2, #0
 80087b2:	d1f5      	bne.n	80087a0 <strncmp+0x8>
 80087b4:	1ad0      	subs	r0, r2, r3
 80087b6:	bd10      	pop	{r4, pc}
 80087b8:	4610      	mov	r0, r2
 80087ba:	e7fc      	b.n	80087b6 <strncmp+0x1e>

080087bc <memset>:
 80087bc:	4603      	mov	r3, r0
 80087be:	4402      	add	r2, r0
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d100      	bne.n	80087c6 <memset+0xa>
 80087c4:	4770      	bx	lr
 80087c6:	f803 1b01 	strb.w	r1, [r3], #1
 80087ca:	e7f9      	b.n	80087c0 <memset+0x4>

080087cc <_localeconv_r>:
 80087cc:	4800      	ldr	r0, [pc, #0]	@ (80087d0 <_localeconv_r+0x4>)
 80087ce:	4770      	bx	lr
 80087d0:	20000124 	.word	0x20000124

080087d4 <__errno>:
 80087d4:	4b01      	ldr	r3, [pc, #4]	@ (80087dc <__errno+0x8>)
 80087d6:	6818      	ldr	r0, [r3, #0]
 80087d8:	4770      	bx	lr
 80087da:	bf00      	nop
 80087dc:	200001a0 	.word	0x200001a0

080087e0 <__libc_init_array>:
 80087e0:	b570      	push	{r4, r5, r6, lr}
 80087e2:	2600      	movs	r6, #0
 80087e4:	4d0c      	ldr	r5, [pc, #48]	@ (8008818 <__libc_init_array+0x38>)
 80087e6:	4c0d      	ldr	r4, [pc, #52]	@ (800881c <__libc_init_array+0x3c>)
 80087e8:	1b64      	subs	r4, r4, r5
 80087ea:	10a4      	asrs	r4, r4, #2
 80087ec:	42a6      	cmp	r6, r4
 80087ee:	d109      	bne.n	8008804 <__libc_init_array+0x24>
 80087f0:	f002 fd60 	bl	800b2b4 <_init>
 80087f4:	2600      	movs	r6, #0
 80087f6:	4d0a      	ldr	r5, [pc, #40]	@ (8008820 <__libc_init_array+0x40>)
 80087f8:	4c0a      	ldr	r4, [pc, #40]	@ (8008824 <__libc_init_array+0x44>)
 80087fa:	1b64      	subs	r4, r4, r5
 80087fc:	10a4      	asrs	r4, r4, #2
 80087fe:	42a6      	cmp	r6, r4
 8008800:	d105      	bne.n	800880e <__libc_init_array+0x2e>
 8008802:	bd70      	pop	{r4, r5, r6, pc}
 8008804:	f855 3b04 	ldr.w	r3, [r5], #4
 8008808:	4798      	blx	r3
 800880a:	3601      	adds	r6, #1
 800880c:	e7ee      	b.n	80087ec <__libc_init_array+0xc>
 800880e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008812:	4798      	blx	r3
 8008814:	3601      	adds	r6, #1
 8008816:	e7f2      	b.n	80087fe <__libc_init_array+0x1e>
 8008818:	0800b7b4 	.word	0x0800b7b4
 800881c:	0800b7b4 	.word	0x0800b7b4
 8008820:	0800b7b4 	.word	0x0800b7b4
 8008824:	0800b7b8 	.word	0x0800b7b8

08008828 <__retarget_lock_init_recursive>:
 8008828:	4770      	bx	lr

0800882a <__retarget_lock_acquire_recursive>:
 800882a:	4770      	bx	lr

0800882c <__retarget_lock_release_recursive>:
 800882c:	4770      	bx	lr

0800882e <memchr>:
 800882e:	4603      	mov	r3, r0
 8008830:	b510      	push	{r4, lr}
 8008832:	b2c9      	uxtb	r1, r1
 8008834:	4402      	add	r2, r0
 8008836:	4293      	cmp	r3, r2
 8008838:	4618      	mov	r0, r3
 800883a:	d101      	bne.n	8008840 <memchr+0x12>
 800883c:	2000      	movs	r0, #0
 800883e:	e003      	b.n	8008848 <memchr+0x1a>
 8008840:	7804      	ldrb	r4, [r0, #0]
 8008842:	3301      	adds	r3, #1
 8008844:	428c      	cmp	r4, r1
 8008846:	d1f6      	bne.n	8008836 <memchr+0x8>
 8008848:	bd10      	pop	{r4, pc}

0800884a <memcpy>:
 800884a:	440a      	add	r2, r1
 800884c:	4291      	cmp	r1, r2
 800884e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008852:	d100      	bne.n	8008856 <memcpy+0xc>
 8008854:	4770      	bx	lr
 8008856:	b510      	push	{r4, lr}
 8008858:	f811 4b01 	ldrb.w	r4, [r1], #1
 800885c:	4291      	cmp	r1, r2
 800885e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008862:	d1f9      	bne.n	8008858 <memcpy+0xe>
 8008864:	bd10      	pop	{r4, pc}
	...

08008868 <nan>:
 8008868:	2000      	movs	r0, #0
 800886a:	4901      	ldr	r1, [pc, #4]	@ (8008870 <nan+0x8>)
 800886c:	4770      	bx	lr
 800886e:	bf00      	nop
 8008870:	7ff80000 	.word	0x7ff80000

08008874 <nanf>:
 8008874:	4800      	ldr	r0, [pc, #0]	@ (8008878 <nanf+0x4>)
 8008876:	4770      	bx	lr
 8008878:	7fc00000 	.word	0x7fc00000

0800887c <quorem>:
 800887c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008880:	6903      	ldr	r3, [r0, #16]
 8008882:	690c      	ldr	r4, [r1, #16]
 8008884:	4607      	mov	r7, r0
 8008886:	42a3      	cmp	r3, r4
 8008888:	db7e      	blt.n	8008988 <quorem+0x10c>
 800888a:	3c01      	subs	r4, #1
 800888c:	00a3      	lsls	r3, r4, #2
 800888e:	f100 0514 	add.w	r5, r0, #20
 8008892:	f101 0814 	add.w	r8, r1, #20
 8008896:	9300      	str	r3, [sp, #0]
 8008898:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800889c:	9301      	str	r3, [sp, #4]
 800889e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80088a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088a6:	3301      	adds	r3, #1
 80088a8:	429a      	cmp	r2, r3
 80088aa:	fbb2 f6f3 	udiv	r6, r2, r3
 80088ae:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088b2:	d32e      	bcc.n	8008912 <quorem+0x96>
 80088b4:	f04f 0a00 	mov.w	sl, #0
 80088b8:	46c4      	mov	ip, r8
 80088ba:	46ae      	mov	lr, r5
 80088bc:	46d3      	mov	fp, sl
 80088be:	f85c 3b04 	ldr.w	r3, [ip], #4
 80088c2:	b298      	uxth	r0, r3
 80088c4:	fb06 a000 	mla	r0, r6, r0, sl
 80088c8:	0c1b      	lsrs	r3, r3, #16
 80088ca:	0c02      	lsrs	r2, r0, #16
 80088cc:	fb06 2303 	mla	r3, r6, r3, r2
 80088d0:	f8de 2000 	ldr.w	r2, [lr]
 80088d4:	b280      	uxth	r0, r0
 80088d6:	b292      	uxth	r2, r2
 80088d8:	1a12      	subs	r2, r2, r0
 80088da:	445a      	add	r2, fp
 80088dc:	f8de 0000 	ldr.w	r0, [lr]
 80088e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80088ea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80088ee:	b292      	uxth	r2, r2
 80088f0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80088f4:	45e1      	cmp	r9, ip
 80088f6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80088fa:	f84e 2b04 	str.w	r2, [lr], #4
 80088fe:	d2de      	bcs.n	80088be <quorem+0x42>
 8008900:	9b00      	ldr	r3, [sp, #0]
 8008902:	58eb      	ldr	r3, [r5, r3]
 8008904:	b92b      	cbnz	r3, 8008912 <quorem+0x96>
 8008906:	9b01      	ldr	r3, [sp, #4]
 8008908:	3b04      	subs	r3, #4
 800890a:	429d      	cmp	r5, r3
 800890c:	461a      	mov	r2, r3
 800890e:	d32f      	bcc.n	8008970 <quorem+0xf4>
 8008910:	613c      	str	r4, [r7, #16]
 8008912:	4638      	mov	r0, r7
 8008914:	f001 fec6 	bl	800a6a4 <__mcmp>
 8008918:	2800      	cmp	r0, #0
 800891a:	db25      	blt.n	8008968 <quorem+0xec>
 800891c:	4629      	mov	r1, r5
 800891e:	2000      	movs	r0, #0
 8008920:	f858 2b04 	ldr.w	r2, [r8], #4
 8008924:	f8d1 c000 	ldr.w	ip, [r1]
 8008928:	fa1f fe82 	uxth.w	lr, r2
 800892c:	fa1f f38c 	uxth.w	r3, ip
 8008930:	eba3 030e 	sub.w	r3, r3, lr
 8008934:	4403      	add	r3, r0
 8008936:	0c12      	lsrs	r2, r2, #16
 8008938:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800893c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008940:	b29b      	uxth	r3, r3
 8008942:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008946:	45c1      	cmp	r9, r8
 8008948:	ea4f 4022 	mov.w	r0, r2, asr #16
 800894c:	f841 3b04 	str.w	r3, [r1], #4
 8008950:	d2e6      	bcs.n	8008920 <quorem+0xa4>
 8008952:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008956:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800895a:	b922      	cbnz	r2, 8008966 <quorem+0xea>
 800895c:	3b04      	subs	r3, #4
 800895e:	429d      	cmp	r5, r3
 8008960:	461a      	mov	r2, r3
 8008962:	d30b      	bcc.n	800897c <quorem+0x100>
 8008964:	613c      	str	r4, [r7, #16]
 8008966:	3601      	adds	r6, #1
 8008968:	4630      	mov	r0, r6
 800896a:	b003      	add	sp, #12
 800896c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008970:	6812      	ldr	r2, [r2, #0]
 8008972:	3b04      	subs	r3, #4
 8008974:	2a00      	cmp	r2, #0
 8008976:	d1cb      	bne.n	8008910 <quorem+0x94>
 8008978:	3c01      	subs	r4, #1
 800897a:	e7c6      	b.n	800890a <quorem+0x8e>
 800897c:	6812      	ldr	r2, [r2, #0]
 800897e:	3b04      	subs	r3, #4
 8008980:	2a00      	cmp	r2, #0
 8008982:	d1ef      	bne.n	8008964 <quorem+0xe8>
 8008984:	3c01      	subs	r4, #1
 8008986:	e7ea      	b.n	800895e <quorem+0xe2>
 8008988:	2000      	movs	r0, #0
 800898a:	e7ee      	b.n	800896a <quorem+0xee>
 800898c:	0000      	movs	r0, r0
	...

08008990 <_dtoa_r>:
 8008990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008994:	4614      	mov	r4, r2
 8008996:	461d      	mov	r5, r3
 8008998:	69c7      	ldr	r7, [r0, #28]
 800899a:	b097      	sub	sp, #92	@ 0x5c
 800899c:	4683      	mov	fp, r0
 800899e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80089a2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80089a4:	b97f      	cbnz	r7, 80089c6 <_dtoa_r+0x36>
 80089a6:	2010      	movs	r0, #16
 80089a8:	f001 fa4a 	bl	8009e40 <malloc>
 80089ac:	4602      	mov	r2, r0
 80089ae:	f8cb 001c 	str.w	r0, [fp, #28]
 80089b2:	b920      	cbnz	r0, 80089be <_dtoa_r+0x2e>
 80089b4:	21ef      	movs	r1, #239	@ 0xef
 80089b6:	4ba8      	ldr	r3, [pc, #672]	@ (8008c58 <_dtoa_r+0x2c8>)
 80089b8:	48a8      	ldr	r0, [pc, #672]	@ (8008c5c <_dtoa_r+0x2cc>)
 80089ba:	f002 f945 	bl	800ac48 <__assert_func>
 80089be:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80089c2:	6007      	str	r7, [r0, #0]
 80089c4:	60c7      	str	r7, [r0, #12]
 80089c6:	f8db 301c 	ldr.w	r3, [fp, #28]
 80089ca:	6819      	ldr	r1, [r3, #0]
 80089cc:	b159      	cbz	r1, 80089e6 <_dtoa_r+0x56>
 80089ce:	685a      	ldr	r2, [r3, #4]
 80089d0:	2301      	movs	r3, #1
 80089d2:	4093      	lsls	r3, r2
 80089d4:	604a      	str	r2, [r1, #4]
 80089d6:	608b      	str	r3, [r1, #8]
 80089d8:	4658      	mov	r0, fp
 80089da:	f001 fbe1 	bl	800a1a0 <_Bfree>
 80089de:	2200      	movs	r2, #0
 80089e0:	f8db 301c 	ldr.w	r3, [fp, #28]
 80089e4:	601a      	str	r2, [r3, #0]
 80089e6:	1e2b      	subs	r3, r5, #0
 80089e8:	bfaf      	iteee	ge
 80089ea:	2300      	movge	r3, #0
 80089ec:	2201      	movlt	r2, #1
 80089ee:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80089f2:	9303      	strlt	r3, [sp, #12]
 80089f4:	bfa8      	it	ge
 80089f6:	6033      	strge	r3, [r6, #0]
 80089f8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80089fc:	4b98      	ldr	r3, [pc, #608]	@ (8008c60 <_dtoa_r+0x2d0>)
 80089fe:	bfb8      	it	lt
 8008a00:	6032      	strlt	r2, [r6, #0]
 8008a02:	ea33 0308 	bics.w	r3, r3, r8
 8008a06:	d112      	bne.n	8008a2e <_dtoa_r+0x9e>
 8008a08:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008a0c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008a0e:	6013      	str	r3, [r2, #0]
 8008a10:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008a14:	4323      	orrs	r3, r4
 8008a16:	f000 8550 	beq.w	80094ba <_dtoa_r+0xb2a>
 8008a1a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008a1c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8008c64 <_dtoa_r+0x2d4>
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	f000 8552 	beq.w	80094ca <_dtoa_r+0xb3a>
 8008a26:	f10a 0303 	add.w	r3, sl, #3
 8008a2a:	f000 bd4c 	b.w	80094c6 <_dtoa_r+0xb36>
 8008a2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a32:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008a36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	f7f7 ffb3 	bl	80009a8 <__aeabi_dcmpeq>
 8008a42:	4607      	mov	r7, r0
 8008a44:	b158      	cbz	r0, 8008a5e <_dtoa_r+0xce>
 8008a46:	2301      	movs	r3, #1
 8008a48:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008a4a:	6013      	str	r3, [r2, #0]
 8008a4c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008a4e:	b113      	cbz	r3, 8008a56 <_dtoa_r+0xc6>
 8008a50:	4b85      	ldr	r3, [pc, #532]	@ (8008c68 <_dtoa_r+0x2d8>)
 8008a52:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008a54:	6013      	str	r3, [r2, #0]
 8008a56:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8008c6c <_dtoa_r+0x2dc>
 8008a5a:	f000 bd36 	b.w	80094ca <_dtoa_r+0xb3a>
 8008a5e:	ab14      	add	r3, sp, #80	@ 0x50
 8008a60:	9301      	str	r3, [sp, #4]
 8008a62:	ab15      	add	r3, sp, #84	@ 0x54
 8008a64:	9300      	str	r3, [sp, #0]
 8008a66:	4658      	mov	r0, fp
 8008a68:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008a6c:	f001 ff32 	bl	800a8d4 <__d2b>
 8008a70:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8008a74:	4681      	mov	r9, r0
 8008a76:	2e00      	cmp	r6, #0
 8008a78:	d077      	beq.n	8008b6a <_dtoa_r+0x1da>
 8008a7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a80:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008a84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a88:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008a8c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008a90:	9712      	str	r7, [sp, #72]	@ 0x48
 8008a92:	4619      	mov	r1, r3
 8008a94:	2200      	movs	r2, #0
 8008a96:	4b76      	ldr	r3, [pc, #472]	@ (8008c70 <_dtoa_r+0x2e0>)
 8008a98:	f7f7 fb66 	bl	8000168 <__aeabi_dsub>
 8008a9c:	a368      	add	r3, pc, #416	@ (adr r3, 8008c40 <_dtoa_r+0x2b0>)
 8008a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa2:	f7f7 fd19 	bl	80004d8 <__aeabi_dmul>
 8008aa6:	a368      	add	r3, pc, #416	@ (adr r3, 8008c48 <_dtoa_r+0x2b8>)
 8008aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aac:	f7f7 fb5e 	bl	800016c <__adddf3>
 8008ab0:	4604      	mov	r4, r0
 8008ab2:	4630      	mov	r0, r6
 8008ab4:	460d      	mov	r5, r1
 8008ab6:	f7f7 fca5 	bl	8000404 <__aeabi_i2d>
 8008aba:	a365      	add	r3, pc, #404	@ (adr r3, 8008c50 <_dtoa_r+0x2c0>)
 8008abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac0:	f7f7 fd0a 	bl	80004d8 <__aeabi_dmul>
 8008ac4:	4602      	mov	r2, r0
 8008ac6:	460b      	mov	r3, r1
 8008ac8:	4620      	mov	r0, r4
 8008aca:	4629      	mov	r1, r5
 8008acc:	f7f7 fb4e 	bl	800016c <__adddf3>
 8008ad0:	4604      	mov	r4, r0
 8008ad2:	460d      	mov	r5, r1
 8008ad4:	f7f7 ffb0 	bl	8000a38 <__aeabi_d2iz>
 8008ad8:	2200      	movs	r2, #0
 8008ada:	4607      	mov	r7, r0
 8008adc:	2300      	movs	r3, #0
 8008ade:	4620      	mov	r0, r4
 8008ae0:	4629      	mov	r1, r5
 8008ae2:	f7f7 ff6b 	bl	80009bc <__aeabi_dcmplt>
 8008ae6:	b140      	cbz	r0, 8008afa <_dtoa_r+0x16a>
 8008ae8:	4638      	mov	r0, r7
 8008aea:	f7f7 fc8b 	bl	8000404 <__aeabi_i2d>
 8008aee:	4622      	mov	r2, r4
 8008af0:	462b      	mov	r3, r5
 8008af2:	f7f7 ff59 	bl	80009a8 <__aeabi_dcmpeq>
 8008af6:	b900      	cbnz	r0, 8008afa <_dtoa_r+0x16a>
 8008af8:	3f01      	subs	r7, #1
 8008afa:	2f16      	cmp	r7, #22
 8008afc:	d853      	bhi.n	8008ba6 <_dtoa_r+0x216>
 8008afe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b02:	4b5c      	ldr	r3, [pc, #368]	@ (8008c74 <_dtoa_r+0x2e4>)
 8008b04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b0c:	f7f7 ff56 	bl	80009bc <__aeabi_dcmplt>
 8008b10:	2800      	cmp	r0, #0
 8008b12:	d04a      	beq.n	8008baa <_dtoa_r+0x21a>
 8008b14:	2300      	movs	r3, #0
 8008b16:	3f01      	subs	r7, #1
 8008b18:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008b1a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008b1c:	1b9b      	subs	r3, r3, r6
 8008b1e:	1e5a      	subs	r2, r3, #1
 8008b20:	bf46      	itte	mi
 8008b22:	f1c3 0801 	rsbmi	r8, r3, #1
 8008b26:	2300      	movmi	r3, #0
 8008b28:	f04f 0800 	movpl.w	r8, #0
 8008b2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b2e:	bf48      	it	mi
 8008b30:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8008b32:	2f00      	cmp	r7, #0
 8008b34:	db3b      	blt.n	8008bae <_dtoa_r+0x21e>
 8008b36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b38:	970e      	str	r7, [sp, #56]	@ 0x38
 8008b3a:	443b      	add	r3, r7
 8008b3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b3e:	2300      	movs	r3, #0
 8008b40:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b42:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008b44:	2b09      	cmp	r3, #9
 8008b46:	d866      	bhi.n	8008c16 <_dtoa_r+0x286>
 8008b48:	2b05      	cmp	r3, #5
 8008b4a:	bfc4      	itt	gt
 8008b4c:	3b04      	subgt	r3, #4
 8008b4e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008b50:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008b52:	bfc8      	it	gt
 8008b54:	2400      	movgt	r4, #0
 8008b56:	f1a3 0302 	sub.w	r3, r3, #2
 8008b5a:	bfd8      	it	le
 8008b5c:	2401      	movle	r4, #1
 8008b5e:	2b03      	cmp	r3, #3
 8008b60:	d864      	bhi.n	8008c2c <_dtoa_r+0x29c>
 8008b62:	e8df f003 	tbb	[pc, r3]
 8008b66:	382b      	.short	0x382b
 8008b68:	5636      	.short	0x5636
 8008b6a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008b6e:	441e      	add	r6, r3
 8008b70:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008b74:	2b20      	cmp	r3, #32
 8008b76:	bfc1      	itttt	gt
 8008b78:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008b7c:	fa08 f803 	lslgt.w	r8, r8, r3
 8008b80:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008b84:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008b88:	bfd6      	itet	le
 8008b8a:	f1c3 0320 	rsble	r3, r3, #32
 8008b8e:	ea48 0003 	orrgt.w	r0, r8, r3
 8008b92:	fa04 f003 	lslle.w	r0, r4, r3
 8008b96:	f7f7 fc25 	bl	80003e4 <__aeabi_ui2d>
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008ba0:	3e01      	subs	r6, #1
 8008ba2:	9212      	str	r2, [sp, #72]	@ 0x48
 8008ba4:	e775      	b.n	8008a92 <_dtoa_r+0x102>
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	e7b6      	b.n	8008b18 <_dtoa_r+0x188>
 8008baa:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008bac:	e7b5      	b.n	8008b1a <_dtoa_r+0x18a>
 8008bae:	427b      	negs	r3, r7
 8008bb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	eba8 0807 	sub.w	r8, r8, r7
 8008bb8:	930e      	str	r3, [sp, #56]	@ 0x38
 8008bba:	e7c2      	b.n	8008b42 <_dtoa_r+0x1b2>
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008bc0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	dc35      	bgt.n	8008c32 <_dtoa_r+0x2a2>
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	461a      	mov	r2, r3
 8008bca:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008bce:	9221      	str	r2, [sp, #132]	@ 0x84
 8008bd0:	e00b      	b.n	8008bea <_dtoa_r+0x25a>
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	e7f3      	b.n	8008bbe <_dtoa_r+0x22e>
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008bda:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008bdc:	18fb      	adds	r3, r7, r3
 8008bde:	9308      	str	r3, [sp, #32]
 8008be0:	3301      	adds	r3, #1
 8008be2:	2b01      	cmp	r3, #1
 8008be4:	9307      	str	r3, [sp, #28]
 8008be6:	bfb8      	it	lt
 8008be8:	2301      	movlt	r3, #1
 8008bea:	2100      	movs	r1, #0
 8008bec:	2204      	movs	r2, #4
 8008bee:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008bf2:	f102 0514 	add.w	r5, r2, #20
 8008bf6:	429d      	cmp	r5, r3
 8008bf8:	d91f      	bls.n	8008c3a <_dtoa_r+0x2aa>
 8008bfa:	6041      	str	r1, [r0, #4]
 8008bfc:	4658      	mov	r0, fp
 8008bfe:	f001 fa8f 	bl	800a120 <_Balloc>
 8008c02:	4682      	mov	sl, r0
 8008c04:	2800      	cmp	r0, #0
 8008c06:	d139      	bne.n	8008c7c <_dtoa_r+0x2ec>
 8008c08:	4602      	mov	r2, r0
 8008c0a:	f240 11af 	movw	r1, #431	@ 0x1af
 8008c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8008c78 <_dtoa_r+0x2e8>)
 8008c10:	e6d2      	b.n	80089b8 <_dtoa_r+0x28>
 8008c12:	2301      	movs	r3, #1
 8008c14:	e7e0      	b.n	8008bd8 <_dtoa_r+0x248>
 8008c16:	2401      	movs	r4, #1
 8008c18:	2300      	movs	r3, #0
 8008c1a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008c1c:	9320      	str	r3, [sp, #128]	@ 0x80
 8008c1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008c22:	2200      	movs	r2, #0
 8008c24:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008c28:	2312      	movs	r3, #18
 8008c2a:	e7d0      	b.n	8008bce <_dtoa_r+0x23e>
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c30:	e7f5      	b.n	8008c1e <_dtoa_r+0x28e>
 8008c32:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008c34:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008c38:	e7d7      	b.n	8008bea <_dtoa_r+0x25a>
 8008c3a:	3101      	adds	r1, #1
 8008c3c:	0052      	lsls	r2, r2, #1
 8008c3e:	e7d8      	b.n	8008bf2 <_dtoa_r+0x262>
 8008c40:	636f4361 	.word	0x636f4361
 8008c44:	3fd287a7 	.word	0x3fd287a7
 8008c48:	8b60c8b3 	.word	0x8b60c8b3
 8008c4c:	3fc68a28 	.word	0x3fc68a28
 8008c50:	509f79fb 	.word	0x509f79fb
 8008c54:	3fd34413 	.word	0x3fd34413
 8008c58:	0800b526 	.word	0x0800b526
 8008c5c:	0800b53d 	.word	0x0800b53d
 8008c60:	7ff00000 	.word	0x7ff00000
 8008c64:	0800b522 	.word	0x0800b522
 8008c68:	0800b393 	.word	0x0800b393
 8008c6c:	0800b392 	.word	0x0800b392
 8008c70:	3ff80000 	.word	0x3ff80000
 8008c74:	0800b6a8 	.word	0x0800b6a8
 8008c78:	0800b595 	.word	0x0800b595
 8008c7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008c80:	6018      	str	r0, [r3, #0]
 8008c82:	9b07      	ldr	r3, [sp, #28]
 8008c84:	2b0e      	cmp	r3, #14
 8008c86:	f200 80a4 	bhi.w	8008dd2 <_dtoa_r+0x442>
 8008c8a:	2c00      	cmp	r4, #0
 8008c8c:	f000 80a1 	beq.w	8008dd2 <_dtoa_r+0x442>
 8008c90:	2f00      	cmp	r7, #0
 8008c92:	dd33      	ble.n	8008cfc <_dtoa_r+0x36c>
 8008c94:	4b86      	ldr	r3, [pc, #536]	@ (8008eb0 <_dtoa_r+0x520>)
 8008c96:	f007 020f 	and.w	r2, r7, #15
 8008c9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c9e:	05f8      	lsls	r0, r7, #23
 8008ca0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008ca4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008ca8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008cac:	d516      	bpl.n	8008cdc <_dtoa_r+0x34c>
 8008cae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008cb2:	4b80      	ldr	r3, [pc, #512]	@ (8008eb4 <_dtoa_r+0x524>)
 8008cb4:	2603      	movs	r6, #3
 8008cb6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008cba:	f7f7 fd37 	bl	800072c <__aeabi_ddiv>
 8008cbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cc2:	f004 040f 	and.w	r4, r4, #15
 8008cc6:	4d7b      	ldr	r5, [pc, #492]	@ (8008eb4 <_dtoa_r+0x524>)
 8008cc8:	b954      	cbnz	r4, 8008ce0 <_dtoa_r+0x350>
 8008cca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cd2:	f7f7 fd2b 	bl	800072c <__aeabi_ddiv>
 8008cd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cda:	e028      	b.n	8008d2e <_dtoa_r+0x39e>
 8008cdc:	2602      	movs	r6, #2
 8008cde:	e7f2      	b.n	8008cc6 <_dtoa_r+0x336>
 8008ce0:	07e1      	lsls	r1, r4, #31
 8008ce2:	d508      	bpl.n	8008cf6 <_dtoa_r+0x366>
 8008ce4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ce8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008cec:	f7f7 fbf4 	bl	80004d8 <__aeabi_dmul>
 8008cf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cf4:	3601      	adds	r6, #1
 8008cf6:	1064      	asrs	r4, r4, #1
 8008cf8:	3508      	adds	r5, #8
 8008cfa:	e7e5      	b.n	8008cc8 <_dtoa_r+0x338>
 8008cfc:	f000 80d2 	beq.w	8008ea4 <_dtoa_r+0x514>
 8008d00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d04:	427c      	negs	r4, r7
 8008d06:	4b6a      	ldr	r3, [pc, #424]	@ (8008eb0 <_dtoa_r+0x520>)
 8008d08:	f004 020f 	and.w	r2, r4, #15
 8008d0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d14:	f7f7 fbe0 	bl	80004d8 <__aeabi_dmul>
 8008d18:	2602      	movs	r6, #2
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d20:	4d64      	ldr	r5, [pc, #400]	@ (8008eb4 <_dtoa_r+0x524>)
 8008d22:	1124      	asrs	r4, r4, #4
 8008d24:	2c00      	cmp	r4, #0
 8008d26:	f040 80b2 	bne.w	8008e8e <_dtoa_r+0x4fe>
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d1d3      	bne.n	8008cd6 <_dtoa_r+0x346>
 8008d2e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008d32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	f000 80b7 	beq.w	8008ea8 <_dtoa_r+0x518>
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	4620      	mov	r0, r4
 8008d3e:	4629      	mov	r1, r5
 8008d40:	4b5d      	ldr	r3, [pc, #372]	@ (8008eb8 <_dtoa_r+0x528>)
 8008d42:	f7f7 fe3b 	bl	80009bc <__aeabi_dcmplt>
 8008d46:	2800      	cmp	r0, #0
 8008d48:	f000 80ae 	beq.w	8008ea8 <_dtoa_r+0x518>
 8008d4c:	9b07      	ldr	r3, [sp, #28]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	f000 80aa 	beq.w	8008ea8 <_dtoa_r+0x518>
 8008d54:	9b08      	ldr	r3, [sp, #32]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	dd37      	ble.n	8008dca <_dtoa_r+0x43a>
 8008d5a:	1e7b      	subs	r3, r7, #1
 8008d5c:	4620      	mov	r0, r4
 8008d5e:	9304      	str	r3, [sp, #16]
 8008d60:	2200      	movs	r2, #0
 8008d62:	4629      	mov	r1, r5
 8008d64:	4b55      	ldr	r3, [pc, #340]	@ (8008ebc <_dtoa_r+0x52c>)
 8008d66:	f7f7 fbb7 	bl	80004d8 <__aeabi_dmul>
 8008d6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d6e:	9c08      	ldr	r4, [sp, #32]
 8008d70:	3601      	adds	r6, #1
 8008d72:	4630      	mov	r0, r6
 8008d74:	f7f7 fb46 	bl	8000404 <__aeabi_i2d>
 8008d78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d7c:	f7f7 fbac 	bl	80004d8 <__aeabi_dmul>
 8008d80:	2200      	movs	r2, #0
 8008d82:	4b4f      	ldr	r3, [pc, #316]	@ (8008ec0 <_dtoa_r+0x530>)
 8008d84:	f7f7 f9f2 	bl	800016c <__adddf3>
 8008d88:	4605      	mov	r5, r0
 8008d8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008d8e:	2c00      	cmp	r4, #0
 8008d90:	f040 809a 	bne.w	8008ec8 <_dtoa_r+0x538>
 8008d94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	4b4a      	ldr	r3, [pc, #296]	@ (8008ec4 <_dtoa_r+0x534>)
 8008d9c:	f7f7 f9e4 	bl	8000168 <__aeabi_dsub>
 8008da0:	4602      	mov	r2, r0
 8008da2:	460b      	mov	r3, r1
 8008da4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008da8:	462a      	mov	r2, r5
 8008daa:	4633      	mov	r3, r6
 8008dac:	f7f7 fe24 	bl	80009f8 <__aeabi_dcmpgt>
 8008db0:	2800      	cmp	r0, #0
 8008db2:	f040 828e 	bne.w	80092d2 <_dtoa_r+0x942>
 8008db6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008dba:	462a      	mov	r2, r5
 8008dbc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008dc0:	f7f7 fdfc 	bl	80009bc <__aeabi_dcmplt>
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	f040 8127 	bne.w	8009018 <_dtoa_r+0x688>
 8008dca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008dce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008dd2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	f2c0 8163 	blt.w	80090a0 <_dtoa_r+0x710>
 8008dda:	2f0e      	cmp	r7, #14
 8008ddc:	f300 8160 	bgt.w	80090a0 <_dtoa_r+0x710>
 8008de0:	4b33      	ldr	r3, [pc, #204]	@ (8008eb0 <_dtoa_r+0x520>)
 8008de2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008de6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008dea:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008dee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	da03      	bge.n	8008dfc <_dtoa_r+0x46c>
 8008df4:	9b07      	ldr	r3, [sp, #28]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	f340 8100 	ble.w	8008ffc <_dtoa_r+0x66c>
 8008dfc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008e00:	4656      	mov	r6, sl
 8008e02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e06:	4620      	mov	r0, r4
 8008e08:	4629      	mov	r1, r5
 8008e0a:	f7f7 fc8f 	bl	800072c <__aeabi_ddiv>
 8008e0e:	f7f7 fe13 	bl	8000a38 <__aeabi_d2iz>
 8008e12:	4680      	mov	r8, r0
 8008e14:	f7f7 faf6 	bl	8000404 <__aeabi_i2d>
 8008e18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e1c:	f7f7 fb5c 	bl	80004d8 <__aeabi_dmul>
 8008e20:	4602      	mov	r2, r0
 8008e22:	460b      	mov	r3, r1
 8008e24:	4620      	mov	r0, r4
 8008e26:	4629      	mov	r1, r5
 8008e28:	f7f7 f99e 	bl	8000168 <__aeabi_dsub>
 8008e2c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008e30:	9d07      	ldr	r5, [sp, #28]
 8008e32:	f806 4b01 	strb.w	r4, [r6], #1
 8008e36:	eba6 040a 	sub.w	r4, r6, sl
 8008e3a:	42a5      	cmp	r5, r4
 8008e3c:	4602      	mov	r2, r0
 8008e3e:	460b      	mov	r3, r1
 8008e40:	f040 8116 	bne.w	8009070 <_dtoa_r+0x6e0>
 8008e44:	f7f7 f992 	bl	800016c <__adddf3>
 8008e48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e4c:	4604      	mov	r4, r0
 8008e4e:	460d      	mov	r5, r1
 8008e50:	f7f7 fdd2 	bl	80009f8 <__aeabi_dcmpgt>
 8008e54:	2800      	cmp	r0, #0
 8008e56:	f040 80f8 	bne.w	800904a <_dtoa_r+0x6ba>
 8008e5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e5e:	4620      	mov	r0, r4
 8008e60:	4629      	mov	r1, r5
 8008e62:	f7f7 fda1 	bl	80009a8 <__aeabi_dcmpeq>
 8008e66:	b118      	cbz	r0, 8008e70 <_dtoa_r+0x4e0>
 8008e68:	f018 0f01 	tst.w	r8, #1
 8008e6c:	f040 80ed 	bne.w	800904a <_dtoa_r+0x6ba>
 8008e70:	4649      	mov	r1, r9
 8008e72:	4658      	mov	r0, fp
 8008e74:	f001 f994 	bl	800a1a0 <_Bfree>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	7033      	strb	r3, [r6, #0]
 8008e7c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008e7e:	3701      	adds	r7, #1
 8008e80:	601f      	str	r7, [r3, #0]
 8008e82:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	f000 8320 	beq.w	80094ca <_dtoa_r+0xb3a>
 8008e8a:	601e      	str	r6, [r3, #0]
 8008e8c:	e31d      	b.n	80094ca <_dtoa_r+0xb3a>
 8008e8e:	07e2      	lsls	r2, r4, #31
 8008e90:	d505      	bpl.n	8008e9e <_dtoa_r+0x50e>
 8008e92:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008e96:	f7f7 fb1f 	bl	80004d8 <__aeabi_dmul>
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	3601      	adds	r6, #1
 8008e9e:	1064      	asrs	r4, r4, #1
 8008ea0:	3508      	adds	r5, #8
 8008ea2:	e73f      	b.n	8008d24 <_dtoa_r+0x394>
 8008ea4:	2602      	movs	r6, #2
 8008ea6:	e742      	b.n	8008d2e <_dtoa_r+0x39e>
 8008ea8:	9c07      	ldr	r4, [sp, #28]
 8008eaa:	9704      	str	r7, [sp, #16]
 8008eac:	e761      	b.n	8008d72 <_dtoa_r+0x3e2>
 8008eae:	bf00      	nop
 8008eb0:	0800b6a8 	.word	0x0800b6a8
 8008eb4:	0800b680 	.word	0x0800b680
 8008eb8:	3ff00000 	.word	0x3ff00000
 8008ebc:	40240000 	.word	0x40240000
 8008ec0:	401c0000 	.word	0x401c0000
 8008ec4:	40140000 	.word	0x40140000
 8008ec8:	4b70      	ldr	r3, [pc, #448]	@ (800908c <_dtoa_r+0x6fc>)
 8008eca:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008ecc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008ed0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008ed4:	4454      	add	r4, sl
 8008ed6:	2900      	cmp	r1, #0
 8008ed8:	d045      	beq.n	8008f66 <_dtoa_r+0x5d6>
 8008eda:	2000      	movs	r0, #0
 8008edc:	496c      	ldr	r1, [pc, #432]	@ (8009090 <_dtoa_r+0x700>)
 8008ede:	f7f7 fc25 	bl	800072c <__aeabi_ddiv>
 8008ee2:	4633      	mov	r3, r6
 8008ee4:	462a      	mov	r2, r5
 8008ee6:	f7f7 f93f 	bl	8000168 <__aeabi_dsub>
 8008eea:	4656      	mov	r6, sl
 8008eec:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008ef0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ef4:	f7f7 fda0 	bl	8000a38 <__aeabi_d2iz>
 8008ef8:	4605      	mov	r5, r0
 8008efa:	f7f7 fa83 	bl	8000404 <__aeabi_i2d>
 8008efe:	4602      	mov	r2, r0
 8008f00:	460b      	mov	r3, r1
 8008f02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f06:	f7f7 f92f 	bl	8000168 <__aeabi_dsub>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	460b      	mov	r3, r1
 8008f0e:	3530      	adds	r5, #48	@ 0x30
 8008f10:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008f14:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008f18:	f806 5b01 	strb.w	r5, [r6], #1
 8008f1c:	f7f7 fd4e 	bl	80009bc <__aeabi_dcmplt>
 8008f20:	2800      	cmp	r0, #0
 8008f22:	d163      	bne.n	8008fec <_dtoa_r+0x65c>
 8008f24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f28:	2000      	movs	r0, #0
 8008f2a:	495a      	ldr	r1, [pc, #360]	@ (8009094 <_dtoa_r+0x704>)
 8008f2c:	f7f7 f91c 	bl	8000168 <__aeabi_dsub>
 8008f30:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008f34:	f7f7 fd42 	bl	80009bc <__aeabi_dcmplt>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	f040 8087 	bne.w	800904c <_dtoa_r+0x6bc>
 8008f3e:	42a6      	cmp	r6, r4
 8008f40:	f43f af43 	beq.w	8008dca <_dtoa_r+0x43a>
 8008f44:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008f48:	2200      	movs	r2, #0
 8008f4a:	4b53      	ldr	r3, [pc, #332]	@ (8009098 <_dtoa_r+0x708>)
 8008f4c:	f7f7 fac4 	bl	80004d8 <__aeabi_dmul>
 8008f50:	2200      	movs	r2, #0
 8008f52:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008f56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f5a:	4b4f      	ldr	r3, [pc, #316]	@ (8009098 <_dtoa_r+0x708>)
 8008f5c:	f7f7 fabc 	bl	80004d8 <__aeabi_dmul>
 8008f60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f64:	e7c4      	b.n	8008ef0 <_dtoa_r+0x560>
 8008f66:	4631      	mov	r1, r6
 8008f68:	4628      	mov	r0, r5
 8008f6a:	f7f7 fab5 	bl	80004d8 <__aeabi_dmul>
 8008f6e:	4656      	mov	r6, sl
 8008f70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008f74:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008f76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f7a:	f7f7 fd5d 	bl	8000a38 <__aeabi_d2iz>
 8008f7e:	4605      	mov	r5, r0
 8008f80:	f7f7 fa40 	bl	8000404 <__aeabi_i2d>
 8008f84:	4602      	mov	r2, r0
 8008f86:	460b      	mov	r3, r1
 8008f88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f8c:	f7f7 f8ec 	bl	8000168 <__aeabi_dsub>
 8008f90:	4602      	mov	r2, r0
 8008f92:	460b      	mov	r3, r1
 8008f94:	3530      	adds	r5, #48	@ 0x30
 8008f96:	f806 5b01 	strb.w	r5, [r6], #1
 8008f9a:	42a6      	cmp	r6, r4
 8008f9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008fa0:	f04f 0200 	mov.w	r2, #0
 8008fa4:	d124      	bne.n	8008ff0 <_dtoa_r+0x660>
 8008fa6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008faa:	4b39      	ldr	r3, [pc, #228]	@ (8009090 <_dtoa_r+0x700>)
 8008fac:	f7f7 f8de 	bl	800016c <__adddf3>
 8008fb0:	4602      	mov	r2, r0
 8008fb2:	460b      	mov	r3, r1
 8008fb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fb8:	f7f7 fd1e 	bl	80009f8 <__aeabi_dcmpgt>
 8008fbc:	2800      	cmp	r0, #0
 8008fbe:	d145      	bne.n	800904c <_dtoa_r+0x6bc>
 8008fc0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008fc4:	2000      	movs	r0, #0
 8008fc6:	4932      	ldr	r1, [pc, #200]	@ (8009090 <_dtoa_r+0x700>)
 8008fc8:	f7f7 f8ce 	bl	8000168 <__aeabi_dsub>
 8008fcc:	4602      	mov	r2, r0
 8008fce:	460b      	mov	r3, r1
 8008fd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fd4:	f7f7 fcf2 	bl	80009bc <__aeabi_dcmplt>
 8008fd8:	2800      	cmp	r0, #0
 8008fda:	f43f aef6 	beq.w	8008dca <_dtoa_r+0x43a>
 8008fde:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008fe0:	1e73      	subs	r3, r6, #1
 8008fe2:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008fe4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008fe8:	2b30      	cmp	r3, #48	@ 0x30
 8008fea:	d0f8      	beq.n	8008fde <_dtoa_r+0x64e>
 8008fec:	9f04      	ldr	r7, [sp, #16]
 8008fee:	e73f      	b.n	8008e70 <_dtoa_r+0x4e0>
 8008ff0:	4b29      	ldr	r3, [pc, #164]	@ (8009098 <_dtoa_r+0x708>)
 8008ff2:	f7f7 fa71 	bl	80004d8 <__aeabi_dmul>
 8008ff6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ffa:	e7bc      	b.n	8008f76 <_dtoa_r+0x5e6>
 8008ffc:	d10c      	bne.n	8009018 <_dtoa_r+0x688>
 8008ffe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009002:	2200      	movs	r2, #0
 8009004:	4b25      	ldr	r3, [pc, #148]	@ (800909c <_dtoa_r+0x70c>)
 8009006:	f7f7 fa67 	bl	80004d8 <__aeabi_dmul>
 800900a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800900e:	f7f7 fce9 	bl	80009e4 <__aeabi_dcmpge>
 8009012:	2800      	cmp	r0, #0
 8009014:	f000 815b 	beq.w	80092ce <_dtoa_r+0x93e>
 8009018:	2400      	movs	r4, #0
 800901a:	4625      	mov	r5, r4
 800901c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800901e:	4656      	mov	r6, sl
 8009020:	43db      	mvns	r3, r3
 8009022:	9304      	str	r3, [sp, #16]
 8009024:	2700      	movs	r7, #0
 8009026:	4621      	mov	r1, r4
 8009028:	4658      	mov	r0, fp
 800902a:	f001 f8b9 	bl	800a1a0 <_Bfree>
 800902e:	2d00      	cmp	r5, #0
 8009030:	d0dc      	beq.n	8008fec <_dtoa_r+0x65c>
 8009032:	b12f      	cbz	r7, 8009040 <_dtoa_r+0x6b0>
 8009034:	42af      	cmp	r7, r5
 8009036:	d003      	beq.n	8009040 <_dtoa_r+0x6b0>
 8009038:	4639      	mov	r1, r7
 800903a:	4658      	mov	r0, fp
 800903c:	f001 f8b0 	bl	800a1a0 <_Bfree>
 8009040:	4629      	mov	r1, r5
 8009042:	4658      	mov	r0, fp
 8009044:	f001 f8ac 	bl	800a1a0 <_Bfree>
 8009048:	e7d0      	b.n	8008fec <_dtoa_r+0x65c>
 800904a:	9704      	str	r7, [sp, #16]
 800904c:	4633      	mov	r3, r6
 800904e:	461e      	mov	r6, r3
 8009050:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009054:	2a39      	cmp	r2, #57	@ 0x39
 8009056:	d107      	bne.n	8009068 <_dtoa_r+0x6d8>
 8009058:	459a      	cmp	sl, r3
 800905a:	d1f8      	bne.n	800904e <_dtoa_r+0x6be>
 800905c:	9a04      	ldr	r2, [sp, #16]
 800905e:	3201      	adds	r2, #1
 8009060:	9204      	str	r2, [sp, #16]
 8009062:	2230      	movs	r2, #48	@ 0x30
 8009064:	f88a 2000 	strb.w	r2, [sl]
 8009068:	781a      	ldrb	r2, [r3, #0]
 800906a:	3201      	adds	r2, #1
 800906c:	701a      	strb	r2, [r3, #0]
 800906e:	e7bd      	b.n	8008fec <_dtoa_r+0x65c>
 8009070:	2200      	movs	r2, #0
 8009072:	4b09      	ldr	r3, [pc, #36]	@ (8009098 <_dtoa_r+0x708>)
 8009074:	f7f7 fa30 	bl	80004d8 <__aeabi_dmul>
 8009078:	2200      	movs	r2, #0
 800907a:	2300      	movs	r3, #0
 800907c:	4604      	mov	r4, r0
 800907e:	460d      	mov	r5, r1
 8009080:	f7f7 fc92 	bl	80009a8 <__aeabi_dcmpeq>
 8009084:	2800      	cmp	r0, #0
 8009086:	f43f aebc 	beq.w	8008e02 <_dtoa_r+0x472>
 800908a:	e6f1      	b.n	8008e70 <_dtoa_r+0x4e0>
 800908c:	0800b6a8 	.word	0x0800b6a8
 8009090:	3fe00000 	.word	0x3fe00000
 8009094:	3ff00000 	.word	0x3ff00000
 8009098:	40240000 	.word	0x40240000
 800909c:	40140000 	.word	0x40140000
 80090a0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80090a2:	2a00      	cmp	r2, #0
 80090a4:	f000 80db 	beq.w	800925e <_dtoa_r+0x8ce>
 80090a8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80090aa:	2a01      	cmp	r2, #1
 80090ac:	f300 80bf 	bgt.w	800922e <_dtoa_r+0x89e>
 80090b0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80090b2:	2a00      	cmp	r2, #0
 80090b4:	f000 80b7 	beq.w	8009226 <_dtoa_r+0x896>
 80090b8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80090bc:	4646      	mov	r6, r8
 80090be:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80090c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090c2:	2101      	movs	r1, #1
 80090c4:	441a      	add	r2, r3
 80090c6:	4658      	mov	r0, fp
 80090c8:	4498      	add	r8, r3
 80090ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80090cc:	f001 f966 	bl	800a39c <__i2b>
 80090d0:	4605      	mov	r5, r0
 80090d2:	b15e      	cbz	r6, 80090ec <_dtoa_r+0x75c>
 80090d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	dd08      	ble.n	80090ec <_dtoa_r+0x75c>
 80090da:	42b3      	cmp	r3, r6
 80090dc:	bfa8      	it	ge
 80090de:	4633      	movge	r3, r6
 80090e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090e2:	eba8 0803 	sub.w	r8, r8, r3
 80090e6:	1af6      	subs	r6, r6, r3
 80090e8:	1ad3      	subs	r3, r2, r3
 80090ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80090ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090ee:	b1f3      	cbz	r3, 800912e <_dtoa_r+0x79e>
 80090f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	f000 80b7 	beq.w	8009266 <_dtoa_r+0x8d6>
 80090f8:	b18c      	cbz	r4, 800911e <_dtoa_r+0x78e>
 80090fa:	4629      	mov	r1, r5
 80090fc:	4622      	mov	r2, r4
 80090fe:	4658      	mov	r0, fp
 8009100:	f001 fa0a 	bl	800a518 <__pow5mult>
 8009104:	464a      	mov	r2, r9
 8009106:	4601      	mov	r1, r0
 8009108:	4605      	mov	r5, r0
 800910a:	4658      	mov	r0, fp
 800910c:	f001 f95c 	bl	800a3c8 <__multiply>
 8009110:	4649      	mov	r1, r9
 8009112:	9004      	str	r0, [sp, #16]
 8009114:	4658      	mov	r0, fp
 8009116:	f001 f843 	bl	800a1a0 <_Bfree>
 800911a:	9b04      	ldr	r3, [sp, #16]
 800911c:	4699      	mov	r9, r3
 800911e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009120:	1b1a      	subs	r2, r3, r4
 8009122:	d004      	beq.n	800912e <_dtoa_r+0x79e>
 8009124:	4649      	mov	r1, r9
 8009126:	4658      	mov	r0, fp
 8009128:	f001 f9f6 	bl	800a518 <__pow5mult>
 800912c:	4681      	mov	r9, r0
 800912e:	2101      	movs	r1, #1
 8009130:	4658      	mov	r0, fp
 8009132:	f001 f933 	bl	800a39c <__i2b>
 8009136:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009138:	4604      	mov	r4, r0
 800913a:	2b00      	cmp	r3, #0
 800913c:	f000 81c9 	beq.w	80094d2 <_dtoa_r+0xb42>
 8009140:	461a      	mov	r2, r3
 8009142:	4601      	mov	r1, r0
 8009144:	4658      	mov	r0, fp
 8009146:	f001 f9e7 	bl	800a518 <__pow5mult>
 800914a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800914c:	4604      	mov	r4, r0
 800914e:	2b01      	cmp	r3, #1
 8009150:	f300 808f 	bgt.w	8009272 <_dtoa_r+0x8e2>
 8009154:	9b02      	ldr	r3, [sp, #8]
 8009156:	2b00      	cmp	r3, #0
 8009158:	f040 8087 	bne.w	800926a <_dtoa_r+0x8da>
 800915c:	9b03      	ldr	r3, [sp, #12]
 800915e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009162:	2b00      	cmp	r3, #0
 8009164:	f040 8083 	bne.w	800926e <_dtoa_r+0x8de>
 8009168:	9b03      	ldr	r3, [sp, #12]
 800916a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800916e:	0d1b      	lsrs	r3, r3, #20
 8009170:	051b      	lsls	r3, r3, #20
 8009172:	b12b      	cbz	r3, 8009180 <_dtoa_r+0x7f0>
 8009174:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009176:	f108 0801 	add.w	r8, r8, #1
 800917a:	3301      	adds	r3, #1
 800917c:	9309      	str	r3, [sp, #36]	@ 0x24
 800917e:	2301      	movs	r3, #1
 8009180:	930a      	str	r3, [sp, #40]	@ 0x28
 8009182:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009184:	2b00      	cmp	r3, #0
 8009186:	f000 81aa 	beq.w	80094de <_dtoa_r+0xb4e>
 800918a:	6923      	ldr	r3, [r4, #16]
 800918c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009190:	6918      	ldr	r0, [r3, #16]
 8009192:	f001 f8b7 	bl	800a304 <__hi0bits>
 8009196:	f1c0 0020 	rsb	r0, r0, #32
 800919a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800919c:	4418      	add	r0, r3
 800919e:	f010 001f 	ands.w	r0, r0, #31
 80091a2:	d071      	beq.n	8009288 <_dtoa_r+0x8f8>
 80091a4:	f1c0 0320 	rsb	r3, r0, #32
 80091a8:	2b04      	cmp	r3, #4
 80091aa:	dd65      	ble.n	8009278 <_dtoa_r+0x8e8>
 80091ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091ae:	f1c0 001c 	rsb	r0, r0, #28
 80091b2:	4403      	add	r3, r0
 80091b4:	4480      	add	r8, r0
 80091b6:	4406      	add	r6, r0
 80091b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80091ba:	f1b8 0f00 	cmp.w	r8, #0
 80091be:	dd05      	ble.n	80091cc <_dtoa_r+0x83c>
 80091c0:	4649      	mov	r1, r9
 80091c2:	4642      	mov	r2, r8
 80091c4:	4658      	mov	r0, fp
 80091c6:	f001 fa01 	bl	800a5cc <__lshift>
 80091ca:	4681      	mov	r9, r0
 80091cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	dd05      	ble.n	80091de <_dtoa_r+0x84e>
 80091d2:	4621      	mov	r1, r4
 80091d4:	461a      	mov	r2, r3
 80091d6:	4658      	mov	r0, fp
 80091d8:	f001 f9f8 	bl	800a5cc <__lshift>
 80091dc:	4604      	mov	r4, r0
 80091de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d053      	beq.n	800928c <_dtoa_r+0x8fc>
 80091e4:	4621      	mov	r1, r4
 80091e6:	4648      	mov	r0, r9
 80091e8:	f001 fa5c 	bl	800a6a4 <__mcmp>
 80091ec:	2800      	cmp	r0, #0
 80091ee:	da4d      	bge.n	800928c <_dtoa_r+0x8fc>
 80091f0:	1e7b      	subs	r3, r7, #1
 80091f2:	4649      	mov	r1, r9
 80091f4:	9304      	str	r3, [sp, #16]
 80091f6:	220a      	movs	r2, #10
 80091f8:	2300      	movs	r3, #0
 80091fa:	4658      	mov	r0, fp
 80091fc:	f000 fff2 	bl	800a1e4 <__multadd>
 8009200:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009202:	4681      	mov	r9, r0
 8009204:	2b00      	cmp	r3, #0
 8009206:	f000 816c 	beq.w	80094e2 <_dtoa_r+0xb52>
 800920a:	2300      	movs	r3, #0
 800920c:	4629      	mov	r1, r5
 800920e:	220a      	movs	r2, #10
 8009210:	4658      	mov	r0, fp
 8009212:	f000 ffe7 	bl	800a1e4 <__multadd>
 8009216:	9b08      	ldr	r3, [sp, #32]
 8009218:	4605      	mov	r5, r0
 800921a:	2b00      	cmp	r3, #0
 800921c:	dc61      	bgt.n	80092e2 <_dtoa_r+0x952>
 800921e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009220:	2b02      	cmp	r3, #2
 8009222:	dc3b      	bgt.n	800929c <_dtoa_r+0x90c>
 8009224:	e05d      	b.n	80092e2 <_dtoa_r+0x952>
 8009226:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009228:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800922c:	e746      	b.n	80090bc <_dtoa_r+0x72c>
 800922e:	9b07      	ldr	r3, [sp, #28]
 8009230:	1e5c      	subs	r4, r3, #1
 8009232:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009234:	42a3      	cmp	r3, r4
 8009236:	bfbf      	itttt	lt
 8009238:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800923a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800923c:	1ae3      	sublt	r3, r4, r3
 800923e:	18d2      	addlt	r2, r2, r3
 8009240:	bfa8      	it	ge
 8009242:	1b1c      	subge	r4, r3, r4
 8009244:	9b07      	ldr	r3, [sp, #28]
 8009246:	bfbe      	ittt	lt
 8009248:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800924a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800924c:	2400      	movlt	r4, #0
 800924e:	2b00      	cmp	r3, #0
 8009250:	bfb5      	itete	lt
 8009252:	eba8 0603 	sublt.w	r6, r8, r3
 8009256:	4646      	movge	r6, r8
 8009258:	2300      	movlt	r3, #0
 800925a:	9b07      	ldrge	r3, [sp, #28]
 800925c:	e730      	b.n	80090c0 <_dtoa_r+0x730>
 800925e:	4646      	mov	r6, r8
 8009260:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009262:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009264:	e735      	b.n	80090d2 <_dtoa_r+0x742>
 8009266:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009268:	e75c      	b.n	8009124 <_dtoa_r+0x794>
 800926a:	2300      	movs	r3, #0
 800926c:	e788      	b.n	8009180 <_dtoa_r+0x7f0>
 800926e:	9b02      	ldr	r3, [sp, #8]
 8009270:	e786      	b.n	8009180 <_dtoa_r+0x7f0>
 8009272:	2300      	movs	r3, #0
 8009274:	930a      	str	r3, [sp, #40]	@ 0x28
 8009276:	e788      	b.n	800918a <_dtoa_r+0x7fa>
 8009278:	d09f      	beq.n	80091ba <_dtoa_r+0x82a>
 800927a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800927c:	331c      	adds	r3, #28
 800927e:	441a      	add	r2, r3
 8009280:	4498      	add	r8, r3
 8009282:	441e      	add	r6, r3
 8009284:	9209      	str	r2, [sp, #36]	@ 0x24
 8009286:	e798      	b.n	80091ba <_dtoa_r+0x82a>
 8009288:	4603      	mov	r3, r0
 800928a:	e7f6      	b.n	800927a <_dtoa_r+0x8ea>
 800928c:	9b07      	ldr	r3, [sp, #28]
 800928e:	9704      	str	r7, [sp, #16]
 8009290:	2b00      	cmp	r3, #0
 8009292:	dc20      	bgt.n	80092d6 <_dtoa_r+0x946>
 8009294:	9308      	str	r3, [sp, #32]
 8009296:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009298:	2b02      	cmp	r3, #2
 800929a:	dd1e      	ble.n	80092da <_dtoa_r+0x94a>
 800929c:	9b08      	ldr	r3, [sp, #32]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	f47f aebc 	bne.w	800901c <_dtoa_r+0x68c>
 80092a4:	4621      	mov	r1, r4
 80092a6:	2205      	movs	r2, #5
 80092a8:	4658      	mov	r0, fp
 80092aa:	f000 ff9b 	bl	800a1e4 <__multadd>
 80092ae:	4601      	mov	r1, r0
 80092b0:	4604      	mov	r4, r0
 80092b2:	4648      	mov	r0, r9
 80092b4:	f001 f9f6 	bl	800a6a4 <__mcmp>
 80092b8:	2800      	cmp	r0, #0
 80092ba:	f77f aeaf 	ble.w	800901c <_dtoa_r+0x68c>
 80092be:	2331      	movs	r3, #49	@ 0x31
 80092c0:	4656      	mov	r6, sl
 80092c2:	f806 3b01 	strb.w	r3, [r6], #1
 80092c6:	9b04      	ldr	r3, [sp, #16]
 80092c8:	3301      	adds	r3, #1
 80092ca:	9304      	str	r3, [sp, #16]
 80092cc:	e6aa      	b.n	8009024 <_dtoa_r+0x694>
 80092ce:	9c07      	ldr	r4, [sp, #28]
 80092d0:	9704      	str	r7, [sp, #16]
 80092d2:	4625      	mov	r5, r4
 80092d4:	e7f3      	b.n	80092be <_dtoa_r+0x92e>
 80092d6:	9b07      	ldr	r3, [sp, #28]
 80092d8:	9308      	str	r3, [sp, #32]
 80092da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092dc:	2b00      	cmp	r3, #0
 80092de:	f000 8104 	beq.w	80094ea <_dtoa_r+0xb5a>
 80092e2:	2e00      	cmp	r6, #0
 80092e4:	dd05      	ble.n	80092f2 <_dtoa_r+0x962>
 80092e6:	4629      	mov	r1, r5
 80092e8:	4632      	mov	r2, r6
 80092ea:	4658      	mov	r0, fp
 80092ec:	f001 f96e 	bl	800a5cc <__lshift>
 80092f0:	4605      	mov	r5, r0
 80092f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d05a      	beq.n	80093ae <_dtoa_r+0xa1e>
 80092f8:	4658      	mov	r0, fp
 80092fa:	6869      	ldr	r1, [r5, #4]
 80092fc:	f000 ff10 	bl	800a120 <_Balloc>
 8009300:	4606      	mov	r6, r0
 8009302:	b928      	cbnz	r0, 8009310 <_dtoa_r+0x980>
 8009304:	4602      	mov	r2, r0
 8009306:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800930a:	4b83      	ldr	r3, [pc, #524]	@ (8009518 <_dtoa_r+0xb88>)
 800930c:	f7ff bb54 	b.w	80089b8 <_dtoa_r+0x28>
 8009310:	692a      	ldr	r2, [r5, #16]
 8009312:	f105 010c 	add.w	r1, r5, #12
 8009316:	3202      	adds	r2, #2
 8009318:	0092      	lsls	r2, r2, #2
 800931a:	300c      	adds	r0, #12
 800931c:	f7ff fa95 	bl	800884a <memcpy>
 8009320:	2201      	movs	r2, #1
 8009322:	4631      	mov	r1, r6
 8009324:	4658      	mov	r0, fp
 8009326:	f001 f951 	bl	800a5cc <__lshift>
 800932a:	462f      	mov	r7, r5
 800932c:	4605      	mov	r5, r0
 800932e:	f10a 0301 	add.w	r3, sl, #1
 8009332:	9307      	str	r3, [sp, #28]
 8009334:	9b08      	ldr	r3, [sp, #32]
 8009336:	4453      	add	r3, sl
 8009338:	930b      	str	r3, [sp, #44]	@ 0x2c
 800933a:	9b02      	ldr	r3, [sp, #8]
 800933c:	f003 0301 	and.w	r3, r3, #1
 8009340:	930a      	str	r3, [sp, #40]	@ 0x28
 8009342:	9b07      	ldr	r3, [sp, #28]
 8009344:	4621      	mov	r1, r4
 8009346:	3b01      	subs	r3, #1
 8009348:	4648      	mov	r0, r9
 800934a:	9302      	str	r3, [sp, #8]
 800934c:	f7ff fa96 	bl	800887c <quorem>
 8009350:	4639      	mov	r1, r7
 8009352:	9008      	str	r0, [sp, #32]
 8009354:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009358:	4648      	mov	r0, r9
 800935a:	f001 f9a3 	bl	800a6a4 <__mcmp>
 800935e:	462a      	mov	r2, r5
 8009360:	9009      	str	r0, [sp, #36]	@ 0x24
 8009362:	4621      	mov	r1, r4
 8009364:	4658      	mov	r0, fp
 8009366:	f001 f9b9 	bl	800a6dc <__mdiff>
 800936a:	68c2      	ldr	r2, [r0, #12]
 800936c:	4606      	mov	r6, r0
 800936e:	bb02      	cbnz	r2, 80093b2 <_dtoa_r+0xa22>
 8009370:	4601      	mov	r1, r0
 8009372:	4648      	mov	r0, r9
 8009374:	f001 f996 	bl	800a6a4 <__mcmp>
 8009378:	4602      	mov	r2, r0
 800937a:	4631      	mov	r1, r6
 800937c:	4658      	mov	r0, fp
 800937e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009380:	f000 ff0e 	bl	800a1a0 <_Bfree>
 8009384:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009386:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009388:	9e07      	ldr	r6, [sp, #28]
 800938a:	ea43 0102 	orr.w	r1, r3, r2
 800938e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009390:	4319      	orrs	r1, r3
 8009392:	d110      	bne.n	80093b6 <_dtoa_r+0xa26>
 8009394:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009398:	d029      	beq.n	80093ee <_dtoa_r+0xa5e>
 800939a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800939c:	2b00      	cmp	r3, #0
 800939e:	dd02      	ble.n	80093a6 <_dtoa_r+0xa16>
 80093a0:	9b08      	ldr	r3, [sp, #32]
 80093a2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80093a6:	9b02      	ldr	r3, [sp, #8]
 80093a8:	f883 8000 	strb.w	r8, [r3]
 80093ac:	e63b      	b.n	8009026 <_dtoa_r+0x696>
 80093ae:	4628      	mov	r0, r5
 80093b0:	e7bb      	b.n	800932a <_dtoa_r+0x99a>
 80093b2:	2201      	movs	r2, #1
 80093b4:	e7e1      	b.n	800937a <_dtoa_r+0x9ea>
 80093b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	db04      	blt.n	80093c6 <_dtoa_r+0xa36>
 80093bc:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80093be:	430b      	orrs	r3, r1
 80093c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80093c2:	430b      	orrs	r3, r1
 80093c4:	d120      	bne.n	8009408 <_dtoa_r+0xa78>
 80093c6:	2a00      	cmp	r2, #0
 80093c8:	dded      	ble.n	80093a6 <_dtoa_r+0xa16>
 80093ca:	4649      	mov	r1, r9
 80093cc:	2201      	movs	r2, #1
 80093ce:	4658      	mov	r0, fp
 80093d0:	f001 f8fc 	bl	800a5cc <__lshift>
 80093d4:	4621      	mov	r1, r4
 80093d6:	4681      	mov	r9, r0
 80093d8:	f001 f964 	bl	800a6a4 <__mcmp>
 80093dc:	2800      	cmp	r0, #0
 80093de:	dc03      	bgt.n	80093e8 <_dtoa_r+0xa58>
 80093e0:	d1e1      	bne.n	80093a6 <_dtoa_r+0xa16>
 80093e2:	f018 0f01 	tst.w	r8, #1
 80093e6:	d0de      	beq.n	80093a6 <_dtoa_r+0xa16>
 80093e8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80093ec:	d1d8      	bne.n	80093a0 <_dtoa_r+0xa10>
 80093ee:	2339      	movs	r3, #57	@ 0x39
 80093f0:	9a02      	ldr	r2, [sp, #8]
 80093f2:	7013      	strb	r3, [r2, #0]
 80093f4:	4633      	mov	r3, r6
 80093f6:	461e      	mov	r6, r3
 80093f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80093fc:	3b01      	subs	r3, #1
 80093fe:	2a39      	cmp	r2, #57	@ 0x39
 8009400:	d052      	beq.n	80094a8 <_dtoa_r+0xb18>
 8009402:	3201      	adds	r2, #1
 8009404:	701a      	strb	r2, [r3, #0]
 8009406:	e60e      	b.n	8009026 <_dtoa_r+0x696>
 8009408:	2a00      	cmp	r2, #0
 800940a:	dd07      	ble.n	800941c <_dtoa_r+0xa8c>
 800940c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009410:	d0ed      	beq.n	80093ee <_dtoa_r+0xa5e>
 8009412:	9a02      	ldr	r2, [sp, #8]
 8009414:	f108 0301 	add.w	r3, r8, #1
 8009418:	7013      	strb	r3, [r2, #0]
 800941a:	e604      	b.n	8009026 <_dtoa_r+0x696>
 800941c:	9b07      	ldr	r3, [sp, #28]
 800941e:	9a07      	ldr	r2, [sp, #28]
 8009420:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009424:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009426:	4293      	cmp	r3, r2
 8009428:	d028      	beq.n	800947c <_dtoa_r+0xaec>
 800942a:	4649      	mov	r1, r9
 800942c:	2300      	movs	r3, #0
 800942e:	220a      	movs	r2, #10
 8009430:	4658      	mov	r0, fp
 8009432:	f000 fed7 	bl	800a1e4 <__multadd>
 8009436:	42af      	cmp	r7, r5
 8009438:	4681      	mov	r9, r0
 800943a:	f04f 0300 	mov.w	r3, #0
 800943e:	f04f 020a 	mov.w	r2, #10
 8009442:	4639      	mov	r1, r7
 8009444:	4658      	mov	r0, fp
 8009446:	d107      	bne.n	8009458 <_dtoa_r+0xac8>
 8009448:	f000 fecc 	bl	800a1e4 <__multadd>
 800944c:	4607      	mov	r7, r0
 800944e:	4605      	mov	r5, r0
 8009450:	9b07      	ldr	r3, [sp, #28]
 8009452:	3301      	adds	r3, #1
 8009454:	9307      	str	r3, [sp, #28]
 8009456:	e774      	b.n	8009342 <_dtoa_r+0x9b2>
 8009458:	f000 fec4 	bl	800a1e4 <__multadd>
 800945c:	4629      	mov	r1, r5
 800945e:	4607      	mov	r7, r0
 8009460:	2300      	movs	r3, #0
 8009462:	220a      	movs	r2, #10
 8009464:	4658      	mov	r0, fp
 8009466:	f000 febd 	bl	800a1e4 <__multadd>
 800946a:	4605      	mov	r5, r0
 800946c:	e7f0      	b.n	8009450 <_dtoa_r+0xac0>
 800946e:	9b08      	ldr	r3, [sp, #32]
 8009470:	2700      	movs	r7, #0
 8009472:	2b00      	cmp	r3, #0
 8009474:	bfcc      	ite	gt
 8009476:	461e      	movgt	r6, r3
 8009478:	2601      	movle	r6, #1
 800947a:	4456      	add	r6, sl
 800947c:	4649      	mov	r1, r9
 800947e:	2201      	movs	r2, #1
 8009480:	4658      	mov	r0, fp
 8009482:	f001 f8a3 	bl	800a5cc <__lshift>
 8009486:	4621      	mov	r1, r4
 8009488:	4681      	mov	r9, r0
 800948a:	f001 f90b 	bl	800a6a4 <__mcmp>
 800948e:	2800      	cmp	r0, #0
 8009490:	dcb0      	bgt.n	80093f4 <_dtoa_r+0xa64>
 8009492:	d102      	bne.n	800949a <_dtoa_r+0xb0a>
 8009494:	f018 0f01 	tst.w	r8, #1
 8009498:	d1ac      	bne.n	80093f4 <_dtoa_r+0xa64>
 800949a:	4633      	mov	r3, r6
 800949c:	461e      	mov	r6, r3
 800949e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80094a2:	2a30      	cmp	r2, #48	@ 0x30
 80094a4:	d0fa      	beq.n	800949c <_dtoa_r+0xb0c>
 80094a6:	e5be      	b.n	8009026 <_dtoa_r+0x696>
 80094a8:	459a      	cmp	sl, r3
 80094aa:	d1a4      	bne.n	80093f6 <_dtoa_r+0xa66>
 80094ac:	9b04      	ldr	r3, [sp, #16]
 80094ae:	3301      	adds	r3, #1
 80094b0:	9304      	str	r3, [sp, #16]
 80094b2:	2331      	movs	r3, #49	@ 0x31
 80094b4:	f88a 3000 	strb.w	r3, [sl]
 80094b8:	e5b5      	b.n	8009026 <_dtoa_r+0x696>
 80094ba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80094bc:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800951c <_dtoa_r+0xb8c>
 80094c0:	b11b      	cbz	r3, 80094ca <_dtoa_r+0xb3a>
 80094c2:	f10a 0308 	add.w	r3, sl, #8
 80094c6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80094c8:	6013      	str	r3, [r2, #0]
 80094ca:	4650      	mov	r0, sl
 80094cc:	b017      	add	sp, #92	@ 0x5c
 80094ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094d2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80094d4:	2b01      	cmp	r3, #1
 80094d6:	f77f ae3d 	ble.w	8009154 <_dtoa_r+0x7c4>
 80094da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80094dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80094de:	2001      	movs	r0, #1
 80094e0:	e65b      	b.n	800919a <_dtoa_r+0x80a>
 80094e2:	9b08      	ldr	r3, [sp, #32]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	f77f aed6 	ble.w	8009296 <_dtoa_r+0x906>
 80094ea:	4656      	mov	r6, sl
 80094ec:	4621      	mov	r1, r4
 80094ee:	4648      	mov	r0, r9
 80094f0:	f7ff f9c4 	bl	800887c <quorem>
 80094f4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80094f8:	9b08      	ldr	r3, [sp, #32]
 80094fa:	f806 8b01 	strb.w	r8, [r6], #1
 80094fe:	eba6 020a 	sub.w	r2, r6, sl
 8009502:	4293      	cmp	r3, r2
 8009504:	ddb3      	ble.n	800946e <_dtoa_r+0xade>
 8009506:	4649      	mov	r1, r9
 8009508:	2300      	movs	r3, #0
 800950a:	220a      	movs	r2, #10
 800950c:	4658      	mov	r0, fp
 800950e:	f000 fe69 	bl	800a1e4 <__multadd>
 8009512:	4681      	mov	r9, r0
 8009514:	e7ea      	b.n	80094ec <_dtoa_r+0xb5c>
 8009516:	bf00      	nop
 8009518:	0800b595 	.word	0x0800b595
 800951c:	0800b519 	.word	0x0800b519

08009520 <rshift>:
 8009520:	6903      	ldr	r3, [r0, #16]
 8009522:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009526:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800952a:	f100 0414 	add.w	r4, r0, #20
 800952e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009532:	dd46      	ble.n	80095c2 <rshift+0xa2>
 8009534:	f011 011f 	ands.w	r1, r1, #31
 8009538:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800953c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009540:	d10c      	bne.n	800955c <rshift+0x3c>
 8009542:	4629      	mov	r1, r5
 8009544:	f100 0710 	add.w	r7, r0, #16
 8009548:	42b1      	cmp	r1, r6
 800954a:	d335      	bcc.n	80095b8 <rshift+0x98>
 800954c:	1a9b      	subs	r3, r3, r2
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	1eea      	subs	r2, r5, #3
 8009552:	4296      	cmp	r6, r2
 8009554:	bf38      	it	cc
 8009556:	2300      	movcc	r3, #0
 8009558:	4423      	add	r3, r4
 800955a:	e015      	b.n	8009588 <rshift+0x68>
 800955c:	46a1      	mov	r9, r4
 800955e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009562:	f1c1 0820 	rsb	r8, r1, #32
 8009566:	40cf      	lsrs	r7, r1
 8009568:	f105 0e04 	add.w	lr, r5, #4
 800956c:	4576      	cmp	r6, lr
 800956e:	46f4      	mov	ip, lr
 8009570:	d816      	bhi.n	80095a0 <rshift+0x80>
 8009572:	1a9a      	subs	r2, r3, r2
 8009574:	0092      	lsls	r2, r2, #2
 8009576:	3a04      	subs	r2, #4
 8009578:	3501      	adds	r5, #1
 800957a:	42ae      	cmp	r6, r5
 800957c:	bf38      	it	cc
 800957e:	2200      	movcc	r2, #0
 8009580:	18a3      	adds	r3, r4, r2
 8009582:	50a7      	str	r7, [r4, r2]
 8009584:	b107      	cbz	r7, 8009588 <rshift+0x68>
 8009586:	3304      	adds	r3, #4
 8009588:	42a3      	cmp	r3, r4
 800958a:	eba3 0204 	sub.w	r2, r3, r4
 800958e:	bf08      	it	eq
 8009590:	2300      	moveq	r3, #0
 8009592:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009596:	6102      	str	r2, [r0, #16]
 8009598:	bf08      	it	eq
 800959a:	6143      	streq	r3, [r0, #20]
 800959c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80095a0:	f8dc c000 	ldr.w	ip, [ip]
 80095a4:	fa0c fc08 	lsl.w	ip, ip, r8
 80095a8:	ea4c 0707 	orr.w	r7, ip, r7
 80095ac:	f849 7b04 	str.w	r7, [r9], #4
 80095b0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80095b4:	40cf      	lsrs	r7, r1
 80095b6:	e7d9      	b.n	800956c <rshift+0x4c>
 80095b8:	f851 cb04 	ldr.w	ip, [r1], #4
 80095bc:	f847 cf04 	str.w	ip, [r7, #4]!
 80095c0:	e7c2      	b.n	8009548 <rshift+0x28>
 80095c2:	4623      	mov	r3, r4
 80095c4:	e7e0      	b.n	8009588 <rshift+0x68>

080095c6 <__hexdig_fun>:
 80095c6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80095ca:	2b09      	cmp	r3, #9
 80095cc:	d802      	bhi.n	80095d4 <__hexdig_fun+0xe>
 80095ce:	3820      	subs	r0, #32
 80095d0:	b2c0      	uxtb	r0, r0
 80095d2:	4770      	bx	lr
 80095d4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80095d8:	2b05      	cmp	r3, #5
 80095da:	d801      	bhi.n	80095e0 <__hexdig_fun+0x1a>
 80095dc:	3847      	subs	r0, #71	@ 0x47
 80095de:	e7f7      	b.n	80095d0 <__hexdig_fun+0xa>
 80095e0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80095e4:	2b05      	cmp	r3, #5
 80095e6:	d801      	bhi.n	80095ec <__hexdig_fun+0x26>
 80095e8:	3827      	subs	r0, #39	@ 0x27
 80095ea:	e7f1      	b.n	80095d0 <__hexdig_fun+0xa>
 80095ec:	2000      	movs	r0, #0
 80095ee:	4770      	bx	lr

080095f0 <__gethex>:
 80095f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095f4:	468a      	mov	sl, r1
 80095f6:	4690      	mov	r8, r2
 80095f8:	b085      	sub	sp, #20
 80095fa:	9302      	str	r3, [sp, #8]
 80095fc:	680b      	ldr	r3, [r1, #0]
 80095fe:	9001      	str	r0, [sp, #4]
 8009600:	1c9c      	adds	r4, r3, #2
 8009602:	46a1      	mov	r9, r4
 8009604:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009608:	2830      	cmp	r0, #48	@ 0x30
 800960a:	d0fa      	beq.n	8009602 <__gethex+0x12>
 800960c:	eba9 0303 	sub.w	r3, r9, r3
 8009610:	f1a3 0b02 	sub.w	fp, r3, #2
 8009614:	f7ff ffd7 	bl	80095c6 <__hexdig_fun>
 8009618:	4605      	mov	r5, r0
 800961a:	2800      	cmp	r0, #0
 800961c:	d168      	bne.n	80096f0 <__gethex+0x100>
 800961e:	2201      	movs	r2, #1
 8009620:	4648      	mov	r0, r9
 8009622:	499f      	ldr	r1, [pc, #636]	@ (80098a0 <__gethex+0x2b0>)
 8009624:	f7ff f8b8 	bl	8008798 <strncmp>
 8009628:	4607      	mov	r7, r0
 800962a:	2800      	cmp	r0, #0
 800962c:	d167      	bne.n	80096fe <__gethex+0x10e>
 800962e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009632:	4626      	mov	r6, r4
 8009634:	f7ff ffc7 	bl	80095c6 <__hexdig_fun>
 8009638:	2800      	cmp	r0, #0
 800963a:	d062      	beq.n	8009702 <__gethex+0x112>
 800963c:	4623      	mov	r3, r4
 800963e:	7818      	ldrb	r0, [r3, #0]
 8009640:	4699      	mov	r9, r3
 8009642:	2830      	cmp	r0, #48	@ 0x30
 8009644:	f103 0301 	add.w	r3, r3, #1
 8009648:	d0f9      	beq.n	800963e <__gethex+0x4e>
 800964a:	f7ff ffbc 	bl	80095c6 <__hexdig_fun>
 800964e:	fab0 f580 	clz	r5, r0
 8009652:	f04f 0b01 	mov.w	fp, #1
 8009656:	096d      	lsrs	r5, r5, #5
 8009658:	464a      	mov	r2, r9
 800965a:	4616      	mov	r6, r2
 800965c:	7830      	ldrb	r0, [r6, #0]
 800965e:	3201      	adds	r2, #1
 8009660:	f7ff ffb1 	bl	80095c6 <__hexdig_fun>
 8009664:	2800      	cmp	r0, #0
 8009666:	d1f8      	bne.n	800965a <__gethex+0x6a>
 8009668:	2201      	movs	r2, #1
 800966a:	4630      	mov	r0, r6
 800966c:	498c      	ldr	r1, [pc, #560]	@ (80098a0 <__gethex+0x2b0>)
 800966e:	f7ff f893 	bl	8008798 <strncmp>
 8009672:	2800      	cmp	r0, #0
 8009674:	d13f      	bne.n	80096f6 <__gethex+0x106>
 8009676:	b944      	cbnz	r4, 800968a <__gethex+0x9a>
 8009678:	1c74      	adds	r4, r6, #1
 800967a:	4622      	mov	r2, r4
 800967c:	4616      	mov	r6, r2
 800967e:	7830      	ldrb	r0, [r6, #0]
 8009680:	3201      	adds	r2, #1
 8009682:	f7ff ffa0 	bl	80095c6 <__hexdig_fun>
 8009686:	2800      	cmp	r0, #0
 8009688:	d1f8      	bne.n	800967c <__gethex+0x8c>
 800968a:	1ba4      	subs	r4, r4, r6
 800968c:	00a7      	lsls	r7, r4, #2
 800968e:	7833      	ldrb	r3, [r6, #0]
 8009690:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009694:	2b50      	cmp	r3, #80	@ 0x50
 8009696:	d13e      	bne.n	8009716 <__gethex+0x126>
 8009698:	7873      	ldrb	r3, [r6, #1]
 800969a:	2b2b      	cmp	r3, #43	@ 0x2b
 800969c:	d033      	beq.n	8009706 <__gethex+0x116>
 800969e:	2b2d      	cmp	r3, #45	@ 0x2d
 80096a0:	d034      	beq.n	800970c <__gethex+0x11c>
 80096a2:	2400      	movs	r4, #0
 80096a4:	1c71      	adds	r1, r6, #1
 80096a6:	7808      	ldrb	r0, [r1, #0]
 80096a8:	f7ff ff8d 	bl	80095c6 <__hexdig_fun>
 80096ac:	1e43      	subs	r3, r0, #1
 80096ae:	b2db      	uxtb	r3, r3
 80096b0:	2b18      	cmp	r3, #24
 80096b2:	d830      	bhi.n	8009716 <__gethex+0x126>
 80096b4:	f1a0 0210 	sub.w	r2, r0, #16
 80096b8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80096bc:	f7ff ff83 	bl	80095c6 <__hexdig_fun>
 80096c0:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 80096c4:	fa5f fc8c 	uxtb.w	ip, ip
 80096c8:	f1bc 0f18 	cmp.w	ip, #24
 80096cc:	f04f 030a 	mov.w	r3, #10
 80096d0:	d91e      	bls.n	8009710 <__gethex+0x120>
 80096d2:	b104      	cbz	r4, 80096d6 <__gethex+0xe6>
 80096d4:	4252      	negs	r2, r2
 80096d6:	4417      	add	r7, r2
 80096d8:	f8ca 1000 	str.w	r1, [sl]
 80096dc:	b1ed      	cbz	r5, 800971a <__gethex+0x12a>
 80096de:	f1bb 0f00 	cmp.w	fp, #0
 80096e2:	bf0c      	ite	eq
 80096e4:	2506      	moveq	r5, #6
 80096e6:	2500      	movne	r5, #0
 80096e8:	4628      	mov	r0, r5
 80096ea:	b005      	add	sp, #20
 80096ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f0:	2500      	movs	r5, #0
 80096f2:	462c      	mov	r4, r5
 80096f4:	e7b0      	b.n	8009658 <__gethex+0x68>
 80096f6:	2c00      	cmp	r4, #0
 80096f8:	d1c7      	bne.n	800968a <__gethex+0x9a>
 80096fa:	4627      	mov	r7, r4
 80096fc:	e7c7      	b.n	800968e <__gethex+0x9e>
 80096fe:	464e      	mov	r6, r9
 8009700:	462f      	mov	r7, r5
 8009702:	2501      	movs	r5, #1
 8009704:	e7c3      	b.n	800968e <__gethex+0x9e>
 8009706:	2400      	movs	r4, #0
 8009708:	1cb1      	adds	r1, r6, #2
 800970a:	e7cc      	b.n	80096a6 <__gethex+0xb6>
 800970c:	2401      	movs	r4, #1
 800970e:	e7fb      	b.n	8009708 <__gethex+0x118>
 8009710:	fb03 0002 	mla	r0, r3, r2, r0
 8009714:	e7ce      	b.n	80096b4 <__gethex+0xc4>
 8009716:	4631      	mov	r1, r6
 8009718:	e7de      	b.n	80096d8 <__gethex+0xe8>
 800971a:	4629      	mov	r1, r5
 800971c:	eba6 0309 	sub.w	r3, r6, r9
 8009720:	3b01      	subs	r3, #1
 8009722:	2b07      	cmp	r3, #7
 8009724:	dc0a      	bgt.n	800973c <__gethex+0x14c>
 8009726:	9801      	ldr	r0, [sp, #4]
 8009728:	f000 fcfa 	bl	800a120 <_Balloc>
 800972c:	4604      	mov	r4, r0
 800972e:	b940      	cbnz	r0, 8009742 <__gethex+0x152>
 8009730:	4602      	mov	r2, r0
 8009732:	21e4      	movs	r1, #228	@ 0xe4
 8009734:	4b5b      	ldr	r3, [pc, #364]	@ (80098a4 <__gethex+0x2b4>)
 8009736:	485c      	ldr	r0, [pc, #368]	@ (80098a8 <__gethex+0x2b8>)
 8009738:	f001 fa86 	bl	800ac48 <__assert_func>
 800973c:	3101      	adds	r1, #1
 800973e:	105b      	asrs	r3, r3, #1
 8009740:	e7ef      	b.n	8009722 <__gethex+0x132>
 8009742:	2300      	movs	r3, #0
 8009744:	f100 0a14 	add.w	sl, r0, #20
 8009748:	4655      	mov	r5, sl
 800974a:	469b      	mov	fp, r3
 800974c:	45b1      	cmp	r9, r6
 800974e:	d337      	bcc.n	80097c0 <__gethex+0x1d0>
 8009750:	f845 bb04 	str.w	fp, [r5], #4
 8009754:	eba5 050a 	sub.w	r5, r5, sl
 8009758:	10ad      	asrs	r5, r5, #2
 800975a:	6125      	str	r5, [r4, #16]
 800975c:	4658      	mov	r0, fp
 800975e:	f000 fdd1 	bl	800a304 <__hi0bits>
 8009762:	016d      	lsls	r5, r5, #5
 8009764:	f8d8 6000 	ldr.w	r6, [r8]
 8009768:	1a2d      	subs	r5, r5, r0
 800976a:	42b5      	cmp	r5, r6
 800976c:	dd54      	ble.n	8009818 <__gethex+0x228>
 800976e:	1bad      	subs	r5, r5, r6
 8009770:	4629      	mov	r1, r5
 8009772:	4620      	mov	r0, r4
 8009774:	f001 f959 	bl	800aa2a <__any_on>
 8009778:	4681      	mov	r9, r0
 800977a:	b178      	cbz	r0, 800979c <__gethex+0x1ac>
 800977c:	f04f 0901 	mov.w	r9, #1
 8009780:	1e6b      	subs	r3, r5, #1
 8009782:	1159      	asrs	r1, r3, #5
 8009784:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009788:	f003 021f 	and.w	r2, r3, #31
 800978c:	fa09 f202 	lsl.w	r2, r9, r2
 8009790:	420a      	tst	r2, r1
 8009792:	d003      	beq.n	800979c <__gethex+0x1ac>
 8009794:	454b      	cmp	r3, r9
 8009796:	dc36      	bgt.n	8009806 <__gethex+0x216>
 8009798:	f04f 0902 	mov.w	r9, #2
 800979c:	4629      	mov	r1, r5
 800979e:	4620      	mov	r0, r4
 80097a0:	f7ff febe 	bl	8009520 <rshift>
 80097a4:	442f      	add	r7, r5
 80097a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80097aa:	42bb      	cmp	r3, r7
 80097ac:	da42      	bge.n	8009834 <__gethex+0x244>
 80097ae:	4621      	mov	r1, r4
 80097b0:	9801      	ldr	r0, [sp, #4]
 80097b2:	f000 fcf5 	bl	800a1a0 <_Bfree>
 80097b6:	2300      	movs	r3, #0
 80097b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80097ba:	25a3      	movs	r5, #163	@ 0xa3
 80097bc:	6013      	str	r3, [r2, #0]
 80097be:	e793      	b.n	80096e8 <__gethex+0xf8>
 80097c0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80097c4:	2a2e      	cmp	r2, #46	@ 0x2e
 80097c6:	d012      	beq.n	80097ee <__gethex+0x1fe>
 80097c8:	2b20      	cmp	r3, #32
 80097ca:	d104      	bne.n	80097d6 <__gethex+0x1e6>
 80097cc:	f845 bb04 	str.w	fp, [r5], #4
 80097d0:	f04f 0b00 	mov.w	fp, #0
 80097d4:	465b      	mov	r3, fp
 80097d6:	7830      	ldrb	r0, [r6, #0]
 80097d8:	9303      	str	r3, [sp, #12]
 80097da:	f7ff fef4 	bl	80095c6 <__hexdig_fun>
 80097de:	9b03      	ldr	r3, [sp, #12]
 80097e0:	f000 000f 	and.w	r0, r0, #15
 80097e4:	4098      	lsls	r0, r3
 80097e6:	ea4b 0b00 	orr.w	fp, fp, r0
 80097ea:	3304      	adds	r3, #4
 80097ec:	e7ae      	b.n	800974c <__gethex+0x15c>
 80097ee:	45b1      	cmp	r9, r6
 80097f0:	d8ea      	bhi.n	80097c8 <__gethex+0x1d8>
 80097f2:	2201      	movs	r2, #1
 80097f4:	4630      	mov	r0, r6
 80097f6:	492a      	ldr	r1, [pc, #168]	@ (80098a0 <__gethex+0x2b0>)
 80097f8:	9303      	str	r3, [sp, #12]
 80097fa:	f7fe ffcd 	bl	8008798 <strncmp>
 80097fe:	9b03      	ldr	r3, [sp, #12]
 8009800:	2800      	cmp	r0, #0
 8009802:	d1e1      	bne.n	80097c8 <__gethex+0x1d8>
 8009804:	e7a2      	b.n	800974c <__gethex+0x15c>
 8009806:	4620      	mov	r0, r4
 8009808:	1ea9      	subs	r1, r5, #2
 800980a:	f001 f90e 	bl	800aa2a <__any_on>
 800980e:	2800      	cmp	r0, #0
 8009810:	d0c2      	beq.n	8009798 <__gethex+0x1a8>
 8009812:	f04f 0903 	mov.w	r9, #3
 8009816:	e7c1      	b.n	800979c <__gethex+0x1ac>
 8009818:	da09      	bge.n	800982e <__gethex+0x23e>
 800981a:	1b75      	subs	r5, r6, r5
 800981c:	4621      	mov	r1, r4
 800981e:	462a      	mov	r2, r5
 8009820:	9801      	ldr	r0, [sp, #4]
 8009822:	f000 fed3 	bl	800a5cc <__lshift>
 8009826:	4604      	mov	r4, r0
 8009828:	1b7f      	subs	r7, r7, r5
 800982a:	f100 0a14 	add.w	sl, r0, #20
 800982e:	f04f 0900 	mov.w	r9, #0
 8009832:	e7b8      	b.n	80097a6 <__gethex+0x1b6>
 8009834:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009838:	42bd      	cmp	r5, r7
 800983a:	dd6f      	ble.n	800991c <__gethex+0x32c>
 800983c:	1bed      	subs	r5, r5, r7
 800983e:	42ae      	cmp	r6, r5
 8009840:	dc34      	bgt.n	80098ac <__gethex+0x2bc>
 8009842:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009846:	2b02      	cmp	r3, #2
 8009848:	d022      	beq.n	8009890 <__gethex+0x2a0>
 800984a:	2b03      	cmp	r3, #3
 800984c:	d024      	beq.n	8009898 <__gethex+0x2a8>
 800984e:	2b01      	cmp	r3, #1
 8009850:	d115      	bne.n	800987e <__gethex+0x28e>
 8009852:	42ae      	cmp	r6, r5
 8009854:	d113      	bne.n	800987e <__gethex+0x28e>
 8009856:	2e01      	cmp	r6, #1
 8009858:	d10b      	bne.n	8009872 <__gethex+0x282>
 800985a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800985e:	9a02      	ldr	r2, [sp, #8]
 8009860:	2562      	movs	r5, #98	@ 0x62
 8009862:	6013      	str	r3, [r2, #0]
 8009864:	2301      	movs	r3, #1
 8009866:	6123      	str	r3, [r4, #16]
 8009868:	f8ca 3000 	str.w	r3, [sl]
 800986c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800986e:	601c      	str	r4, [r3, #0]
 8009870:	e73a      	b.n	80096e8 <__gethex+0xf8>
 8009872:	4620      	mov	r0, r4
 8009874:	1e71      	subs	r1, r6, #1
 8009876:	f001 f8d8 	bl	800aa2a <__any_on>
 800987a:	2800      	cmp	r0, #0
 800987c:	d1ed      	bne.n	800985a <__gethex+0x26a>
 800987e:	4621      	mov	r1, r4
 8009880:	9801      	ldr	r0, [sp, #4]
 8009882:	f000 fc8d 	bl	800a1a0 <_Bfree>
 8009886:	2300      	movs	r3, #0
 8009888:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800988a:	2550      	movs	r5, #80	@ 0x50
 800988c:	6013      	str	r3, [r2, #0]
 800988e:	e72b      	b.n	80096e8 <__gethex+0xf8>
 8009890:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009892:	2b00      	cmp	r3, #0
 8009894:	d1f3      	bne.n	800987e <__gethex+0x28e>
 8009896:	e7e0      	b.n	800985a <__gethex+0x26a>
 8009898:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800989a:	2b00      	cmp	r3, #0
 800989c:	d1dd      	bne.n	800985a <__gethex+0x26a>
 800989e:	e7ee      	b.n	800987e <__gethex+0x28e>
 80098a0:	0800b3bb 	.word	0x0800b3bb
 80098a4:	0800b595 	.word	0x0800b595
 80098a8:	0800b5a6 	.word	0x0800b5a6
 80098ac:	1e6f      	subs	r7, r5, #1
 80098ae:	f1b9 0f00 	cmp.w	r9, #0
 80098b2:	d130      	bne.n	8009916 <__gethex+0x326>
 80098b4:	b127      	cbz	r7, 80098c0 <__gethex+0x2d0>
 80098b6:	4639      	mov	r1, r7
 80098b8:	4620      	mov	r0, r4
 80098ba:	f001 f8b6 	bl	800aa2a <__any_on>
 80098be:	4681      	mov	r9, r0
 80098c0:	2301      	movs	r3, #1
 80098c2:	4629      	mov	r1, r5
 80098c4:	1b76      	subs	r6, r6, r5
 80098c6:	2502      	movs	r5, #2
 80098c8:	117a      	asrs	r2, r7, #5
 80098ca:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80098ce:	f007 071f 	and.w	r7, r7, #31
 80098d2:	40bb      	lsls	r3, r7
 80098d4:	4213      	tst	r3, r2
 80098d6:	4620      	mov	r0, r4
 80098d8:	bf18      	it	ne
 80098da:	f049 0902 	orrne.w	r9, r9, #2
 80098de:	f7ff fe1f 	bl	8009520 <rshift>
 80098e2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80098e6:	f1b9 0f00 	cmp.w	r9, #0
 80098ea:	d047      	beq.n	800997c <__gethex+0x38c>
 80098ec:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80098f0:	2b02      	cmp	r3, #2
 80098f2:	d015      	beq.n	8009920 <__gethex+0x330>
 80098f4:	2b03      	cmp	r3, #3
 80098f6:	d017      	beq.n	8009928 <__gethex+0x338>
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	d109      	bne.n	8009910 <__gethex+0x320>
 80098fc:	f019 0f02 	tst.w	r9, #2
 8009900:	d006      	beq.n	8009910 <__gethex+0x320>
 8009902:	f8da 3000 	ldr.w	r3, [sl]
 8009906:	ea49 0903 	orr.w	r9, r9, r3
 800990a:	f019 0f01 	tst.w	r9, #1
 800990e:	d10e      	bne.n	800992e <__gethex+0x33e>
 8009910:	f045 0510 	orr.w	r5, r5, #16
 8009914:	e032      	b.n	800997c <__gethex+0x38c>
 8009916:	f04f 0901 	mov.w	r9, #1
 800991a:	e7d1      	b.n	80098c0 <__gethex+0x2d0>
 800991c:	2501      	movs	r5, #1
 800991e:	e7e2      	b.n	80098e6 <__gethex+0x2f6>
 8009920:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009922:	f1c3 0301 	rsb	r3, r3, #1
 8009926:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009928:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800992a:	2b00      	cmp	r3, #0
 800992c:	d0f0      	beq.n	8009910 <__gethex+0x320>
 800992e:	f04f 0c00 	mov.w	ip, #0
 8009932:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009936:	f104 0314 	add.w	r3, r4, #20
 800993a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800993e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009942:	4618      	mov	r0, r3
 8009944:	f853 2b04 	ldr.w	r2, [r3], #4
 8009948:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800994c:	d01b      	beq.n	8009986 <__gethex+0x396>
 800994e:	3201      	adds	r2, #1
 8009950:	6002      	str	r2, [r0, #0]
 8009952:	2d02      	cmp	r5, #2
 8009954:	f104 0314 	add.w	r3, r4, #20
 8009958:	d13c      	bne.n	80099d4 <__gethex+0x3e4>
 800995a:	f8d8 2000 	ldr.w	r2, [r8]
 800995e:	3a01      	subs	r2, #1
 8009960:	42b2      	cmp	r2, r6
 8009962:	d109      	bne.n	8009978 <__gethex+0x388>
 8009964:	2201      	movs	r2, #1
 8009966:	1171      	asrs	r1, r6, #5
 8009968:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800996c:	f006 061f 	and.w	r6, r6, #31
 8009970:	fa02 f606 	lsl.w	r6, r2, r6
 8009974:	421e      	tst	r6, r3
 8009976:	d13a      	bne.n	80099ee <__gethex+0x3fe>
 8009978:	f045 0520 	orr.w	r5, r5, #32
 800997c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800997e:	601c      	str	r4, [r3, #0]
 8009980:	9b02      	ldr	r3, [sp, #8]
 8009982:	601f      	str	r7, [r3, #0]
 8009984:	e6b0      	b.n	80096e8 <__gethex+0xf8>
 8009986:	4299      	cmp	r1, r3
 8009988:	f843 cc04 	str.w	ip, [r3, #-4]
 800998c:	d8d9      	bhi.n	8009942 <__gethex+0x352>
 800998e:	68a3      	ldr	r3, [r4, #8]
 8009990:	459b      	cmp	fp, r3
 8009992:	db17      	blt.n	80099c4 <__gethex+0x3d4>
 8009994:	6861      	ldr	r1, [r4, #4]
 8009996:	9801      	ldr	r0, [sp, #4]
 8009998:	3101      	adds	r1, #1
 800999a:	f000 fbc1 	bl	800a120 <_Balloc>
 800999e:	4681      	mov	r9, r0
 80099a0:	b918      	cbnz	r0, 80099aa <__gethex+0x3ba>
 80099a2:	4602      	mov	r2, r0
 80099a4:	2184      	movs	r1, #132	@ 0x84
 80099a6:	4b19      	ldr	r3, [pc, #100]	@ (8009a0c <__gethex+0x41c>)
 80099a8:	e6c5      	b.n	8009736 <__gethex+0x146>
 80099aa:	6922      	ldr	r2, [r4, #16]
 80099ac:	f104 010c 	add.w	r1, r4, #12
 80099b0:	3202      	adds	r2, #2
 80099b2:	0092      	lsls	r2, r2, #2
 80099b4:	300c      	adds	r0, #12
 80099b6:	f7fe ff48 	bl	800884a <memcpy>
 80099ba:	4621      	mov	r1, r4
 80099bc:	9801      	ldr	r0, [sp, #4]
 80099be:	f000 fbef 	bl	800a1a0 <_Bfree>
 80099c2:	464c      	mov	r4, r9
 80099c4:	6923      	ldr	r3, [r4, #16]
 80099c6:	1c5a      	adds	r2, r3, #1
 80099c8:	6122      	str	r2, [r4, #16]
 80099ca:	2201      	movs	r2, #1
 80099cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80099d0:	615a      	str	r2, [r3, #20]
 80099d2:	e7be      	b.n	8009952 <__gethex+0x362>
 80099d4:	6922      	ldr	r2, [r4, #16]
 80099d6:	455a      	cmp	r2, fp
 80099d8:	dd0b      	ble.n	80099f2 <__gethex+0x402>
 80099da:	2101      	movs	r1, #1
 80099dc:	4620      	mov	r0, r4
 80099de:	f7ff fd9f 	bl	8009520 <rshift>
 80099e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80099e6:	3701      	adds	r7, #1
 80099e8:	42bb      	cmp	r3, r7
 80099ea:	f6ff aee0 	blt.w	80097ae <__gethex+0x1be>
 80099ee:	2501      	movs	r5, #1
 80099f0:	e7c2      	b.n	8009978 <__gethex+0x388>
 80099f2:	f016 061f 	ands.w	r6, r6, #31
 80099f6:	d0fa      	beq.n	80099ee <__gethex+0x3fe>
 80099f8:	4453      	add	r3, sl
 80099fa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80099fe:	f000 fc81 	bl	800a304 <__hi0bits>
 8009a02:	f1c6 0620 	rsb	r6, r6, #32
 8009a06:	42b0      	cmp	r0, r6
 8009a08:	dbe7      	blt.n	80099da <__gethex+0x3ea>
 8009a0a:	e7f0      	b.n	80099ee <__gethex+0x3fe>
 8009a0c:	0800b595 	.word	0x0800b595

08009a10 <L_shift>:
 8009a10:	f1c2 0208 	rsb	r2, r2, #8
 8009a14:	0092      	lsls	r2, r2, #2
 8009a16:	b570      	push	{r4, r5, r6, lr}
 8009a18:	f1c2 0620 	rsb	r6, r2, #32
 8009a1c:	6843      	ldr	r3, [r0, #4]
 8009a1e:	6804      	ldr	r4, [r0, #0]
 8009a20:	fa03 f506 	lsl.w	r5, r3, r6
 8009a24:	432c      	orrs	r4, r5
 8009a26:	40d3      	lsrs	r3, r2
 8009a28:	6004      	str	r4, [r0, #0]
 8009a2a:	f840 3f04 	str.w	r3, [r0, #4]!
 8009a2e:	4288      	cmp	r0, r1
 8009a30:	d3f4      	bcc.n	8009a1c <L_shift+0xc>
 8009a32:	bd70      	pop	{r4, r5, r6, pc}

08009a34 <__match>:
 8009a34:	b530      	push	{r4, r5, lr}
 8009a36:	6803      	ldr	r3, [r0, #0]
 8009a38:	3301      	adds	r3, #1
 8009a3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a3e:	b914      	cbnz	r4, 8009a46 <__match+0x12>
 8009a40:	6003      	str	r3, [r0, #0]
 8009a42:	2001      	movs	r0, #1
 8009a44:	bd30      	pop	{r4, r5, pc}
 8009a46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a4a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009a4e:	2d19      	cmp	r5, #25
 8009a50:	bf98      	it	ls
 8009a52:	3220      	addls	r2, #32
 8009a54:	42a2      	cmp	r2, r4
 8009a56:	d0f0      	beq.n	8009a3a <__match+0x6>
 8009a58:	2000      	movs	r0, #0
 8009a5a:	e7f3      	b.n	8009a44 <__match+0x10>

08009a5c <__hexnan>:
 8009a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a60:	2500      	movs	r5, #0
 8009a62:	680b      	ldr	r3, [r1, #0]
 8009a64:	4682      	mov	sl, r0
 8009a66:	115e      	asrs	r6, r3, #5
 8009a68:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009a6c:	f013 031f 	ands.w	r3, r3, #31
 8009a70:	bf18      	it	ne
 8009a72:	3604      	addne	r6, #4
 8009a74:	1f37      	subs	r7, r6, #4
 8009a76:	4690      	mov	r8, r2
 8009a78:	46b9      	mov	r9, r7
 8009a7a:	463c      	mov	r4, r7
 8009a7c:	46ab      	mov	fp, r5
 8009a7e:	b087      	sub	sp, #28
 8009a80:	6801      	ldr	r1, [r0, #0]
 8009a82:	9301      	str	r3, [sp, #4]
 8009a84:	f846 5c04 	str.w	r5, [r6, #-4]
 8009a88:	9502      	str	r5, [sp, #8]
 8009a8a:	784a      	ldrb	r2, [r1, #1]
 8009a8c:	1c4b      	adds	r3, r1, #1
 8009a8e:	9303      	str	r3, [sp, #12]
 8009a90:	b342      	cbz	r2, 8009ae4 <__hexnan+0x88>
 8009a92:	4610      	mov	r0, r2
 8009a94:	9105      	str	r1, [sp, #20]
 8009a96:	9204      	str	r2, [sp, #16]
 8009a98:	f7ff fd95 	bl	80095c6 <__hexdig_fun>
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	d151      	bne.n	8009b44 <__hexnan+0xe8>
 8009aa0:	9a04      	ldr	r2, [sp, #16]
 8009aa2:	9905      	ldr	r1, [sp, #20]
 8009aa4:	2a20      	cmp	r2, #32
 8009aa6:	d818      	bhi.n	8009ada <__hexnan+0x7e>
 8009aa8:	9b02      	ldr	r3, [sp, #8]
 8009aaa:	459b      	cmp	fp, r3
 8009aac:	dd13      	ble.n	8009ad6 <__hexnan+0x7a>
 8009aae:	454c      	cmp	r4, r9
 8009ab0:	d206      	bcs.n	8009ac0 <__hexnan+0x64>
 8009ab2:	2d07      	cmp	r5, #7
 8009ab4:	dc04      	bgt.n	8009ac0 <__hexnan+0x64>
 8009ab6:	462a      	mov	r2, r5
 8009ab8:	4649      	mov	r1, r9
 8009aba:	4620      	mov	r0, r4
 8009abc:	f7ff ffa8 	bl	8009a10 <L_shift>
 8009ac0:	4544      	cmp	r4, r8
 8009ac2:	d952      	bls.n	8009b6a <__hexnan+0x10e>
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	f1a4 0904 	sub.w	r9, r4, #4
 8009aca:	f844 3c04 	str.w	r3, [r4, #-4]
 8009ace:	461d      	mov	r5, r3
 8009ad0:	464c      	mov	r4, r9
 8009ad2:	f8cd b008 	str.w	fp, [sp, #8]
 8009ad6:	9903      	ldr	r1, [sp, #12]
 8009ad8:	e7d7      	b.n	8009a8a <__hexnan+0x2e>
 8009ada:	2a29      	cmp	r2, #41	@ 0x29
 8009adc:	d157      	bne.n	8009b8e <__hexnan+0x132>
 8009ade:	3102      	adds	r1, #2
 8009ae0:	f8ca 1000 	str.w	r1, [sl]
 8009ae4:	f1bb 0f00 	cmp.w	fp, #0
 8009ae8:	d051      	beq.n	8009b8e <__hexnan+0x132>
 8009aea:	454c      	cmp	r4, r9
 8009aec:	d206      	bcs.n	8009afc <__hexnan+0xa0>
 8009aee:	2d07      	cmp	r5, #7
 8009af0:	dc04      	bgt.n	8009afc <__hexnan+0xa0>
 8009af2:	462a      	mov	r2, r5
 8009af4:	4649      	mov	r1, r9
 8009af6:	4620      	mov	r0, r4
 8009af8:	f7ff ff8a 	bl	8009a10 <L_shift>
 8009afc:	4544      	cmp	r4, r8
 8009afe:	d936      	bls.n	8009b6e <__hexnan+0x112>
 8009b00:	4623      	mov	r3, r4
 8009b02:	f1a8 0204 	sub.w	r2, r8, #4
 8009b06:	f853 1b04 	ldr.w	r1, [r3], #4
 8009b0a:	429f      	cmp	r7, r3
 8009b0c:	f842 1f04 	str.w	r1, [r2, #4]!
 8009b10:	d2f9      	bcs.n	8009b06 <__hexnan+0xaa>
 8009b12:	1b3b      	subs	r3, r7, r4
 8009b14:	f023 0303 	bic.w	r3, r3, #3
 8009b18:	3304      	adds	r3, #4
 8009b1a:	3401      	adds	r4, #1
 8009b1c:	3e03      	subs	r6, #3
 8009b1e:	42b4      	cmp	r4, r6
 8009b20:	bf88      	it	hi
 8009b22:	2304      	movhi	r3, #4
 8009b24:	2200      	movs	r2, #0
 8009b26:	4443      	add	r3, r8
 8009b28:	f843 2b04 	str.w	r2, [r3], #4
 8009b2c:	429f      	cmp	r7, r3
 8009b2e:	d2fb      	bcs.n	8009b28 <__hexnan+0xcc>
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	b91b      	cbnz	r3, 8009b3c <__hexnan+0xe0>
 8009b34:	4547      	cmp	r7, r8
 8009b36:	d128      	bne.n	8009b8a <__hexnan+0x12e>
 8009b38:	2301      	movs	r3, #1
 8009b3a:	603b      	str	r3, [r7, #0]
 8009b3c:	2005      	movs	r0, #5
 8009b3e:	b007      	add	sp, #28
 8009b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b44:	3501      	adds	r5, #1
 8009b46:	2d08      	cmp	r5, #8
 8009b48:	f10b 0b01 	add.w	fp, fp, #1
 8009b4c:	dd06      	ble.n	8009b5c <__hexnan+0x100>
 8009b4e:	4544      	cmp	r4, r8
 8009b50:	d9c1      	bls.n	8009ad6 <__hexnan+0x7a>
 8009b52:	2300      	movs	r3, #0
 8009b54:	2501      	movs	r5, #1
 8009b56:	f844 3c04 	str.w	r3, [r4, #-4]
 8009b5a:	3c04      	subs	r4, #4
 8009b5c:	6822      	ldr	r2, [r4, #0]
 8009b5e:	f000 000f 	and.w	r0, r0, #15
 8009b62:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009b66:	6020      	str	r0, [r4, #0]
 8009b68:	e7b5      	b.n	8009ad6 <__hexnan+0x7a>
 8009b6a:	2508      	movs	r5, #8
 8009b6c:	e7b3      	b.n	8009ad6 <__hexnan+0x7a>
 8009b6e:	9b01      	ldr	r3, [sp, #4]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d0dd      	beq.n	8009b30 <__hexnan+0xd4>
 8009b74:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009b78:	f1c3 0320 	rsb	r3, r3, #32
 8009b7c:	40da      	lsrs	r2, r3
 8009b7e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009b82:	4013      	ands	r3, r2
 8009b84:	f846 3c04 	str.w	r3, [r6, #-4]
 8009b88:	e7d2      	b.n	8009b30 <__hexnan+0xd4>
 8009b8a:	3f04      	subs	r7, #4
 8009b8c:	e7d0      	b.n	8009b30 <__hexnan+0xd4>
 8009b8e:	2004      	movs	r0, #4
 8009b90:	e7d5      	b.n	8009b3e <__hexnan+0xe2>

08009b92 <__ssputs_r>:
 8009b92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b96:	461f      	mov	r7, r3
 8009b98:	688e      	ldr	r6, [r1, #8]
 8009b9a:	4682      	mov	sl, r0
 8009b9c:	42be      	cmp	r6, r7
 8009b9e:	460c      	mov	r4, r1
 8009ba0:	4690      	mov	r8, r2
 8009ba2:	680b      	ldr	r3, [r1, #0]
 8009ba4:	d82d      	bhi.n	8009c02 <__ssputs_r+0x70>
 8009ba6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009baa:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009bae:	d026      	beq.n	8009bfe <__ssputs_r+0x6c>
 8009bb0:	6965      	ldr	r5, [r4, #20]
 8009bb2:	6909      	ldr	r1, [r1, #16]
 8009bb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009bb8:	eba3 0901 	sub.w	r9, r3, r1
 8009bbc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009bc0:	1c7b      	adds	r3, r7, #1
 8009bc2:	444b      	add	r3, r9
 8009bc4:	106d      	asrs	r5, r5, #1
 8009bc6:	429d      	cmp	r5, r3
 8009bc8:	bf38      	it	cc
 8009bca:	461d      	movcc	r5, r3
 8009bcc:	0553      	lsls	r3, r2, #21
 8009bce:	d527      	bpl.n	8009c20 <__ssputs_r+0x8e>
 8009bd0:	4629      	mov	r1, r5
 8009bd2:	f000 f95f 	bl	8009e94 <_malloc_r>
 8009bd6:	4606      	mov	r6, r0
 8009bd8:	b360      	cbz	r0, 8009c34 <__ssputs_r+0xa2>
 8009bda:	464a      	mov	r2, r9
 8009bdc:	6921      	ldr	r1, [r4, #16]
 8009bde:	f7fe fe34 	bl	800884a <memcpy>
 8009be2:	89a3      	ldrh	r3, [r4, #12]
 8009be4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009be8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bec:	81a3      	strh	r3, [r4, #12]
 8009bee:	6126      	str	r6, [r4, #16]
 8009bf0:	444e      	add	r6, r9
 8009bf2:	6026      	str	r6, [r4, #0]
 8009bf4:	463e      	mov	r6, r7
 8009bf6:	6165      	str	r5, [r4, #20]
 8009bf8:	eba5 0509 	sub.w	r5, r5, r9
 8009bfc:	60a5      	str	r5, [r4, #8]
 8009bfe:	42be      	cmp	r6, r7
 8009c00:	d900      	bls.n	8009c04 <__ssputs_r+0x72>
 8009c02:	463e      	mov	r6, r7
 8009c04:	4632      	mov	r2, r6
 8009c06:	4641      	mov	r1, r8
 8009c08:	6820      	ldr	r0, [r4, #0]
 8009c0a:	f000 ffad 	bl	800ab68 <memmove>
 8009c0e:	2000      	movs	r0, #0
 8009c10:	68a3      	ldr	r3, [r4, #8]
 8009c12:	1b9b      	subs	r3, r3, r6
 8009c14:	60a3      	str	r3, [r4, #8]
 8009c16:	6823      	ldr	r3, [r4, #0]
 8009c18:	4433      	add	r3, r6
 8009c1a:	6023      	str	r3, [r4, #0]
 8009c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c20:	462a      	mov	r2, r5
 8009c22:	f000 ff66 	bl	800aaf2 <_realloc_r>
 8009c26:	4606      	mov	r6, r0
 8009c28:	2800      	cmp	r0, #0
 8009c2a:	d1e0      	bne.n	8009bee <__ssputs_r+0x5c>
 8009c2c:	4650      	mov	r0, sl
 8009c2e:	6921      	ldr	r1, [r4, #16]
 8009c30:	f001 f83c 	bl	800acac <_free_r>
 8009c34:	230c      	movs	r3, #12
 8009c36:	f8ca 3000 	str.w	r3, [sl]
 8009c3a:	89a3      	ldrh	r3, [r4, #12]
 8009c3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c44:	81a3      	strh	r3, [r4, #12]
 8009c46:	e7e9      	b.n	8009c1c <__ssputs_r+0x8a>

08009c48 <_svfiprintf_r>:
 8009c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c4c:	4698      	mov	r8, r3
 8009c4e:	898b      	ldrh	r3, [r1, #12]
 8009c50:	4607      	mov	r7, r0
 8009c52:	061b      	lsls	r3, r3, #24
 8009c54:	460d      	mov	r5, r1
 8009c56:	4614      	mov	r4, r2
 8009c58:	b09d      	sub	sp, #116	@ 0x74
 8009c5a:	d510      	bpl.n	8009c7e <_svfiprintf_r+0x36>
 8009c5c:	690b      	ldr	r3, [r1, #16]
 8009c5e:	b973      	cbnz	r3, 8009c7e <_svfiprintf_r+0x36>
 8009c60:	2140      	movs	r1, #64	@ 0x40
 8009c62:	f000 f917 	bl	8009e94 <_malloc_r>
 8009c66:	6028      	str	r0, [r5, #0]
 8009c68:	6128      	str	r0, [r5, #16]
 8009c6a:	b930      	cbnz	r0, 8009c7a <_svfiprintf_r+0x32>
 8009c6c:	230c      	movs	r3, #12
 8009c6e:	603b      	str	r3, [r7, #0]
 8009c70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c74:	b01d      	add	sp, #116	@ 0x74
 8009c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c7a:	2340      	movs	r3, #64	@ 0x40
 8009c7c:	616b      	str	r3, [r5, #20]
 8009c7e:	2300      	movs	r3, #0
 8009c80:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c82:	2320      	movs	r3, #32
 8009c84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c88:	2330      	movs	r3, #48	@ 0x30
 8009c8a:	f04f 0901 	mov.w	r9, #1
 8009c8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c92:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009e2c <_svfiprintf_r+0x1e4>
 8009c96:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c9a:	4623      	mov	r3, r4
 8009c9c:	469a      	mov	sl, r3
 8009c9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ca2:	b10a      	cbz	r2, 8009ca8 <_svfiprintf_r+0x60>
 8009ca4:	2a25      	cmp	r2, #37	@ 0x25
 8009ca6:	d1f9      	bne.n	8009c9c <_svfiprintf_r+0x54>
 8009ca8:	ebba 0b04 	subs.w	fp, sl, r4
 8009cac:	d00b      	beq.n	8009cc6 <_svfiprintf_r+0x7e>
 8009cae:	465b      	mov	r3, fp
 8009cb0:	4622      	mov	r2, r4
 8009cb2:	4629      	mov	r1, r5
 8009cb4:	4638      	mov	r0, r7
 8009cb6:	f7ff ff6c 	bl	8009b92 <__ssputs_r>
 8009cba:	3001      	adds	r0, #1
 8009cbc:	f000 80a7 	beq.w	8009e0e <_svfiprintf_r+0x1c6>
 8009cc0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cc2:	445a      	add	r2, fp
 8009cc4:	9209      	str	r2, [sp, #36]	@ 0x24
 8009cc6:	f89a 3000 	ldrb.w	r3, [sl]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	f000 809f 	beq.w	8009e0e <_svfiprintf_r+0x1c6>
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009cd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009cda:	f10a 0a01 	add.w	sl, sl, #1
 8009cde:	9304      	str	r3, [sp, #16]
 8009ce0:	9307      	str	r3, [sp, #28]
 8009ce2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ce6:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ce8:	4654      	mov	r4, sl
 8009cea:	2205      	movs	r2, #5
 8009cec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cf0:	484e      	ldr	r0, [pc, #312]	@ (8009e2c <_svfiprintf_r+0x1e4>)
 8009cf2:	f7fe fd9c 	bl	800882e <memchr>
 8009cf6:	9a04      	ldr	r2, [sp, #16]
 8009cf8:	b9d8      	cbnz	r0, 8009d32 <_svfiprintf_r+0xea>
 8009cfa:	06d0      	lsls	r0, r2, #27
 8009cfc:	bf44      	itt	mi
 8009cfe:	2320      	movmi	r3, #32
 8009d00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d04:	0711      	lsls	r1, r2, #28
 8009d06:	bf44      	itt	mi
 8009d08:	232b      	movmi	r3, #43	@ 0x2b
 8009d0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d0e:	f89a 3000 	ldrb.w	r3, [sl]
 8009d12:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d14:	d015      	beq.n	8009d42 <_svfiprintf_r+0xfa>
 8009d16:	4654      	mov	r4, sl
 8009d18:	2000      	movs	r0, #0
 8009d1a:	f04f 0c0a 	mov.w	ip, #10
 8009d1e:	9a07      	ldr	r2, [sp, #28]
 8009d20:	4621      	mov	r1, r4
 8009d22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d26:	3b30      	subs	r3, #48	@ 0x30
 8009d28:	2b09      	cmp	r3, #9
 8009d2a:	d94b      	bls.n	8009dc4 <_svfiprintf_r+0x17c>
 8009d2c:	b1b0      	cbz	r0, 8009d5c <_svfiprintf_r+0x114>
 8009d2e:	9207      	str	r2, [sp, #28]
 8009d30:	e014      	b.n	8009d5c <_svfiprintf_r+0x114>
 8009d32:	eba0 0308 	sub.w	r3, r0, r8
 8009d36:	fa09 f303 	lsl.w	r3, r9, r3
 8009d3a:	4313      	orrs	r3, r2
 8009d3c:	46a2      	mov	sl, r4
 8009d3e:	9304      	str	r3, [sp, #16]
 8009d40:	e7d2      	b.n	8009ce8 <_svfiprintf_r+0xa0>
 8009d42:	9b03      	ldr	r3, [sp, #12]
 8009d44:	1d19      	adds	r1, r3, #4
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	9103      	str	r1, [sp, #12]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	bfbb      	ittet	lt
 8009d4e:	425b      	neglt	r3, r3
 8009d50:	f042 0202 	orrlt.w	r2, r2, #2
 8009d54:	9307      	strge	r3, [sp, #28]
 8009d56:	9307      	strlt	r3, [sp, #28]
 8009d58:	bfb8      	it	lt
 8009d5a:	9204      	strlt	r2, [sp, #16]
 8009d5c:	7823      	ldrb	r3, [r4, #0]
 8009d5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d60:	d10a      	bne.n	8009d78 <_svfiprintf_r+0x130>
 8009d62:	7863      	ldrb	r3, [r4, #1]
 8009d64:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d66:	d132      	bne.n	8009dce <_svfiprintf_r+0x186>
 8009d68:	9b03      	ldr	r3, [sp, #12]
 8009d6a:	3402      	adds	r4, #2
 8009d6c:	1d1a      	adds	r2, r3, #4
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	9203      	str	r2, [sp, #12]
 8009d72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d76:	9305      	str	r3, [sp, #20]
 8009d78:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009e30 <_svfiprintf_r+0x1e8>
 8009d7c:	2203      	movs	r2, #3
 8009d7e:	4650      	mov	r0, sl
 8009d80:	7821      	ldrb	r1, [r4, #0]
 8009d82:	f7fe fd54 	bl	800882e <memchr>
 8009d86:	b138      	cbz	r0, 8009d98 <_svfiprintf_r+0x150>
 8009d88:	2240      	movs	r2, #64	@ 0x40
 8009d8a:	9b04      	ldr	r3, [sp, #16]
 8009d8c:	eba0 000a 	sub.w	r0, r0, sl
 8009d90:	4082      	lsls	r2, r0
 8009d92:	4313      	orrs	r3, r2
 8009d94:	3401      	adds	r4, #1
 8009d96:	9304      	str	r3, [sp, #16]
 8009d98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d9c:	2206      	movs	r2, #6
 8009d9e:	4825      	ldr	r0, [pc, #148]	@ (8009e34 <_svfiprintf_r+0x1ec>)
 8009da0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009da4:	f7fe fd43 	bl	800882e <memchr>
 8009da8:	2800      	cmp	r0, #0
 8009daa:	d036      	beq.n	8009e1a <_svfiprintf_r+0x1d2>
 8009dac:	4b22      	ldr	r3, [pc, #136]	@ (8009e38 <_svfiprintf_r+0x1f0>)
 8009dae:	bb1b      	cbnz	r3, 8009df8 <_svfiprintf_r+0x1b0>
 8009db0:	9b03      	ldr	r3, [sp, #12]
 8009db2:	3307      	adds	r3, #7
 8009db4:	f023 0307 	bic.w	r3, r3, #7
 8009db8:	3308      	adds	r3, #8
 8009dba:	9303      	str	r3, [sp, #12]
 8009dbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dbe:	4433      	add	r3, r6
 8009dc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dc2:	e76a      	b.n	8009c9a <_svfiprintf_r+0x52>
 8009dc4:	460c      	mov	r4, r1
 8009dc6:	2001      	movs	r0, #1
 8009dc8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009dcc:	e7a8      	b.n	8009d20 <_svfiprintf_r+0xd8>
 8009dce:	2300      	movs	r3, #0
 8009dd0:	f04f 0c0a 	mov.w	ip, #10
 8009dd4:	4619      	mov	r1, r3
 8009dd6:	3401      	adds	r4, #1
 8009dd8:	9305      	str	r3, [sp, #20]
 8009dda:	4620      	mov	r0, r4
 8009ddc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009de0:	3a30      	subs	r2, #48	@ 0x30
 8009de2:	2a09      	cmp	r2, #9
 8009de4:	d903      	bls.n	8009dee <_svfiprintf_r+0x1a6>
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d0c6      	beq.n	8009d78 <_svfiprintf_r+0x130>
 8009dea:	9105      	str	r1, [sp, #20]
 8009dec:	e7c4      	b.n	8009d78 <_svfiprintf_r+0x130>
 8009dee:	4604      	mov	r4, r0
 8009df0:	2301      	movs	r3, #1
 8009df2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009df6:	e7f0      	b.n	8009dda <_svfiprintf_r+0x192>
 8009df8:	ab03      	add	r3, sp, #12
 8009dfa:	9300      	str	r3, [sp, #0]
 8009dfc:	462a      	mov	r2, r5
 8009dfe:	4638      	mov	r0, r7
 8009e00:	4b0e      	ldr	r3, [pc, #56]	@ (8009e3c <_svfiprintf_r+0x1f4>)
 8009e02:	a904      	add	r1, sp, #16
 8009e04:	f7fc ff66 	bl	8006cd4 <_printf_float>
 8009e08:	1c42      	adds	r2, r0, #1
 8009e0a:	4606      	mov	r6, r0
 8009e0c:	d1d6      	bne.n	8009dbc <_svfiprintf_r+0x174>
 8009e0e:	89ab      	ldrh	r3, [r5, #12]
 8009e10:	065b      	lsls	r3, r3, #25
 8009e12:	f53f af2d 	bmi.w	8009c70 <_svfiprintf_r+0x28>
 8009e16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e18:	e72c      	b.n	8009c74 <_svfiprintf_r+0x2c>
 8009e1a:	ab03      	add	r3, sp, #12
 8009e1c:	9300      	str	r3, [sp, #0]
 8009e1e:	462a      	mov	r2, r5
 8009e20:	4638      	mov	r0, r7
 8009e22:	4b06      	ldr	r3, [pc, #24]	@ (8009e3c <_svfiprintf_r+0x1f4>)
 8009e24:	a904      	add	r1, sp, #16
 8009e26:	f7fd f9f3 	bl	8007210 <_printf_i>
 8009e2a:	e7ed      	b.n	8009e08 <_svfiprintf_r+0x1c0>
 8009e2c:	0800b606 	.word	0x0800b606
 8009e30:	0800b60c 	.word	0x0800b60c
 8009e34:	0800b610 	.word	0x0800b610
 8009e38:	08006cd5 	.word	0x08006cd5
 8009e3c:	08009b93 	.word	0x08009b93

08009e40 <malloc>:
 8009e40:	4b02      	ldr	r3, [pc, #8]	@ (8009e4c <malloc+0xc>)
 8009e42:	4601      	mov	r1, r0
 8009e44:	6818      	ldr	r0, [r3, #0]
 8009e46:	f000 b825 	b.w	8009e94 <_malloc_r>
 8009e4a:	bf00      	nop
 8009e4c:	200001a0 	.word	0x200001a0

08009e50 <sbrk_aligned>:
 8009e50:	b570      	push	{r4, r5, r6, lr}
 8009e52:	4e0f      	ldr	r6, [pc, #60]	@ (8009e90 <sbrk_aligned+0x40>)
 8009e54:	460c      	mov	r4, r1
 8009e56:	6831      	ldr	r1, [r6, #0]
 8009e58:	4605      	mov	r5, r0
 8009e5a:	b911      	cbnz	r1, 8009e62 <sbrk_aligned+0x12>
 8009e5c:	f000 fed2 	bl	800ac04 <_sbrk_r>
 8009e60:	6030      	str	r0, [r6, #0]
 8009e62:	4621      	mov	r1, r4
 8009e64:	4628      	mov	r0, r5
 8009e66:	f000 fecd 	bl	800ac04 <_sbrk_r>
 8009e6a:	1c43      	adds	r3, r0, #1
 8009e6c:	d103      	bne.n	8009e76 <sbrk_aligned+0x26>
 8009e6e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009e72:	4620      	mov	r0, r4
 8009e74:	bd70      	pop	{r4, r5, r6, pc}
 8009e76:	1cc4      	adds	r4, r0, #3
 8009e78:	f024 0403 	bic.w	r4, r4, #3
 8009e7c:	42a0      	cmp	r0, r4
 8009e7e:	d0f8      	beq.n	8009e72 <sbrk_aligned+0x22>
 8009e80:	1a21      	subs	r1, r4, r0
 8009e82:	4628      	mov	r0, r5
 8009e84:	f000 febe 	bl	800ac04 <_sbrk_r>
 8009e88:	3001      	adds	r0, #1
 8009e8a:	d1f2      	bne.n	8009e72 <sbrk_aligned+0x22>
 8009e8c:	e7ef      	b.n	8009e6e <sbrk_aligned+0x1e>
 8009e8e:	bf00      	nop
 8009e90:	2000056c 	.word	0x2000056c

08009e94 <_malloc_r>:
 8009e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e98:	1ccd      	adds	r5, r1, #3
 8009e9a:	f025 0503 	bic.w	r5, r5, #3
 8009e9e:	3508      	adds	r5, #8
 8009ea0:	2d0c      	cmp	r5, #12
 8009ea2:	bf38      	it	cc
 8009ea4:	250c      	movcc	r5, #12
 8009ea6:	2d00      	cmp	r5, #0
 8009ea8:	4606      	mov	r6, r0
 8009eaa:	db01      	blt.n	8009eb0 <_malloc_r+0x1c>
 8009eac:	42a9      	cmp	r1, r5
 8009eae:	d904      	bls.n	8009eba <_malloc_r+0x26>
 8009eb0:	230c      	movs	r3, #12
 8009eb2:	6033      	str	r3, [r6, #0]
 8009eb4:	2000      	movs	r0, #0
 8009eb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009eba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009f90 <_malloc_r+0xfc>
 8009ebe:	f000 f923 	bl	800a108 <__malloc_lock>
 8009ec2:	f8d8 3000 	ldr.w	r3, [r8]
 8009ec6:	461c      	mov	r4, r3
 8009ec8:	bb44      	cbnz	r4, 8009f1c <_malloc_r+0x88>
 8009eca:	4629      	mov	r1, r5
 8009ecc:	4630      	mov	r0, r6
 8009ece:	f7ff ffbf 	bl	8009e50 <sbrk_aligned>
 8009ed2:	1c43      	adds	r3, r0, #1
 8009ed4:	4604      	mov	r4, r0
 8009ed6:	d158      	bne.n	8009f8a <_malloc_r+0xf6>
 8009ed8:	f8d8 4000 	ldr.w	r4, [r8]
 8009edc:	4627      	mov	r7, r4
 8009ede:	2f00      	cmp	r7, #0
 8009ee0:	d143      	bne.n	8009f6a <_malloc_r+0xd6>
 8009ee2:	2c00      	cmp	r4, #0
 8009ee4:	d04b      	beq.n	8009f7e <_malloc_r+0xea>
 8009ee6:	6823      	ldr	r3, [r4, #0]
 8009ee8:	4639      	mov	r1, r7
 8009eea:	4630      	mov	r0, r6
 8009eec:	eb04 0903 	add.w	r9, r4, r3
 8009ef0:	f000 fe88 	bl	800ac04 <_sbrk_r>
 8009ef4:	4581      	cmp	r9, r0
 8009ef6:	d142      	bne.n	8009f7e <_malloc_r+0xea>
 8009ef8:	6821      	ldr	r1, [r4, #0]
 8009efa:	4630      	mov	r0, r6
 8009efc:	1a6d      	subs	r5, r5, r1
 8009efe:	4629      	mov	r1, r5
 8009f00:	f7ff ffa6 	bl	8009e50 <sbrk_aligned>
 8009f04:	3001      	adds	r0, #1
 8009f06:	d03a      	beq.n	8009f7e <_malloc_r+0xea>
 8009f08:	6823      	ldr	r3, [r4, #0]
 8009f0a:	442b      	add	r3, r5
 8009f0c:	6023      	str	r3, [r4, #0]
 8009f0e:	f8d8 3000 	ldr.w	r3, [r8]
 8009f12:	685a      	ldr	r2, [r3, #4]
 8009f14:	bb62      	cbnz	r2, 8009f70 <_malloc_r+0xdc>
 8009f16:	f8c8 7000 	str.w	r7, [r8]
 8009f1a:	e00f      	b.n	8009f3c <_malloc_r+0xa8>
 8009f1c:	6822      	ldr	r2, [r4, #0]
 8009f1e:	1b52      	subs	r2, r2, r5
 8009f20:	d420      	bmi.n	8009f64 <_malloc_r+0xd0>
 8009f22:	2a0b      	cmp	r2, #11
 8009f24:	d917      	bls.n	8009f56 <_malloc_r+0xc2>
 8009f26:	1961      	adds	r1, r4, r5
 8009f28:	42a3      	cmp	r3, r4
 8009f2a:	6025      	str	r5, [r4, #0]
 8009f2c:	bf18      	it	ne
 8009f2e:	6059      	strne	r1, [r3, #4]
 8009f30:	6863      	ldr	r3, [r4, #4]
 8009f32:	bf08      	it	eq
 8009f34:	f8c8 1000 	streq.w	r1, [r8]
 8009f38:	5162      	str	r2, [r4, r5]
 8009f3a:	604b      	str	r3, [r1, #4]
 8009f3c:	4630      	mov	r0, r6
 8009f3e:	f000 f8e9 	bl	800a114 <__malloc_unlock>
 8009f42:	f104 000b 	add.w	r0, r4, #11
 8009f46:	1d23      	adds	r3, r4, #4
 8009f48:	f020 0007 	bic.w	r0, r0, #7
 8009f4c:	1ac2      	subs	r2, r0, r3
 8009f4e:	bf1c      	itt	ne
 8009f50:	1a1b      	subne	r3, r3, r0
 8009f52:	50a3      	strne	r3, [r4, r2]
 8009f54:	e7af      	b.n	8009eb6 <_malloc_r+0x22>
 8009f56:	6862      	ldr	r2, [r4, #4]
 8009f58:	42a3      	cmp	r3, r4
 8009f5a:	bf0c      	ite	eq
 8009f5c:	f8c8 2000 	streq.w	r2, [r8]
 8009f60:	605a      	strne	r2, [r3, #4]
 8009f62:	e7eb      	b.n	8009f3c <_malloc_r+0xa8>
 8009f64:	4623      	mov	r3, r4
 8009f66:	6864      	ldr	r4, [r4, #4]
 8009f68:	e7ae      	b.n	8009ec8 <_malloc_r+0x34>
 8009f6a:	463c      	mov	r4, r7
 8009f6c:	687f      	ldr	r7, [r7, #4]
 8009f6e:	e7b6      	b.n	8009ede <_malloc_r+0x4a>
 8009f70:	461a      	mov	r2, r3
 8009f72:	685b      	ldr	r3, [r3, #4]
 8009f74:	42a3      	cmp	r3, r4
 8009f76:	d1fb      	bne.n	8009f70 <_malloc_r+0xdc>
 8009f78:	2300      	movs	r3, #0
 8009f7a:	6053      	str	r3, [r2, #4]
 8009f7c:	e7de      	b.n	8009f3c <_malloc_r+0xa8>
 8009f7e:	230c      	movs	r3, #12
 8009f80:	4630      	mov	r0, r6
 8009f82:	6033      	str	r3, [r6, #0]
 8009f84:	f000 f8c6 	bl	800a114 <__malloc_unlock>
 8009f88:	e794      	b.n	8009eb4 <_malloc_r+0x20>
 8009f8a:	6005      	str	r5, [r0, #0]
 8009f8c:	e7d6      	b.n	8009f3c <_malloc_r+0xa8>
 8009f8e:	bf00      	nop
 8009f90:	20000570 	.word	0x20000570

08009f94 <__ascii_mbtowc>:
 8009f94:	b082      	sub	sp, #8
 8009f96:	b901      	cbnz	r1, 8009f9a <__ascii_mbtowc+0x6>
 8009f98:	a901      	add	r1, sp, #4
 8009f9a:	b142      	cbz	r2, 8009fae <__ascii_mbtowc+0x1a>
 8009f9c:	b14b      	cbz	r3, 8009fb2 <__ascii_mbtowc+0x1e>
 8009f9e:	7813      	ldrb	r3, [r2, #0]
 8009fa0:	600b      	str	r3, [r1, #0]
 8009fa2:	7812      	ldrb	r2, [r2, #0]
 8009fa4:	1e10      	subs	r0, r2, #0
 8009fa6:	bf18      	it	ne
 8009fa8:	2001      	movne	r0, #1
 8009faa:	b002      	add	sp, #8
 8009fac:	4770      	bx	lr
 8009fae:	4610      	mov	r0, r2
 8009fb0:	e7fb      	b.n	8009faa <__ascii_mbtowc+0x16>
 8009fb2:	f06f 0001 	mvn.w	r0, #1
 8009fb6:	e7f8      	b.n	8009faa <__ascii_mbtowc+0x16>

08009fb8 <__sflush_r>:
 8009fb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fbe:	0716      	lsls	r6, r2, #28
 8009fc0:	4605      	mov	r5, r0
 8009fc2:	460c      	mov	r4, r1
 8009fc4:	d454      	bmi.n	800a070 <__sflush_r+0xb8>
 8009fc6:	684b      	ldr	r3, [r1, #4]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	dc02      	bgt.n	8009fd2 <__sflush_r+0x1a>
 8009fcc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	dd48      	ble.n	800a064 <__sflush_r+0xac>
 8009fd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009fd4:	2e00      	cmp	r6, #0
 8009fd6:	d045      	beq.n	800a064 <__sflush_r+0xac>
 8009fd8:	2300      	movs	r3, #0
 8009fda:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009fde:	682f      	ldr	r7, [r5, #0]
 8009fe0:	6a21      	ldr	r1, [r4, #32]
 8009fe2:	602b      	str	r3, [r5, #0]
 8009fe4:	d030      	beq.n	800a048 <__sflush_r+0x90>
 8009fe6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009fe8:	89a3      	ldrh	r3, [r4, #12]
 8009fea:	0759      	lsls	r1, r3, #29
 8009fec:	d505      	bpl.n	8009ffa <__sflush_r+0x42>
 8009fee:	6863      	ldr	r3, [r4, #4]
 8009ff0:	1ad2      	subs	r2, r2, r3
 8009ff2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009ff4:	b10b      	cbz	r3, 8009ffa <__sflush_r+0x42>
 8009ff6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009ff8:	1ad2      	subs	r2, r2, r3
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	4628      	mov	r0, r5
 8009ffe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a000:	6a21      	ldr	r1, [r4, #32]
 800a002:	47b0      	blx	r6
 800a004:	1c43      	adds	r3, r0, #1
 800a006:	89a3      	ldrh	r3, [r4, #12]
 800a008:	d106      	bne.n	800a018 <__sflush_r+0x60>
 800a00a:	6829      	ldr	r1, [r5, #0]
 800a00c:	291d      	cmp	r1, #29
 800a00e:	d82b      	bhi.n	800a068 <__sflush_r+0xb0>
 800a010:	4a28      	ldr	r2, [pc, #160]	@ (800a0b4 <__sflush_r+0xfc>)
 800a012:	410a      	asrs	r2, r1
 800a014:	07d6      	lsls	r6, r2, #31
 800a016:	d427      	bmi.n	800a068 <__sflush_r+0xb0>
 800a018:	2200      	movs	r2, #0
 800a01a:	6062      	str	r2, [r4, #4]
 800a01c:	6922      	ldr	r2, [r4, #16]
 800a01e:	04d9      	lsls	r1, r3, #19
 800a020:	6022      	str	r2, [r4, #0]
 800a022:	d504      	bpl.n	800a02e <__sflush_r+0x76>
 800a024:	1c42      	adds	r2, r0, #1
 800a026:	d101      	bne.n	800a02c <__sflush_r+0x74>
 800a028:	682b      	ldr	r3, [r5, #0]
 800a02a:	b903      	cbnz	r3, 800a02e <__sflush_r+0x76>
 800a02c:	6560      	str	r0, [r4, #84]	@ 0x54
 800a02e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a030:	602f      	str	r7, [r5, #0]
 800a032:	b1b9      	cbz	r1, 800a064 <__sflush_r+0xac>
 800a034:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a038:	4299      	cmp	r1, r3
 800a03a:	d002      	beq.n	800a042 <__sflush_r+0x8a>
 800a03c:	4628      	mov	r0, r5
 800a03e:	f000 fe35 	bl	800acac <_free_r>
 800a042:	2300      	movs	r3, #0
 800a044:	6363      	str	r3, [r4, #52]	@ 0x34
 800a046:	e00d      	b.n	800a064 <__sflush_r+0xac>
 800a048:	2301      	movs	r3, #1
 800a04a:	4628      	mov	r0, r5
 800a04c:	47b0      	blx	r6
 800a04e:	4602      	mov	r2, r0
 800a050:	1c50      	adds	r0, r2, #1
 800a052:	d1c9      	bne.n	8009fe8 <__sflush_r+0x30>
 800a054:	682b      	ldr	r3, [r5, #0]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d0c6      	beq.n	8009fe8 <__sflush_r+0x30>
 800a05a:	2b1d      	cmp	r3, #29
 800a05c:	d001      	beq.n	800a062 <__sflush_r+0xaa>
 800a05e:	2b16      	cmp	r3, #22
 800a060:	d11d      	bne.n	800a09e <__sflush_r+0xe6>
 800a062:	602f      	str	r7, [r5, #0]
 800a064:	2000      	movs	r0, #0
 800a066:	e021      	b.n	800a0ac <__sflush_r+0xf4>
 800a068:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a06c:	b21b      	sxth	r3, r3
 800a06e:	e01a      	b.n	800a0a6 <__sflush_r+0xee>
 800a070:	690f      	ldr	r7, [r1, #16]
 800a072:	2f00      	cmp	r7, #0
 800a074:	d0f6      	beq.n	800a064 <__sflush_r+0xac>
 800a076:	0793      	lsls	r3, r2, #30
 800a078:	bf18      	it	ne
 800a07a:	2300      	movne	r3, #0
 800a07c:	680e      	ldr	r6, [r1, #0]
 800a07e:	bf08      	it	eq
 800a080:	694b      	ldreq	r3, [r1, #20]
 800a082:	1bf6      	subs	r6, r6, r7
 800a084:	600f      	str	r7, [r1, #0]
 800a086:	608b      	str	r3, [r1, #8]
 800a088:	2e00      	cmp	r6, #0
 800a08a:	ddeb      	ble.n	800a064 <__sflush_r+0xac>
 800a08c:	4633      	mov	r3, r6
 800a08e:	463a      	mov	r2, r7
 800a090:	4628      	mov	r0, r5
 800a092:	6a21      	ldr	r1, [r4, #32]
 800a094:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a098:	47e0      	blx	ip
 800a09a:	2800      	cmp	r0, #0
 800a09c:	dc07      	bgt.n	800a0ae <__sflush_r+0xf6>
 800a09e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a0aa:	81a3      	strh	r3, [r4, #12]
 800a0ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0ae:	4407      	add	r7, r0
 800a0b0:	1a36      	subs	r6, r6, r0
 800a0b2:	e7e9      	b.n	800a088 <__sflush_r+0xd0>
 800a0b4:	dfbffffe 	.word	0xdfbffffe

0800a0b8 <_fflush_r>:
 800a0b8:	b538      	push	{r3, r4, r5, lr}
 800a0ba:	690b      	ldr	r3, [r1, #16]
 800a0bc:	4605      	mov	r5, r0
 800a0be:	460c      	mov	r4, r1
 800a0c0:	b913      	cbnz	r3, 800a0c8 <_fflush_r+0x10>
 800a0c2:	2500      	movs	r5, #0
 800a0c4:	4628      	mov	r0, r5
 800a0c6:	bd38      	pop	{r3, r4, r5, pc}
 800a0c8:	b118      	cbz	r0, 800a0d2 <_fflush_r+0x1a>
 800a0ca:	6a03      	ldr	r3, [r0, #32]
 800a0cc:	b90b      	cbnz	r3, 800a0d2 <_fflush_r+0x1a>
 800a0ce:	f7fd fcaf 	bl	8007a30 <__sinit>
 800a0d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d0f3      	beq.n	800a0c2 <_fflush_r+0xa>
 800a0da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a0dc:	07d0      	lsls	r0, r2, #31
 800a0de:	d404      	bmi.n	800a0ea <_fflush_r+0x32>
 800a0e0:	0599      	lsls	r1, r3, #22
 800a0e2:	d402      	bmi.n	800a0ea <_fflush_r+0x32>
 800a0e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0e6:	f7fe fba0 	bl	800882a <__retarget_lock_acquire_recursive>
 800a0ea:	4628      	mov	r0, r5
 800a0ec:	4621      	mov	r1, r4
 800a0ee:	f7ff ff63 	bl	8009fb8 <__sflush_r>
 800a0f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0f4:	4605      	mov	r5, r0
 800a0f6:	07da      	lsls	r2, r3, #31
 800a0f8:	d4e4      	bmi.n	800a0c4 <_fflush_r+0xc>
 800a0fa:	89a3      	ldrh	r3, [r4, #12]
 800a0fc:	059b      	lsls	r3, r3, #22
 800a0fe:	d4e1      	bmi.n	800a0c4 <_fflush_r+0xc>
 800a100:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a102:	f7fe fb93 	bl	800882c <__retarget_lock_release_recursive>
 800a106:	e7dd      	b.n	800a0c4 <_fflush_r+0xc>

0800a108 <__malloc_lock>:
 800a108:	4801      	ldr	r0, [pc, #4]	@ (800a110 <__malloc_lock+0x8>)
 800a10a:	f7fe bb8e 	b.w	800882a <__retarget_lock_acquire_recursive>
 800a10e:	bf00      	nop
 800a110:	20000568 	.word	0x20000568

0800a114 <__malloc_unlock>:
 800a114:	4801      	ldr	r0, [pc, #4]	@ (800a11c <__malloc_unlock+0x8>)
 800a116:	f7fe bb89 	b.w	800882c <__retarget_lock_release_recursive>
 800a11a:	bf00      	nop
 800a11c:	20000568 	.word	0x20000568

0800a120 <_Balloc>:
 800a120:	b570      	push	{r4, r5, r6, lr}
 800a122:	69c6      	ldr	r6, [r0, #28]
 800a124:	4604      	mov	r4, r0
 800a126:	460d      	mov	r5, r1
 800a128:	b976      	cbnz	r6, 800a148 <_Balloc+0x28>
 800a12a:	2010      	movs	r0, #16
 800a12c:	f7ff fe88 	bl	8009e40 <malloc>
 800a130:	4602      	mov	r2, r0
 800a132:	61e0      	str	r0, [r4, #28]
 800a134:	b920      	cbnz	r0, 800a140 <_Balloc+0x20>
 800a136:	216b      	movs	r1, #107	@ 0x6b
 800a138:	4b17      	ldr	r3, [pc, #92]	@ (800a198 <_Balloc+0x78>)
 800a13a:	4818      	ldr	r0, [pc, #96]	@ (800a19c <_Balloc+0x7c>)
 800a13c:	f000 fd84 	bl	800ac48 <__assert_func>
 800a140:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a144:	6006      	str	r6, [r0, #0]
 800a146:	60c6      	str	r6, [r0, #12]
 800a148:	69e6      	ldr	r6, [r4, #28]
 800a14a:	68f3      	ldr	r3, [r6, #12]
 800a14c:	b183      	cbz	r3, 800a170 <_Balloc+0x50>
 800a14e:	69e3      	ldr	r3, [r4, #28]
 800a150:	68db      	ldr	r3, [r3, #12]
 800a152:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a156:	b9b8      	cbnz	r0, 800a188 <_Balloc+0x68>
 800a158:	2101      	movs	r1, #1
 800a15a:	fa01 f605 	lsl.w	r6, r1, r5
 800a15e:	1d72      	adds	r2, r6, #5
 800a160:	4620      	mov	r0, r4
 800a162:	0092      	lsls	r2, r2, #2
 800a164:	f000 fd8e 	bl	800ac84 <_calloc_r>
 800a168:	b160      	cbz	r0, 800a184 <_Balloc+0x64>
 800a16a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a16e:	e00e      	b.n	800a18e <_Balloc+0x6e>
 800a170:	2221      	movs	r2, #33	@ 0x21
 800a172:	2104      	movs	r1, #4
 800a174:	4620      	mov	r0, r4
 800a176:	f000 fd85 	bl	800ac84 <_calloc_r>
 800a17a:	69e3      	ldr	r3, [r4, #28]
 800a17c:	60f0      	str	r0, [r6, #12]
 800a17e:	68db      	ldr	r3, [r3, #12]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d1e4      	bne.n	800a14e <_Balloc+0x2e>
 800a184:	2000      	movs	r0, #0
 800a186:	bd70      	pop	{r4, r5, r6, pc}
 800a188:	6802      	ldr	r2, [r0, #0]
 800a18a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a18e:	2300      	movs	r3, #0
 800a190:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a194:	e7f7      	b.n	800a186 <_Balloc+0x66>
 800a196:	bf00      	nop
 800a198:	0800b526 	.word	0x0800b526
 800a19c:	0800b617 	.word	0x0800b617

0800a1a0 <_Bfree>:
 800a1a0:	b570      	push	{r4, r5, r6, lr}
 800a1a2:	69c6      	ldr	r6, [r0, #28]
 800a1a4:	4605      	mov	r5, r0
 800a1a6:	460c      	mov	r4, r1
 800a1a8:	b976      	cbnz	r6, 800a1c8 <_Bfree+0x28>
 800a1aa:	2010      	movs	r0, #16
 800a1ac:	f7ff fe48 	bl	8009e40 <malloc>
 800a1b0:	4602      	mov	r2, r0
 800a1b2:	61e8      	str	r0, [r5, #28]
 800a1b4:	b920      	cbnz	r0, 800a1c0 <_Bfree+0x20>
 800a1b6:	218f      	movs	r1, #143	@ 0x8f
 800a1b8:	4b08      	ldr	r3, [pc, #32]	@ (800a1dc <_Bfree+0x3c>)
 800a1ba:	4809      	ldr	r0, [pc, #36]	@ (800a1e0 <_Bfree+0x40>)
 800a1bc:	f000 fd44 	bl	800ac48 <__assert_func>
 800a1c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1c4:	6006      	str	r6, [r0, #0]
 800a1c6:	60c6      	str	r6, [r0, #12]
 800a1c8:	b13c      	cbz	r4, 800a1da <_Bfree+0x3a>
 800a1ca:	69eb      	ldr	r3, [r5, #28]
 800a1cc:	6862      	ldr	r2, [r4, #4]
 800a1ce:	68db      	ldr	r3, [r3, #12]
 800a1d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a1d4:	6021      	str	r1, [r4, #0]
 800a1d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a1da:	bd70      	pop	{r4, r5, r6, pc}
 800a1dc:	0800b526 	.word	0x0800b526
 800a1e0:	0800b617 	.word	0x0800b617

0800a1e4 <__multadd>:
 800a1e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1e8:	4607      	mov	r7, r0
 800a1ea:	460c      	mov	r4, r1
 800a1ec:	461e      	mov	r6, r3
 800a1ee:	2000      	movs	r0, #0
 800a1f0:	690d      	ldr	r5, [r1, #16]
 800a1f2:	f101 0c14 	add.w	ip, r1, #20
 800a1f6:	f8dc 3000 	ldr.w	r3, [ip]
 800a1fa:	3001      	adds	r0, #1
 800a1fc:	b299      	uxth	r1, r3
 800a1fe:	fb02 6101 	mla	r1, r2, r1, r6
 800a202:	0c1e      	lsrs	r6, r3, #16
 800a204:	0c0b      	lsrs	r3, r1, #16
 800a206:	fb02 3306 	mla	r3, r2, r6, r3
 800a20a:	b289      	uxth	r1, r1
 800a20c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a210:	4285      	cmp	r5, r0
 800a212:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a216:	f84c 1b04 	str.w	r1, [ip], #4
 800a21a:	dcec      	bgt.n	800a1f6 <__multadd+0x12>
 800a21c:	b30e      	cbz	r6, 800a262 <__multadd+0x7e>
 800a21e:	68a3      	ldr	r3, [r4, #8]
 800a220:	42ab      	cmp	r3, r5
 800a222:	dc19      	bgt.n	800a258 <__multadd+0x74>
 800a224:	6861      	ldr	r1, [r4, #4]
 800a226:	4638      	mov	r0, r7
 800a228:	3101      	adds	r1, #1
 800a22a:	f7ff ff79 	bl	800a120 <_Balloc>
 800a22e:	4680      	mov	r8, r0
 800a230:	b928      	cbnz	r0, 800a23e <__multadd+0x5a>
 800a232:	4602      	mov	r2, r0
 800a234:	21ba      	movs	r1, #186	@ 0xba
 800a236:	4b0c      	ldr	r3, [pc, #48]	@ (800a268 <__multadd+0x84>)
 800a238:	480c      	ldr	r0, [pc, #48]	@ (800a26c <__multadd+0x88>)
 800a23a:	f000 fd05 	bl	800ac48 <__assert_func>
 800a23e:	6922      	ldr	r2, [r4, #16]
 800a240:	f104 010c 	add.w	r1, r4, #12
 800a244:	3202      	adds	r2, #2
 800a246:	0092      	lsls	r2, r2, #2
 800a248:	300c      	adds	r0, #12
 800a24a:	f7fe fafe 	bl	800884a <memcpy>
 800a24e:	4621      	mov	r1, r4
 800a250:	4638      	mov	r0, r7
 800a252:	f7ff ffa5 	bl	800a1a0 <_Bfree>
 800a256:	4644      	mov	r4, r8
 800a258:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a25c:	3501      	adds	r5, #1
 800a25e:	615e      	str	r6, [r3, #20]
 800a260:	6125      	str	r5, [r4, #16]
 800a262:	4620      	mov	r0, r4
 800a264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a268:	0800b595 	.word	0x0800b595
 800a26c:	0800b617 	.word	0x0800b617

0800a270 <__s2b>:
 800a270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a274:	4615      	mov	r5, r2
 800a276:	2209      	movs	r2, #9
 800a278:	461f      	mov	r7, r3
 800a27a:	3308      	adds	r3, #8
 800a27c:	460c      	mov	r4, r1
 800a27e:	fb93 f3f2 	sdiv	r3, r3, r2
 800a282:	4606      	mov	r6, r0
 800a284:	2201      	movs	r2, #1
 800a286:	2100      	movs	r1, #0
 800a288:	429a      	cmp	r2, r3
 800a28a:	db09      	blt.n	800a2a0 <__s2b+0x30>
 800a28c:	4630      	mov	r0, r6
 800a28e:	f7ff ff47 	bl	800a120 <_Balloc>
 800a292:	b940      	cbnz	r0, 800a2a6 <__s2b+0x36>
 800a294:	4602      	mov	r2, r0
 800a296:	21d3      	movs	r1, #211	@ 0xd3
 800a298:	4b18      	ldr	r3, [pc, #96]	@ (800a2fc <__s2b+0x8c>)
 800a29a:	4819      	ldr	r0, [pc, #100]	@ (800a300 <__s2b+0x90>)
 800a29c:	f000 fcd4 	bl	800ac48 <__assert_func>
 800a2a0:	0052      	lsls	r2, r2, #1
 800a2a2:	3101      	adds	r1, #1
 800a2a4:	e7f0      	b.n	800a288 <__s2b+0x18>
 800a2a6:	9b08      	ldr	r3, [sp, #32]
 800a2a8:	2d09      	cmp	r5, #9
 800a2aa:	6143      	str	r3, [r0, #20]
 800a2ac:	f04f 0301 	mov.w	r3, #1
 800a2b0:	6103      	str	r3, [r0, #16]
 800a2b2:	dd16      	ble.n	800a2e2 <__s2b+0x72>
 800a2b4:	f104 0909 	add.w	r9, r4, #9
 800a2b8:	46c8      	mov	r8, r9
 800a2ba:	442c      	add	r4, r5
 800a2bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a2c0:	4601      	mov	r1, r0
 800a2c2:	220a      	movs	r2, #10
 800a2c4:	4630      	mov	r0, r6
 800a2c6:	3b30      	subs	r3, #48	@ 0x30
 800a2c8:	f7ff ff8c 	bl	800a1e4 <__multadd>
 800a2cc:	45a0      	cmp	r8, r4
 800a2ce:	d1f5      	bne.n	800a2bc <__s2b+0x4c>
 800a2d0:	f1a5 0408 	sub.w	r4, r5, #8
 800a2d4:	444c      	add	r4, r9
 800a2d6:	1b2d      	subs	r5, r5, r4
 800a2d8:	1963      	adds	r3, r4, r5
 800a2da:	42bb      	cmp	r3, r7
 800a2dc:	db04      	blt.n	800a2e8 <__s2b+0x78>
 800a2de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2e2:	2509      	movs	r5, #9
 800a2e4:	340a      	adds	r4, #10
 800a2e6:	e7f6      	b.n	800a2d6 <__s2b+0x66>
 800a2e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a2ec:	4601      	mov	r1, r0
 800a2ee:	220a      	movs	r2, #10
 800a2f0:	4630      	mov	r0, r6
 800a2f2:	3b30      	subs	r3, #48	@ 0x30
 800a2f4:	f7ff ff76 	bl	800a1e4 <__multadd>
 800a2f8:	e7ee      	b.n	800a2d8 <__s2b+0x68>
 800a2fa:	bf00      	nop
 800a2fc:	0800b595 	.word	0x0800b595
 800a300:	0800b617 	.word	0x0800b617

0800a304 <__hi0bits>:
 800a304:	4603      	mov	r3, r0
 800a306:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a30a:	bf3a      	itte	cc
 800a30c:	0403      	lslcc	r3, r0, #16
 800a30e:	2010      	movcc	r0, #16
 800a310:	2000      	movcs	r0, #0
 800a312:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a316:	bf3c      	itt	cc
 800a318:	021b      	lslcc	r3, r3, #8
 800a31a:	3008      	addcc	r0, #8
 800a31c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a320:	bf3c      	itt	cc
 800a322:	011b      	lslcc	r3, r3, #4
 800a324:	3004      	addcc	r0, #4
 800a326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a32a:	bf3c      	itt	cc
 800a32c:	009b      	lslcc	r3, r3, #2
 800a32e:	3002      	addcc	r0, #2
 800a330:	2b00      	cmp	r3, #0
 800a332:	db05      	blt.n	800a340 <__hi0bits+0x3c>
 800a334:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a338:	f100 0001 	add.w	r0, r0, #1
 800a33c:	bf08      	it	eq
 800a33e:	2020      	moveq	r0, #32
 800a340:	4770      	bx	lr

0800a342 <__lo0bits>:
 800a342:	6803      	ldr	r3, [r0, #0]
 800a344:	4602      	mov	r2, r0
 800a346:	f013 0007 	ands.w	r0, r3, #7
 800a34a:	d00b      	beq.n	800a364 <__lo0bits+0x22>
 800a34c:	07d9      	lsls	r1, r3, #31
 800a34e:	d421      	bmi.n	800a394 <__lo0bits+0x52>
 800a350:	0798      	lsls	r0, r3, #30
 800a352:	bf49      	itett	mi
 800a354:	085b      	lsrmi	r3, r3, #1
 800a356:	089b      	lsrpl	r3, r3, #2
 800a358:	2001      	movmi	r0, #1
 800a35a:	6013      	strmi	r3, [r2, #0]
 800a35c:	bf5c      	itt	pl
 800a35e:	2002      	movpl	r0, #2
 800a360:	6013      	strpl	r3, [r2, #0]
 800a362:	4770      	bx	lr
 800a364:	b299      	uxth	r1, r3
 800a366:	b909      	cbnz	r1, 800a36c <__lo0bits+0x2a>
 800a368:	2010      	movs	r0, #16
 800a36a:	0c1b      	lsrs	r3, r3, #16
 800a36c:	b2d9      	uxtb	r1, r3
 800a36e:	b909      	cbnz	r1, 800a374 <__lo0bits+0x32>
 800a370:	3008      	adds	r0, #8
 800a372:	0a1b      	lsrs	r3, r3, #8
 800a374:	0719      	lsls	r1, r3, #28
 800a376:	bf04      	itt	eq
 800a378:	091b      	lsreq	r3, r3, #4
 800a37a:	3004      	addeq	r0, #4
 800a37c:	0799      	lsls	r1, r3, #30
 800a37e:	bf04      	itt	eq
 800a380:	089b      	lsreq	r3, r3, #2
 800a382:	3002      	addeq	r0, #2
 800a384:	07d9      	lsls	r1, r3, #31
 800a386:	d403      	bmi.n	800a390 <__lo0bits+0x4e>
 800a388:	085b      	lsrs	r3, r3, #1
 800a38a:	f100 0001 	add.w	r0, r0, #1
 800a38e:	d003      	beq.n	800a398 <__lo0bits+0x56>
 800a390:	6013      	str	r3, [r2, #0]
 800a392:	4770      	bx	lr
 800a394:	2000      	movs	r0, #0
 800a396:	4770      	bx	lr
 800a398:	2020      	movs	r0, #32
 800a39a:	4770      	bx	lr

0800a39c <__i2b>:
 800a39c:	b510      	push	{r4, lr}
 800a39e:	460c      	mov	r4, r1
 800a3a0:	2101      	movs	r1, #1
 800a3a2:	f7ff febd 	bl	800a120 <_Balloc>
 800a3a6:	4602      	mov	r2, r0
 800a3a8:	b928      	cbnz	r0, 800a3b6 <__i2b+0x1a>
 800a3aa:	f240 1145 	movw	r1, #325	@ 0x145
 800a3ae:	4b04      	ldr	r3, [pc, #16]	@ (800a3c0 <__i2b+0x24>)
 800a3b0:	4804      	ldr	r0, [pc, #16]	@ (800a3c4 <__i2b+0x28>)
 800a3b2:	f000 fc49 	bl	800ac48 <__assert_func>
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	6144      	str	r4, [r0, #20]
 800a3ba:	6103      	str	r3, [r0, #16]
 800a3bc:	bd10      	pop	{r4, pc}
 800a3be:	bf00      	nop
 800a3c0:	0800b595 	.word	0x0800b595
 800a3c4:	0800b617 	.word	0x0800b617

0800a3c8 <__multiply>:
 800a3c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3cc:	4614      	mov	r4, r2
 800a3ce:	690a      	ldr	r2, [r1, #16]
 800a3d0:	6923      	ldr	r3, [r4, #16]
 800a3d2:	460f      	mov	r7, r1
 800a3d4:	429a      	cmp	r2, r3
 800a3d6:	bfa2      	ittt	ge
 800a3d8:	4623      	movge	r3, r4
 800a3da:	460c      	movge	r4, r1
 800a3dc:	461f      	movge	r7, r3
 800a3de:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a3e2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a3e6:	68a3      	ldr	r3, [r4, #8]
 800a3e8:	6861      	ldr	r1, [r4, #4]
 800a3ea:	eb0a 0609 	add.w	r6, sl, r9
 800a3ee:	42b3      	cmp	r3, r6
 800a3f0:	b085      	sub	sp, #20
 800a3f2:	bfb8      	it	lt
 800a3f4:	3101      	addlt	r1, #1
 800a3f6:	f7ff fe93 	bl	800a120 <_Balloc>
 800a3fa:	b930      	cbnz	r0, 800a40a <__multiply+0x42>
 800a3fc:	4602      	mov	r2, r0
 800a3fe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a402:	4b43      	ldr	r3, [pc, #268]	@ (800a510 <__multiply+0x148>)
 800a404:	4843      	ldr	r0, [pc, #268]	@ (800a514 <__multiply+0x14c>)
 800a406:	f000 fc1f 	bl	800ac48 <__assert_func>
 800a40a:	f100 0514 	add.w	r5, r0, #20
 800a40e:	462b      	mov	r3, r5
 800a410:	2200      	movs	r2, #0
 800a412:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a416:	4543      	cmp	r3, r8
 800a418:	d321      	bcc.n	800a45e <__multiply+0x96>
 800a41a:	f107 0114 	add.w	r1, r7, #20
 800a41e:	f104 0214 	add.w	r2, r4, #20
 800a422:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a426:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a42a:	9302      	str	r3, [sp, #8]
 800a42c:	1b13      	subs	r3, r2, r4
 800a42e:	3b15      	subs	r3, #21
 800a430:	f023 0303 	bic.w	r3, r3, #3
 800a434:	3304      	adds	r3, #4
 800a436:	f104 0715 	add.w	r7, r4, #21
 800a43a:	42ba      	cmp	r2, r7
 800a43c:	bf38      	it	cc
 800a43e:	2304      	movcc	r3, #4
 800a440:	9301      	str	r3, [sp, #4]
 800a442:	9b02      	ldr	r3, [sp, #8]
 800a444:	9103      	str	r1, [sp, #12]
 800a446:	428b      	cmp	r3, r1
 800a448:	d80c      	bhi.n	800a464 <__multiply+0x9c>
 800a44a:	2e00      	cmp	r6, #0
 800a44c:	dd03      	ble.n	800a456 <__multiply+0x8e>
 800a44e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a452:	2b00      	cmp	r3, #0
 800a454:	d05a      	beq.n	800a50c <__multiply+0x144>
 800a456:	6106      	str	r6, [r0, #16]
 800a458:	b005      	add	sp, #20
 800a45a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a45e:	f843 2b04 	str.w	r2, [r3], #4
 800a462:	e7d8      	b.n	800a416 <__multiply+0x4e>
 800a464:	f8b1 a000 	ldrh.w	sl, [r1]
 800a468:	f1ba 0f00 	cmp.w	sl, #0
 800a46c:	d023      	beq.n	800a4b6 <__multiply+0xee>
 800a46e:	46a9      	mov	r9, r5
 800a470:	f04f 0c00 	mov.w	ip, #0
 800a474:	f104 0e14 	add.w	lr, r4, #20
 800a478:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a47c:	f8d9 3000 	ldr.w	r3, [r9]
 800a480:	fa1f fb87 	uxth.w	fp, r7
 800a484:	b29b      	uxth	r3, r3
 800a486:	fb0a 330b 	mla	r3, sl, fp, r3
 800a48a:	4463      	add	r3, ip
 800a48c:	f8d9 c000 	ldr.w	ip, [r9]
 800a490:	0c3f      	lsrs	r7, r7, #16
 800a492:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a496:	fb0a c707 	mla	r7, sl, r7, ip
 800a49a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a49e:	b29b      	uxth	r3, r3
 800a4a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a4a4:	4572      	cmp	r2, lr
 800a4a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a4aa:	f849 3b04 	str.w	r3, [r9], #4
 800a4ae:	d8e3      	bhi.n	800a478 <__multiply+0xb0>
 800a4b0:	9b01      	ldr	r3, [sp, #4]
 800a4b2:	f845 c003 	str.w	ip, [r5, r3]
 800a4b6:	9b03      	ldr	r3, [sp, #12]
 800a4b8:	3104      	adds	r1, #4
 800a4ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a4be:	f1b9 0f00 	cmp.w	r9, #0
 800a4c2:	d021      	beq.n	800a508 <__multiply+0x140>
 800a4c4:	46ae      	mov	lr, r5
 800a4c6:	f04f 0a00 	mov.w	sl, #0
 800a4ca:	682b      	ldr	r3, [r5, #0]
 800a4cc:	f104 0c14 	add.w	ip, r4, #20
 800a4d0:	f8bc b000 	ldrh.w	fp, [ip]
 800a4d4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a4d8:	b29b      	uxth	r3, r3
 800a4da:	fb09 770b 	mla	r7, r9, fp, r7
 800a4de:	4457      	add	r7, sl
 800a4e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a4e4:	f84e 3b04 	str.w	r3, [lr], #4
 800a4e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a4ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a4f0:	f8be 3000 	ldrh.w	r3, [lr]
 800a4f4:	4562      	cmp	r2, ip
 800a4f6:	fb09 330a 	mla	r3, r9, sl, r3
 800a4fa:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a4fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a502:	d8e5      	bhi.n	800a4d0 <__multiply+0x108>
 800a504:	9f01      	ldr	r7, [sp, #4]
 800a506:	51eb      	str	r3, [r5, r7]
 800a508:	3504      	adds	r5, #4
 800a50a:	e79a      	b.n	800a442 <__multiply+0x7a>
 800a50c:	3e01      	subs	r6, #1
 800a50e:	e79c      	b.n	800a44a <__multiply+0x82>
 800a510:	0800b595 	.word	0x0800b595
 800a514:	0800b617 	.word	0x0800b617

0800a518 <__pow5mult>:
 800a518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a51c:	4615      	mov	r5, r2
 800a51e:	f012 0203 	ands.w	r2, r2, #3
 800a522:	4607      	mov	r7, r0
 800a524:	460e      	mov	r6, r1
 800a526:	d007      	beq.n	800a538 <__pow5mult+0x20>
 800a528:	4c25      	ldr	r4, [pc, #148]	@ (800a5c0 <__pow5mult+0xa8>)
 800a52a:	3a01      	subs	r2, #1
 800a52c:	2300      	movs	r3, #0
 800a52e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a532:	f7ff fe57 	bl	800a1e4 <__multadd>
 800a536:	4606      	mov	r6, r0
 800a538:	10ad      	asrs	r5, r5, #2
 800a53a:	d03d      	beq.n	800a5b8 <__pow5mult+0xa0>
 800a53c:	69fc      	ldr	r4, [r7, #28]
 800a53e:	b97c      	cbnz	r4, 800a560 <__pow5mult+0x48>
 800a540:	2010      	movs	r0, #16
 800a542:	f7ff fc7d 	bl	8009e40 <malloc>
 800a546:	4602      	mov	r2, r0
 800a548:	61f8      	str	r0, [r7, #28]
 800a54a:	b928      	cbnz	r0, 800a558 <__pow5mult+0x40>
 800a54c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a550:	4b1c      	ldr	r3, [pc, #112]	@ (800a5c4 <__pow5mult+0xac>)
 800a552:	481d      	ldr	r0, [pc, #116]	@ (800a5c8 <__pow5mult+0xb0>)
 800a554:	f000 fb78 	bl	800ac48 <__assert_func>
 800a558:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a55c:	6004      	str	r4, [r0, #0]
 800a55e:	60c4      	str	r4, [r0, #12]
 800a560:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a564:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a568:	b94c      	cbnz	r4, 800a57e <__pow5mult+0x66>
 800a56a:	f240 2171 	movw	r1, #625	@ 0x271
 800a56e:	4638      	mov	r0, r7
 800a570:	f7ff ff14 	bl	800a39c <__i2b>
 800a574:	2300      	movs	r3, #0
 800a576:	4604      	mov	r4, r0
 800a578:	f8c8 0008 	str.w	r0, [r8, #8]
 800a57c:	6003      	str	r3, [r0, #0]
 800a57e:	f04f 0900 	mov.w	r9, #0
 800a582:	07eb      	lsls	r3, r5, #31
 800a584:	d50a      	bpl.n	800a59c <__pow5mult+0x84>
 800a586:	4631      	mov	r1, r6
 800a588:	4622      	mov	r2, r4
 800a58a:	4638      	mov	r0, r7
 800a58c:	f7ff ff1c 	bl	800a3c8 <__multiply>
 800a590:	4680      	mov	r8, r0
 800a592:	4631      	mov	r1, r6
 800a594:	4638      	mov	r0, r7
 800a596:	f7ff fe03 	bl	800a1a0 <_Bfree>
 800a59a:	4646      	mov	r6, r8
 800a59c:	106d      	asrs	r5, r5, #1
 800a59e:	d00b      	beq.n	800a5b8 <__pow5mult+0xa0>
 800a5a0:	6820      	ldr	r0, [r4, #0]
 800a5a2:	b938      	cbnz	r0, 800a5b4 <__pow5mult+0x9c>
 800a5a4:	4622      	mov	r2, r4
 800a5a6:	4621      	mov	r1, r4
 800a5a8:	4638      	mov	r0, r7
 800a5aa:	f7ff ff0d 	bl	800a3c8 <__multiply>
 800a5ae:	6020      	str	r0, [r4, #0]
 800a5b0:	f8c0 9000 	str.w	r9, [r0]
 800a5b4:	4604      	mov	r4, r0
 800a5b6:	e7e4      	b.n	800a582 <__pow5mult+0x6a>
 800a5b8:	4630      	mov	r0, r6
 800a5ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5be:	bf00      	nop
 800a5c0:	0800b670 	.word	0x0800b670
 800a5c4:	0800b526 	.word	0x0800b526
 800a5c8:	0800b617 	.word	0x0800b617

0800a5cc <__lshift>:
 800a5cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5d0:	460c      	mov	r4, r1
 800a5d2:	4607      	mov	r7, r0
 800a5d4:	4691      	mov	r9, r2
 800a5d6:	6923      	ldr	r3, [r4, #16]
 800a5d8:	6849      	ldr	r1, [r1, #4]
 800a5da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a5de:	68a3      	ldr	r3, [r4, #8]
 800a5e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a5e4:	f108 0601 	add.w	r6, r8, #1
 800a5e8:	42b3      	cmp	r3, r6
 800a5ea:	db0b      	blt.n	800a604 <__lshift+0x38>
 800a5ec:	4638      	mov	r0, r7
 800a5ee:	f7ff fd97 	bl	800a120 <_Balloc>
 800a5f2:	4605      	mov	r5, r0
 800a5f4:	b948      	cbnz	r0, 800a60a <__lshift+0x3e>
 800a5f6:	4602      	mov	r2, r0
 800a5f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a5fc:	4b27      	ldr	r3, [pc, #156]	@ (800a69c <__lshift+0xd0>)
 800a5fe:	4828      	ldr	r0, [pc, #160]	@ (800a6a0 <__lshift+0xd4>)
 800a600:	f000 fb22 	bl	800ac48 <__assert_func>
 800a604:	3101      	adds	r1, #1
 800a606:	005b      	lsls	r3, r3, #1
 800a608:	e7ee      	b.n	800a5e8 <__lshift+0x1c>
 800a60a:	2300      	movs	r3, #0
 800a60c:	f100 0114 	add.w	r1, r0, #20
 800a610:	f100 0210 	add.w	r2, r0, #16
 800a614:	4618      	mov	r0, r3
 800a616:	4553      	cmp	r3, sl
 800a618:	db33      	blt.n	800a682 <__lshift+0xb6>
 800a61a:	6920      	ldr	r0, [r4, #16]
 800a61c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a620:	f104 0314 	add.w	r3, r4, #20
 800a624:	f019 091f 	ands.w	r9, r9, #31
 800a628:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a62c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a630:	d02b      	beq.n	800a68a <__lshift+0xbe>
 800a632:	468a      	mov	sl, r1
 800a634:	2200      	movs	r2, #0
 800a636:	f1c9 0e20 	rsb	lr, r9, #32
 800a63a:	6818      	ldr	r0, [r3, #0]
 800a63c:	fa00 f009 	lsl.w	r0, r0, r9
 800a640:	4310      	orrs	r0, r2
 800a642:	f84a 0b04 	str.w	r0, [sl], #4
 800a646:	f853 2b04 	ldr.w	r2, [r3], #4
 800a64a:	459c      	cmp	ip, r3
 800a64c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a650:	d8f3      	bhi.n	800a63a <__lshift+0x6e>
 800a652:	ebac 0304 	sub.w	r3, ip, r4
 800a656:	3b15      	subs	r3, #21
 800a658:	f023 0303 	bic.w	r3, r3, #3
 800a65c:	3304      	adds	r3, #4
 800a65e:	f104 0015 	add.w	r0, r4, #21
 800a662:	4584      	cmp	ip, r0
 800a664:	bf38      	it	cc
 800a666:	2304      	movcc	r3, #4
 800a668:	50ca      	str	r2, [r1, r3]
 800a66a:	b10a      	cbz	r2, 800a670 <__lshift+0xa4>
 800a66c:	f108 0602 	add.w	r6, r8, #2
 800a670:	3e01      	subs	r6, #1
 800a672:	4638      	mov	r0, r7
 800a674:	4621      	mov	r1, r4
 800a676:	612e      	str	r6, [r5, #16]
 800a678:	f7ff fd92 	bl	800a1a0 <_Bfree>
 800a67c:	4628      	mov	r0, r5
 800a67e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a682:	f842 0f04 	str.w	r0, [r2, #4]!
 800a686:	3301      	adds	r3, #1
 800a688:	e7c5      	b.n	800a616 <__lshift+0x4a>
 800a68a:	3904      	subs	r1, #4
 800a68c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a690:	459c      	cmp	ip, r3
 800a692:	f841 2f04 	str.w	r2, [r1, #4]!
 800a696:	d8f9      	bhi.n	800a68c <__lshift+0xc0>
 800a698:	e7ea      	b.n	800a670 <__lshift+0xa4>
 800a69a:	bf00      	nop
 800a69c:	0800b595 	.word	0x0800b595
 800a6a0:	0800b617 	.word	0x0800b617

0800a6a4 <__mcmp>:
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	690a      	ldr	r2, [r1, #16]
 800a6a8:	6900      	ldr	r0, [r0, #16]
 800a6aa:	b530      	push	{r4, r5, lr}
 800a6ac:	1a80      	subs	r0, r0, r2
 800a6ae:	d10e      	bne.n	800a6ce <__mcmp+0x2a>
 800a6b0:	3314      	adds	r3, #20
 800a6b2:	3114      	adds	r1, #20
 800a6b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a6b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a6bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a6c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a6c4:	4295      	cmp	r5, r2
 800a6c6:	d003      	beq.n	800a6d0 <__mcmp+0x2c>
 800a6c8:	d205      	bcs.n	800a6d6 <__mcmp+0x32>
 800a6ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a6ce:	bd30      	pop	{r4, r5, pc}
 800a6d0:	42a3      	cmp	r3, r4
 800a6d2:	d3f3      	bcc.n	800a6bc <__mcmp+0x18>
 800a6d4:	e7fb      	b.n	800a6ce <__mcmp+0x2a>
 800a6d6:	2001      	movs	r0, #1
 800a6d8:	e7f9      	b.n	800a6ce <__mcmp+0x2a>
	...

0800a6dc <__mdiff>:
 800a6dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6e0:	4689      	mov	r9, r1
 800a6e2:	4606      	mov	r6, r0
 800a6e4:	4611      	mov	r1, r2
 800a6e6:	4648      	mov	r0, r9
 800a6e8:	4614      	mov	r4, r2
 800a6ea:	f7ff ffdb 	bl	800a6a4 <__mcmp>
 800a6ee:	1e05      	subs	r5, r0, #0
 800a6f0:	d112      	bne.n	800a718 <__mdiff+0x3c>
 800a6f2:	4629      	mov	r1, r5
 800a6f4:	4630      	mov	r0, r6
 800a6f6:	f7ff fd13 	bl	800a120 <_Balloc>
 800a6fa:	4602      	mov	r2, r0
 800a6fc:	b928      	cbnz	r0, 800a70a <__mdiff+0x2e>
 800a6fe:	f240 2137 	movw	r1, #567	@ 0x237
 800a702:	4b3e      	ldr	r3, [pc, #248]	@ (800a7fc <__mdiff+0x120>)
 800a704:	483e      	ldr	r0, [pc, #248]	@ (800a800 <__mdiff+0x124>)
 800a706:	f000 fa9f 	bl	800ac48 <__assert_func>
 800a70a:	2301      	movs	r3, #1
 800a70c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a710:	4610      	mov	r0, r2
 800a712:	b003      	add	sp, #12
 800a714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a718:	bfbc      	itt	lt
 800a71a:	464b      	movlt	r3, r9
 800a71c:	46a1      	movlt	r9, r4
 800a71e:	4630      	mov	r0, r6
 800a720:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a724:	bfba      	itte	lt
 800a726:	461c      	movlt	r4, r3
 800a728:	2501      	movlt	r5, #1
 800a72a:	2500      	movge	r5, #0
 800a72c:	f7ff fcf8 	bl	800a120 <_Balloc>
 800a730:	4602      	mov	r2, r0
 800a732:	b918      	cbnz	r0, 800a73c <__mdiff+0x60>
 800a734:	f240 2145 	movw	r1, #581	@ 0x245
 800a738:	4b30      	ldr	r3, [pc, #192]	@ (800a7fc <__mdiff+0x120>)
 800a73a:	e7e3      	b.n	800a704 <__mdiff+0x28>
 800a73c:	f100 0b14 	add.w	fp, r0, #20
 800a740:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a744:	f109 0310 	add.w	r3, r9, #16
 800a748:	60c5      	str	r5, [r0, #12]
 800a74a:	f04f 0c00 	mov.w	ip, #0
 800a74e:	f109 0514 	add.w	r5, r9, #20
 800a752:	46d9      	mov	r9, fp
 800a754:	6926      	ldr	r6, [r4, #16]
 800a756:	f104 0e14 	add.w	lr, r4, #20
 800a75a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a75e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a762:	9301      	str	r3, [sp, #4]
 800a764:	9b01      	ldr	r3, [sp, #4]
 800a766:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a76a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a76e:	b281      	uxth	r1, r0
 800a770:	9301      	str	r3, [sp, #4]
 800a772:	fa1f f38a 	uxth.w	r3, sl
 800a776:	1a5b      	subs	r3, r3, r1
 800a778:	0c00      	lsrs	r0, r0, #16
 800a77a:	4463      	add	r3, ip
 800a77c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a780:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a784:	b29b      	uxth	r3, r3
 800a786:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a78a:	4576      	cmp	r6, lr
 800a78c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a790:	f849 3b04 	str.w	r3, [r9], #4
 800a794:	d8e6      	bhi.n	800a764 <__mdiff+0x88>
 800a796:	1b33      	subs	r3, r6, r4
 800a798:	3b15      	subs	r3, #21
 800a79a:	f023 0303 	bic.w	r3, r3, #3
 800a79e:	3415      	adds	r4, #21
 800a7a0:	3304      	adds	r3, #4
 800a7a2:	42a6      	cmp	r6, r4
 800a7a4:	bf38      	it	cc
 800a7a6:	2304      	movcc	r3, #4
 800a7a8:	441d      	add	r5, r3
 800a7aa:	445b      	add	r3, fp
 800a7ac:	461e      	mov	r6, r3
 800a7ae:	462c      	mov	r4, r5
 800a7b0:	4544      	cmp	r4, r8
 800a7b2:	d30e      	bcc.n	800a7d2 <__mdiff+0xf6>
 800a7b4:	f108 0103 	add.w	r1, r8, #3
 800a7b8:	1b49      	subs	r1, r1, r5
 800a7ba:	f021 0103 	bic.w	r1, r1, #3
 800a7be:	3d03      	subs	r5, #3
 800a7c0:	45a8      	cmp	r8, r5
 800a7c2:	bf38      	it	cc
 800a7c4:	2100      	movcc	r1, #0
 800a7c6:	440b      	add	r3, r1
 800a7c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a7cc:	b199      	cbz	r1, 800a7f6 <__mdiff+0x11a>
 800a7ce:	6117      	str	r7, [r2, #16]
 800a7d0:	e79e      	b.n	800a710 <__mdiff+0x34>
 800a7d2:	46e6      	mov	lr, ip
 800a7d4:	f854 1b04 	ldr.w	r1, [r4], #4
 800a7d8:	fa1f fc81 	uxth.w	ip, r1
 800a7dc:	44f4      	add	ip, lr
 800a7de:	0c08      	lsrs	r0, r1, #16
 800a7e0:	4471      	add	r1, lr
 800a7e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a7e6:	b289      	uxth	r1, r1
 800a7e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a7ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a7f0:	f846 1b04 	str.w	r1, [r6], #4
 800a7f4:	e7dc      	b.n	800a7b0 <__mdiff+0xd4>
 800a7f6:	3f01      	subs	r7, #1
 800a7f8:	e7e6      	b.n	800a7c8 <__mdiff+0xec>
 800a7fa:	bf00      	nop
 800a7fc:	0800b595 	.word	0x0800b595
 800a800:	0800b617 	.word	0x0800b617

0800a804 <__ulp>:
 800a804:	4b0e      	ldr	r3, [pc, #56]	@ (800a840 <__ulp+0x3c>)
 800a806:	400b      	ands	r3, r1
 800a808:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	dc08      	bgt.n	800a822 <__ulp+0x1e>
 800a810:	425b      	negs	r3, r3
 800a812:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a816:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a81a:	da04      	bge.n	800a826 <__ulp+0x22>
 800a81c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a820:	4113      	asrs	r3, r2
 800a822:	2200      	movs	r2, #0
 800a824:	e008      	b.n	800a838 <__ulp+0x34>
 800a826:	f1a2 0314 	sub.w	r3, r2, #20
 800a82a:	2b1e      	cmp	r3, #30
 800a82c:	bfd6      	itet	le
 800a82e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a832:	2201      	movgt	r2, #1
 800a834:	40da      	lsrle	r2, r3
 800a836:	2300      	movs	r3, #0
 800a838:	4619      	mov	r1, r3
 800a83a:	4610      	mov	r0, r2
 800a83c:	4770      	bx	lr
 800a83e:	bf00      	nop
 800a840:	7ff00000 	.word	0x7ff00000

0800a844 <__b2d>:
 800a844:	6902      	ldr	r2, [r0, #16]
 800a846:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a848:	f100 0614 	add.w	r6, r0, #20
 800a84c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800a850:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800a854:	4f1e      	ldr	r7, [pc, #120]	@ (800a8d0 <__b2d+0x8c>)
 800a856:	4620      	mov	r0, r4
 800a858:	f7ff fd54 	bl	800a304 <__hi0bits>
 800a85c:	4603      	mov	r3, r0
 800a85e:	f1c0 0020 	rsb	r0, r0, #32
 800a862:	2b0a      	cmp	r3, #10
 800a864:	f1a2 0504 	sub.w	r5, r2, #4
 800a868:	6008      	str	r0, [r1, #0]
 800a86a:	dc12      	bgt.n	800a892 <__b2d+0x4e>
 800a86c:	42ae      	cmp	r6, r5
 800a86e:	bf2c      	ite	cs
 800a870:	2200      	movcs	r2, #0
 800a872:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800a876:	f1c3 0c0b 	rsb	ip, r3, #11
 800a87a:	3315      	adds	r3, #21
 800a87c:	fa24 fe0c 	lsr.w	lr, r4, ip
 800a880:	fa04 f303 	lsl.w	r3, r4, r3
 800a884:	fa22 f20c 	lsr.w	r2, r2, ip
 800a888:	ea4e 0107 	orr.w	r1, lr, r7
 800a88c:	431a      	orrs	r2, r3
 800a88e:	4610      	mov	r0, r2
 800a890:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a892:	42ae      	cmp	r6, r5
 800a894:	bf36      	itet	cc
 800a896:	f1a2 0508 	subcc.w	r5, r2, #8
 800a89a:	2200      	movcs	r2, #0
 800a89c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800a8a0:	3b0b      	subs	r3, #11
 800a8a2:	d012      	beq.n	800a8ca <__b2d+0x86>
 800a8a4:	f1c3 0720 	rsb	r7, r3, #32
 800a8a8:	fa22 f107 	lsr.w	r1, r2, r7
 800a8ac:	409c      	lsls	r4, r3
 800a8ae:	430c      	orrs	r4, r1
 800a8b0:	42b5      	cmp	r5, r6
 800a8b2:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800a8b6:	bf94      	ite	ls
 800a8b8:	2400      	movls	r4, #0
 800a8ba:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800a8be:	409a      	lsls	r2, r3
 800a8c0:	40fc      	lsrs	r4, r7
 800a8c2:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800a8c6:	4322      	orrs	r2, r4
 800a8c8:	e7e1      	b.n	800a88e <__b2d+0x4a>
 800a8ca:	ea44 0107 	orr.w	r1, r4, r7
 800a8ce:	e7de      	b.n	800a88e <__b2d+0x4a>
 800a8d0:	3ff00000 	.word	0x3ff00000

0800a8d4 <__d2b>:
 800a8d4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800a8d8:	2101      	movs	r1, #1
 800a8da:	4690      	mov	r8, r2
 800a8dc:	4699      	mov	r9, r3
 800a8de:	9e08      	ldr	r6, [sp, #32]
 800a8e0:	f7ff fc1e 	bl	800a120 <_Balloc>
 800a8e4:	4604      	mov	r4, r0
 800a8e6:	b930      	cbnz	r0, 800a8f6 <__d2b+0x22>
 800a8e8:	4602      	mov	r2, r0
 800a8ea:	f240 310f 	movw	r1, #783	@ 0x30f
 800a8ee:	4b23      	ldr	r3, [pc, #140]	@ (800a97c <__d2b+0xa8>)
 800a8f0:	4823      	ldr	r0, [pc, #140]	@ (800a980 <__d2b+0xac>)
 800a8f2:	f000 f9a9 	bl	800ac48 <__assert_func>
 800a8f6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a8fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a8fe:	b10d      	cbz	r5, 800a904 <__d2b+0x30>
 800a900:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a904:	9301      	str	r3, [sp, #4]
 800a906:	f1b8 0300 	subs.w	r3, r8, #0
 800a90a:	d024      	beq.n	800a956 <__d2b+0x82>
 800a90c:	4668      	mov	r0, sp
 800a90e:	9300      	str	r3, [sp, #0]
 800a910:	f7ff fd17 	bl	800a342 <__lo0bits>
 800a914:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a918:	b1d8      	cbz	r0, 800a952 <__d2b+0x7e>
 800a91a:	f1c0 0320 	rsb	r3, r0, #32
 800a91e:	fa02 f303 	lsl.w	r3, r2, r3
 800a922:	430b      	orrs	r3, r1
 800a924:	40c2      	lsrs	r2, r0
 800a926:	6163      	str	r3, [r4, #20]
 800a928:	9201      	str	r2, [sp, #4]
 800a92a:	9b01      	ldr	r3, [sp, #4]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	bf0c      	ite	eq
 800a930:	2201      	moveq	r2, #1
 800a932:	2202      	movne	r2, #2
 800a934:	61a3      	str	r3, [r4, #24]
 800a936:	6122      	str	r2, [r4, #16]
 800a938:	b1ad      	cbz	r5, 800a966 <__d2b+0x92>
 800a93a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a93e:	4405      	add	r5, r0
 800a940:	6035      	str	r5, [r6, #0]
 800a942:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a948:	6018      	str	r0, [r3, #0]
 800a94a:	4620      	mov	r0, r4
 800a94c:	b002      	add	sp, #8
 800a94e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a952:	6161      	str	r1, [r4, #20]
 800a954:	e7e9      	b.n	800a92a <__d2b+0x56>
 800a956:	a801      	add	r0, sp, #4
 800a958:	f7ff fcf3 	bl	800a342 <__lo0bits>
 800a95c:	9b01      	ldr	r3, [sp, #4]
 800a95e:	2201      	movs	r2, #1
 800a960:	6163      	str	r3, [r4, #20]
 800a962:	3020      	adds	r0, #32
 800a964:	e7e7      	b.n	800a936 <__d2b+0x62>
 800a966:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a96a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a96e:	6030      	str	r0, [r6, #0]
 800a970:	6918      	ldr	r0, [r3, #16]
 800a972:	f7ff fcc7 	bl	800a304 <__hi0bits>
 800a976:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a97a:	e7e4      	b.n	800a946 <__d2b+0x72>
 800a97c:	0800b595 	.word	0x0800b595
 800a980:	0800b617 	.word	0x0800b617

0800a984 <__ratio>:
 800a984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a988:	b085      	sub	sp, #20
 800a98a:	e9cd 1000 	strd	r1, r0, [sp]
 800a98e:	a902      	add	r1, sp, #8
 800a990:	f7ff ff58 	bl	800a844 <__b2d>
 800a994:	468b      	mov	fp, r1
 800a996:	4606      	mov	r6, r0
 800a998:	460f      	mov	r7, r1
 800a99a:	9800      	ldr	r0, [sp, #0]
 800a99c:	a903      	add	r1, sp, #12
 800a99e:	f7ff ff51 	bl	800a844 <__b2d>
 800a9a2:	460d      	mov	r5, r1
 800a9a4:	9b01      	ldr	r3, [sp, #4]
 800a9a6:	4689      	mov	r9, r1
 800a9a8:	6919      	ldr	r1, [r3, #16]
 800a9aa:	9b00      	ldr	r3, [sp, #0]
 800a9ac:	4604      	mov	r4, r0
 800a9ae:	691b      	ldr	r3, [r3, #16]
 800a9b0:	4630      	mov	r0, r6
 800a9b2:	1ac9      	subs	r1, r1, r3
 800a9b4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a9b8:	1a9b      	subs	r3, r3, r2
 800a9ba:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	bfcd      	iteet	gt
 800a9c2:	463a      	movgt	r2, r7
 800a9c4:	462a      	movle	r2, r5
 800a9c6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a9ca:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a9ce:	bfd8      	it	le
 800a9d0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a9d4:	464b      	mov	r3, r9
 800a9d6:	4622      	mov	r2, r4
 800a9d8:	4659      	mov	r1, fp
 800a9da:	f7f5 fea7 	bl	800072c <__aeabi_ddiv>
 800a9de:	b005      	add	sp, #20
 800a9e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a9e4 <__copybits>:
 800a9e4:	3901      	subs	r1, #1
 800a9e6:	b570      	push	{r4, r5, r6, lr}
 800a9e8:	1149      	asrs	r1, r1, #5
 800a9ea:	6914      	ldr	r4, [r2, #16]
 800a9ec:	3101      	adds	r1, #1
 800a9ee:	f102 0314 	add.w	r3, r2, #20
 800a9f2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a9f6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a9fa:	1f05      	subs	r5, r0, #4
 800a9fc:	42a3      	cmp	r3, r4
 800a9fe:	d30c      	bcc.n	800aa1a <__copybits+0x36>
 800aa00:	1aa3      	subs	r3, r4, r2
 800aa02:	3b11      	subs	r3, #17
 800aa04:	f023 0303 	bic.w	r3, r3, #3
 800aa08:	3211      	adds	r2, #17
 800aa0a:	42a2      	cmp	r2, r4
 800aa0c:	bf88      	it	hi
 800aa0e:	2300      	movhi	r3, #0
 800aa10:	4418      	add	r0, r3
 800aa12:	2300      	movs	r3, #0
 800aa14:	4288      	cmp	r0, r1
 800aa16:	d305      	bcc.n	800aa24 <__copybits+0x40>
 800aa18:	bd70      	pop	{r4, r5, r6, pc}
 800aa1a:	f853 6b04 	ldr.w	r6, [r3], #4
 800aa1e:	f845 6f04 	str.w	r6, [r5, #4]!
 800aa22:	e7eb      	b.n	800a9fc <__copybits+0x18>
 800aa24:	f840 3b04 	str.w	r3, [r0], #4
 800aa28:	e7f4      	b.n	800aa14 <__copybits+0x30>

0800aa2a <__any_on>:
 800aa2a:	f100 0214 	add.w	r2, r0, #20
 800aa2e:	6900      	ldr	r0, [r0, #16]
 800aa30:	114b      	asrs	r3, r1, #5
 800aa32:	4298      	cmp	r0, r3
 800aa34:	b510      	push	{r4, lr}
 800aa36:	db11      	blt.n	800aa5c <__any_on+0x32>
 800aa38:	dd0a      	ble.n	800aa50 <__any_on+0x26>
 800aa3a:	f011 011f 	ands.w	r1, r1, #31
 800aa3e:	d007      	beq.n	800aa50 <__any_on+0x26>
 800aa40:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800aa44:	fa24 f001 	lsr.w	r0, r4, r1
 800aa48:	fa00 f101 	lsl.w	r1, r0, r1
 800aa4c:	428c      	cmp	r4, r1
 800aa4e:	d10b      	bne.n	800aa68 <__any_on+0x3e>
 800aa50:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aa54:	4293      	cmp	r3, r2
 800aa56:	d803      	bhi.n	800aa60 <__any_on+0x36>
 800aa58:	2000      	movs	r0, #0
 800aa5a:	bd10      	pop	{r4, pc}
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	e7f7      	b.n	800aa50 <__any_on+0x26>
 800aa60:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aa64:	2900      	cmp	r1, #0
 800aa66:	d0f5      	beq.n	800aa54 <__any_on+0x2a>
 800aa68:	2001      	movs	r0, #1
 800aa6a:	e7f6      	b.n	800aa5a <__any_on+0x30>

0800aa6c <__sread>:
 800aa6c:	b510      	push	{r4, lr}
 800aa6e:	460c      	mov	r4, r1
 800aa70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa74:	f000 f8b4 	bl	800abe0 <_read_r>
 800aa78:	2800      	cmp	r0, #0
 800aa7a:	bfab      	itete	ge
 800aa7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aa7e:	89a3      	ldrhlt	r3, [r4, #12]
 800aa80:	181b      	addge	r3, r3, r0
 800aa82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aa86:	bfac      	ite	ge
 800aa88:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aa8a:	81a3      	strhlt	r3, [r4, #12]
 800aa8c:	bd10      	pop	{r4, pc}

0800aa8e <__swrite>:
 800aa8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa92:	461f      	mov	r7, r3
 800aa94:	898b      	ldrh	r3, [r1, #12]
 800aa96:	4605      	mov	r5, r0
 800aa98:	05db      	lsls	r3, r3, #23
 800aa9a:	460c      	mov	r4, r1
 800aa9c:	4616      	mov	r6, r2
 800aa9e:	d505      	bpl.n	800aaac <__swrite+0x1e>
 800aaa0:	2302      	movs	r3, #2
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaa8:	f000 f888 	bl	800abbc <_lseek_r>
 800aaac:	89a3      	ldrh	r3, [r4, #12]
 800aaae:	4632      	mov	r2, r6
 800aab0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aab4:	81a3      	strh	r3, [r4, #12]
 800aab6:	4628      	mov	r0, r5
 800aab8:	463b      	mov	r3, r7
 800aaba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aabe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aac2:	f000 b8af 	b.w	800ac24 <_write_r>

0800aac6 <__sseek>:
 800aac6:	b510      	push	{r4, lr}
 800aac8:	460c      	mov	r4, r1
 800aaca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aace:	f000 f875 	bl	800abbc <_lseek_r>
 800aad2:	1c43      	adds	r3, r0, #1
 800aad4:	89a3      	ldrh	r3, [r4, #12]
 800aad6:	bf15      	itete	ne
 800aad8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800aada:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800aade:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aae2:	81a3      	strheq	r3, [r4, #12]
 800aae4:	bf18      	it	ne
 800aae6:	81a3      	strhne	r3, [r4, #12]
 800aae8:	bd10      	pop	{r4, pc}

0800aaea <__sclose>:
 800aaea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaee:	f000 b855 	b.w	800ab9c <_close_r>

0800aaf2 <_realloc_r>:
 800aaf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaf6:	4680      	mov	r8, r0
 800aaf8:	4615      	mov	r5, r2
 800aafa:	460c      	mov	r4, r1
 800aafc:	b921      	cbnz	r1, 800ab08 <_realloc_r+0x16>
 800aafe:	4611      	mov	r1, r2
 800ab00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab04:	f7ff b9c6 	b.w	8009e94 <_malloc_r>
 800ab08:	b92a      	cbnz	r2, 800ab16 <_realloc_r+0x24>
 800ab0a:	f000 f8cf 	bl	800acac <_free_r>
 800ab0e:	2400      	movs	r4, #0
 800ab10:	4620      	mov	r0, r4
 800ab12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab16:	f000 f911 	bl	800ad3c <_malloc_usable_size_r>
 800ab1a:	4285      	cmp	r5, r0
 800ab1c:	4606      	mov	r6, r0
 800ab1e:	d802      	bhi.n	800ab26 <_realloc_r+0x34>
 800ab20:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ab24:	d8f4      	bhi.n	800ab10 <_realloc_r+0x1e>
 800ab26:	4629      	mov	r1, r5
 800ab28:	4640      	mov	r0, r8
 800ab2a:	f7ff f9b3 	bl	8009e94 <_malloc_r>
 800ab2e:	4607      	mov	r7, r0
 800ab30:	2800      	cmp	r0, #0
 800ab32:	d0ec      	beq.n	800ab0e <_realloc_r+0x1c>
 800ab34:	42b5      	cmp	r5, r6
 800ab36:	462a      	mov	r2, r5
 800ab38:	4621      	mov	r1, r4
 800ab3a:	bf28      	it	cs
 800ab3c:	4632      	movcs	r2, r6
 800ab3e:	f7fd fe84 	bl	800884a <memcpy>
 800ab42:	4621      	mov	r1, r4
 800ab44:	4640      	mov	r0, r8
 800ab46:	f000 f8b1 	bl	800acac <_free_r>
 800ab4a:	463c      	mov	r4, r7
 800ab4c:	e7e0      	b.n	800ab10 <_realloc_r+0x1e>

0800ab4e <__ascii_wctomb>:
 800ab4e:	4603      	mov	r3, r0
 800ab50:	4608      	mov	r0, r1
 800ab52:	b141      	cbz	r1, 800ab66 <__ascii_wctomb+0x18>
 800ab54:	2aff      	cmp	r2, #255	@ 0xff
 800ab56:	d904      	bls.n	800ab62 <__ascii_wctomb+0x14>
 800ab58:	228a      	movs	r2, #138	@ 0x8a
 800ab5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab5e:	601a      	str	r2, [r3, #0]
 800ab60:	4770      	bx	lr
 800ab62:	2001      	movs	r0, #1
 800ab64:	700a      	strb	r2, [r1, #0]
 800ab66:	4770      	bx	lr

0800ab68 <memmove>:
 800ab68:	4288      	cmp	r0, r1
 800ab6a:	b510      	push	{r4, lr}
 800ab6c:	eb01 0402 	add.w	r4, r1, r2
 800ab70:	d902      	bls.n	800ab78 <memmove+0x10>
 800ab72:	4284      	cmp	r4, r0
 800ab74:	4623      	mov	r3, r4
 800ab76:	d807      	bhi.n	800ab88 <memmove+0x20>
 800ab78:	1e43      	subs	r3, r0, #1
 800ab7a:	42a1      	cmp	r1, r4
 800ab7c:	d008      	beq.n	800ab90 <memmove+0x28>
 800ab7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab82:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab86:	e7f8      	b.n	800ab7a <memmove+0x12>
 800ab88:	4601      	mov	r1, r0
 800ab8a:	4402      	add	r2, r0
 800ab8c:	428a      	cmp	r2, r1
 800ab8e:	d100      	bne.n	800ab92 <memmove+0x2a>
 800ab90:	bd10      	pop	{r4, pc}
 800ab92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ab9a:	e7f7      	b.n	800ab8c <memmove+0x24>

0800ab9c <_close_r>:
 800ab9c:	b538      	push	{r3, r4, r5, lr}
 800ab9e:	2300      	movs	r3, #0
 800aba0:	4d05      	ldr	r5, [pc, #20]	@ (800abb8 <_close_r+0x1c>)
 800aba2:	4604      	mov	r4, r0
 800aba4:	4608      	mov	r0, r1
 800aba6:	602b      	str	r3, [r5, #0]
 800aba8:	f7f6 ff99 	bl	8001ade <_close>
 800abac:	1c43      	adds	r3, r0, #1
 800abae:	d102      	bne.n	800abb6 <_close_r+0x1a>
 800abb0:	682b      	ldr	r3, [r5, #0]
 800abb2:	b103      	cbz	r3, 800abb6 <_close_r+0x1a>
 800abb4:	6023      	str	r3, [r4, #0]
 800abb6:	bd38      	pop	{r3, r4, r5, pc}
 800abb8:	20000574 	.word	0x20000574

0800abbc <_lseek_r>:
 800abbc:	b538      	push	{r3, r4, r5, lr}
 800abbe:	4604      	mov	r4, r0
 800abc0:	4608      	mov	r0, r1
 800abc2:	4611      	mov	r1, r2
 800abc4:	2200      	movs	r2, #0
 800abc6:	4d05      	ldr	r5, [pc, #20]	@ (800abdc <_lseek_r+0x20>)
 800abc8:	602a      	str	r2, [r5, #0]
 800abca:	461a      	mov	r2, r3
 800abcc:	f7f6 ffab 	bl	8001b26 <_lseek>
 800abd0:	1c43      	adds	r3, r0, #1
 800abd2:	d102      	bne.n	800abda <_lseek_r+0x1e>
 800abd4:	682b      	ldr	r3, [r5, #0]
 800abd6:	b103      	cbz	r3, 800abda <_lseek_r+0x1e>
 800abd8:	6023      	str	r3, [r4, #0]
 800abda:	bd38      	pop	{r3, r4, r5, pc}
 800abdc:	20000574 	.word	0x20000574

0800abe0 <_read_r>:
 800abe0:	b538      	push	{r3, r4, r5, lr}
 800abe2:	4604      	mov	r4, r0
 800abe4:	4608      	mov	r0, r1
 800abe6:	4611      	mov	r1, r2
 800abe8:	2200      	movs	r2, #0
 800abea:	4d05      	ldr	r5, [pc, #20]	@ (800ac00 <_read_r+0x20>)
 800abec:	602a      	str	r2, [r5, #0]
 800abee:	461a      	mov	r2, r3
 800abf0:	f7f6 ff3c 	bl	8001a6c <_read>
 800abf4:	1c43      	adds	r3, r0, #1
 800abf6:	d102      	bne.n	800abfe <_read_r+0x1e>
 800abf8:	682b      	ldr	r3, [r5, #0]
 800abfa:	b103      	cbz	r3, 800abfe <_read_r+0x1e>
 800abfc:	6023      	str	r3, [r4, #0]
 800abfe:	bd38      	pop	{r3, r4, r5, pc}
 800ac00:	20000574 	.word	0x20000574

0800ac04 <_sbrk_r>:
 800ac04:	b538      	push	{r3, r4, r5, lr}
 800ac06:	2300      	movs	r3, #0
 800ac08:	4d05      	ldr	r5, [pc, #20]	@ (800ac20 <_sbrk_r+0x1c>)
 800ac0a:	4604      	mov	r4, r0
 800ac0c:	4608      	mov	r0, r1
 800ac0e:	602b      	str	r3, [r5, #0]
 800ac10:	f7f6 ff96 	bl	8001b40 <_sbrk>
 800ac14:	1c43      	adds	r3, r0, #1
 800ac16:	d102      	bne.n	800ac1e <_sbrk_r+0x1a>
 800ac18:	682b      	ldr	r3, [r5, #0]
 800ac1a:	b103      	cbz	r3, 800ac1e <_sbrk_r+0x1a>
 800ac1c:	6023      	str	r3, [r4, #0]
 800ac1e:	bd38      	pop	{r3, r4, r5, pc}
 800ac20:	20000574 	.word	0x20000574

0800ac24 <_write_r>:
 800ac24:	b538      	push	{r3, r4, r5, lr}
 800ac26:	4604      	mov	r4, r0
 800ac28:	4608      	mov	r0, r1
 800ac2a:	4611      	mov	r1, r2
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	4d05      	ldr	r5, [pc, #20]	@ (800ac44 <_write_r+0x20>)
 800ac30:	602a      	str	r2, [r5, #0]
 800ac32:	461a      	mov	r2, r3
 800ac34:	f7f6 ff37 	bl	8001aa6 <_write>
 800ac38:	1c43      	adds	r3, r0, #1
 800ac3a:	d102      	bne.n	800ac42 <_write_r+0x1e>
 800ac3c:	682b      	ldr	r3, [r5, #0]
 800ac3e:	b103      	cbz	r3, 800ac42 <_write_r+0x1e>
 800ac40:	6023      	str	r3, [r4, #0]
 800ac42:	bd38      	pop	{r3, r4, r5, pc}
 800ac44:	20000574 	.word	0x20000574

0800ac48 <__assert_func>:
 800ac48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ac4a:	4614      	mov	r4, r2
 800ac4c:	461a      	mov	r2, r3
 800ac4e:	4b09      	ldr	r3, [pc, #36]	@ (800ac74 <__assert_func+0x2c>)
 800ac50:	4605      	mov	r5, r0
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	68d8      	ldr	r0, [r3, #12]
 800ac56:	b954      	cbnz	r4, 800ac6e <__assert_func+0x26>
 800ac58:	4b07      	ldr	r3, [pc, #28]	@ (800ac78 <__assert_func+0x30>)
 800ac5a:	461c      	mov	r4, r3
 800ac5c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ac60:	9100      	str	r1, [sp, #0]
 800ac62:	462b      	mov	r3, r5
 800ac64:	4905      	ldr	r1, [pc, #20]	@ (800ac7c <__assert_func+0x34>)
 800ac66:	f000 f871 	bl	800ad4c <fiprintf>
 800ac6a:	f000 f881 	bl	800ad70 <abort>
 800ac6e:	4b04      	ldr	r3, [pc, #16]	@ (800ac80 <__assert_func+0x38>)
 800ac70:	e7f4      	b.n	800ac5c <__assert_func+0x14>
 800ac72:	bf00      	nop
 800ac74:	200001a0 	.word	0x200001a0
 800ac78:	0800b7ab 	.word	0x0800b7ab
 800ac7c:	0800b77d 	.word	0x0800b77d
 800ac80:	0800b770 	.word	0x0800b770

0800ac84 <_calloc_r>:
 800ac84:	b570      	push	{r4, r5, r6, lr}
 800ac86:	fba1 5402 	umull	r5, r4, r1, r2
 800ac8a:	b93c      	cbnz	r4, 800ac9c <_calloc_r+0x18>
 800ac8c:	4629      	mov	r1, r5
 800ac8e:	f7ff f901 	bl	8009e94 <_malloc_r>
 800ac92:	4606      	mov	r6, r0
 800ac94:	b928      	cbnz	r0, 800aca2 <_calloc_r+0x1e>
 800ac96:	2600      	movs	r6, #0
 800ac98:	4630      	mov	r0, r6
 800ac9a:	bd70      	pop	{r4, r5, r6, pc}
 800ac9c:	220c      	movs	r2, #12
 800ac9e:	6002      	str	r2, [r0, #0]
 800aca0:	e7f9      	b.n	800ac96 <_calloc_r+0x12>
 800aca2:	462a      	mov	r2, r5
 800aca4:	4621      	mov	r1, r4
 800aca6:	f7fd fd89 	bl	80087bc <memset>
 800acaa:	e7f5      	b.n	800ac98 <_calloc_r+0x14>

0800acac <_free_r>:
 800acac:	b538      	push	{r3, r4, r5, lr}
 800acae:	4605      	mov	r5, r0
 800acb0:	2900      	cmp	r1, #0
 800acb2:	d040      	beq.n	800ad36 <_free_r+0x8a>
 800acb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acb8:	1f0c      	subs	r4, r1, #4
 800acba:	2b00      	cmp	r3, #0
 800acbc:	bfb8      	it	lt
 800acbe:	18e4      	addlt	r4, r4, r3
 800acc0:	f7ff fa22 	bl	800a108 <__malloc_lock>
 800acc4:	4a1c      	ldr	r2, [pc, #112]	@ (800ad38 <_free_r+0x8c>)
 800acc6:	6813      	ldr	r3, [r2, #0]
 800acc8:	b933      	cbnz	r3, 800acd8 <_free_r+0x2c>
 800acca:	6063      	str	r3, [r4, #4]
 800accc:	6014      	str	r4, [r2, #0]
 800acce:	4628      	mov	r0, r5
 800acd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acd4:	f7ff ba1e 	b.w	800a114 <__malloc_unlock>
 800acd8:	42a3      	cmp	r3, r4
 800acda:	d908      	bls.n	800acee <_free_r+0x42>
 800acdc:	6820      	ldr	r0, [r4, #0]
 800acde:	1821      	adds	r1, r4, r0
 800ace0:	428b      	cmp	r3, r1
 800ace2:	bf01      	itttt	eq
 800ace4:	6819      	ldreq	r1, [r3, #0]
 800ace6:	685b      	ldreq	r3, [r3, #4]
 800ace8:	1809      	addeq	r1, r1, r0
 800acea:	6021      	streq	r1, [r4, #0]
 800acec:	e7ed      	b.n	800acca <_free_r+0x1e>
 800acee:	461a      	mov	r2, r3
 800acf0:	685b      	ldr	r3, [r3, #4]
 800acf2:	b10b      	cbz	r3, 800acf8 <_free_r+0x4c>
 800acf4:	42a3      	cmp	r3, r4
 800acf6:	d9fa      	bls.n	800acee <_free_r+0x42>
 800acf8:	6811      	ldr	r1, [r2, #0]
 800acfa:	1850      	adds	r0, r2, r1
 800acfc:	42a0      	cmp	r0, r4
 800acfe:	d10b      	bne.n	800ad18 <_free_r+0x6c>
 800ad00:	6820      	ldr	r0, [r4, #0]
 800ad02:	4401      	add	r1, r0
 800ad04:	1850      	adds	r0, r2, r1
 800ad06:	4283      	cmp	r3, r0
 800ad08:	6011      	str	r1, [r2, #0]
 800ad0a:	d1e0      	bne.n	800acce <_free_r+0x22>
 800ad0c:	6818      	ldr	r0, [r3, #0]
 800ad0e:	685b      	ldr	r3, [r3, #4]
 800ad10:	4408      	add	r0, r1
 800ad12:	6010      	str	r0, [r2, #0]
 800ad14:	6053      	str	r3, [r2, #4]
 800ad16:	e7da      	b.n	800acce <_free_r+0x22>
 800ad18:	d902      	bls.n	800ad20 <_free_r+0x74>
 800ad1a:	230c      	movs	r3, #12
 800ad1c:	602b      	str	r3, [r5, #0]
 800ad1e:	e7d6      	b.n	800acce <_free_r+0x22>
 800ad20:	6820      	ldr	r0, [r4, #0]
 800ad22:	1821      	adds	r1, r4, r0
 800ad24:	428b      	cmp	r3, r1
 800ad26:	bf01      	itttt	eq
 800ad28:	6819      	ldreq	r1, [r3, #0]
 800ad2a:	685b      	ldreq	r3, [r3, #4]
 800ad2c:	1809      	addeq	r1, r1, r0
 800ad2e:	6021      	streq	r1, [r4, #0]
 800ad30:	6063      	str	r3, [r4, #4]
 800ad32:	6054      	str	r4, [r2, #4]
 800ad34:	e7cb      	b.n	800acce <_free_r+0x22>
 800ad36:	bd38      	pop	{r3, r4, r5, pc}
 800ad38:	20000570 	.word	0x20000570

0800ad3c <_malloc_usable_size_r>:
 800ad3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad40:	1f18      	subs	r0, r3, #4
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	bfbc      	itt	lt
 800ad46:	580b      	ldrlt	r3, [r1, r0]
 800ad48:	18c0      	addlt	r0, r0, r3
 800ad4a:	4770      	bx	lr

0800ad4c <fiprintf>:
 800ad4c:	b40e      	push	{r1, r2, r3}
 800ad4e:	b503      	push	{r0, r1, lr}
 800ad50:	4601      	mov	r1, r0
 800ad52:	ab03      	add	r3, sp, #12
 800ad54:	4805      	ldr	r0, [pc, #20]	@ (800ad6c <fiprintf+0x20>)
 800ad56:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad5a:	6800      	ldr	r0, [r0, #0]
 800ad5c:	9301      	str	r3, [sp, #4]
 800ad5e:	f000 f835 	bl	800adcc <_vfiprintf_r>
 800ad62:	b002      	add	sp, #8
 800ad64:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad68:	b003      	add	sp, #12
 800ad6a:	4770      	bx	lr
 800ad6c:	200001a0 	.word	0x200001a0

0800ad70 <abort>:
 800ad70:	2006      	movs	r0, #6
 800ad72:	b508      	push	{r3, lr}
 800ad74:	f000 fa82 	bl	800b27c <raise>
 800ad78:	2001      	movs	r0, #1
 800ad7a:	f7f6 fe6c 	bl	8001a56 <_exit>

0800ad7e <__sfputc_r>:
 800ad7e:	6893      	ldr	r3, [r2, #8]
 800ad80:	b410      	push	{r4}
 800ad82:	3b01      	subs	r3, #1
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	6093      	str	r3, [r2, #8]
 800ad88:	da07      	bge.n	800ad9a <__sfputc_r+0x1c>
 800ad8a:	6994      	ldr	r4, [r2, #24]
 800ad8c:	42a3      	cmp	r3, r4
 800ad8e:	db01      	blt.n	800ad94 <__sfputc_r+0x16>
 800ad90:	290a      	cmp	r1, #10
 800ad92:	d102      	bne.n	800ad9a <__sfputc_r+0x1c>
 800ad94:	bc10      	pop	{r4}
 800ad96:	f000 b931 	b.w	800affc <__swbuf_r>
 800ad9a:	6813      	ldr	r3, [r2, #0]
 800ad9c:	1c58      	adds	r0, r3, #1
 800ad9e:	6010      	str	r0, [r2, #0]
 800ada0:	7019      	strb	r1, [r3, #0]
 800ada2:	4608      	mov	r0, r1
 800ada4:	bc10      	pop	{r4}
 800ada6:	4770      	bx	lr

0800ada8 <__sfputs_r>:
 800ada8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adaa:	4606      	mov	r6, r0
 800adac:	460f      	mov	r7, r1
 800adae:	4614      	mov	r4, r2
 800adb0:	18d5      	adds	r5, r2, r3
 800adb2:	42ac      	cmp	r4, r5
 800adb4:	d101      	bne.n	800adba <__sfputs_r+0x12>
 800adb6:	2000      	movs	r0, #0
 800adb8:	e007      	b.n	800adca <__sfputs_r+0x22>
 800adba:	463a      	mov	r2, r7
 800adbc:	4630      	mov	r0, r6
 800adbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adc2:	f7ff ffdc 	bl	800ad7e <__sfputc_r>
 800adc6:	1c43      	adds	r3, r0, #1
 800adc8:	d1f3      	bne.n	800adb2 <__sfputs_r+0xa>
 800adca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800adcc <_vfiprintf_r>:
 800adcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800add0:	460d      	mov	r5, r1
 800add2:	4614      	mov	r4, r2
 800add4:	4698      	mov	r8, r3
 800add6:	4606      	mov	r6, r0
 800add8:	b09d      	sub	sp, #116	@ 0x74
 800adda:	b118      	cbz	r0, 800ade4 <_vfiprintf_r+0x18>
 800addc:	6a03      	ldr	r3, [r0, #32]
 800adde:	b90b      	cbnz	r3, 800ade4 <_vfiprintf_r+0x18>
 800ade0:	f7fc fe26 	bl	8007a30 <__sinit>
 800ade4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ade6:	07d9      	lsls	r1, r3, #31
 800ade8:	d405      	bmi.n	800adf6 <_vfiprintf_r+0x2a>
 800adea:	89ab      	ldrh	r3, [r5, #12]
 800adec:	059a      	lsls	r2, r3, #22
 800adee:	d402      	bmi.n	800adf6 <_vfiprintf_r+0x2a>
 800adf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adf2:	f7fd fd1a 	bl	800882a <__retarget_lock_acquire_recursive>
 800adf6:	89ab      	ldrh	r3, [r5, #12]
 800adf8:	071b      	lsls	r3, r3, #28
 800adfa:	d501      	bpl.n	800ae00 <_vfiprintf_r+0x34>
 800adfc:	692b      	ldr	r3, [r5, #16]
 800adfe:	b99b      	cbnz	r3, 800ae28 <_vfiprintf_r+0x5c>
 800ae00:	4629      	mov	r1, r5
 800ae02:	4630      	mov	r0, r6
 800ae04:	f000 f938 	bl	800b078 <__swsetup_r>
 800ae08:	b170      	cbz	r0, 800ae28 <_vfiprintf_r+0x5c>
 800ae0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae0c:	07dc      	lsls	r4, r3, #31
 800ae0e:	d504      	bpl.n	800ae1a <_vfiprintf_r+0x4e>
 800ae10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ae14:	b01d      	add	sp, #116	@ 0x74
 800ae16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae1a:	89ab      	ldrh	r3, [r5, #12]
 800ae1c:	0598      	lsls	r0, r3, #22
 800ae1e:	d4f7      	bmi.n	800ae10 <_vfiprintf_r+0x44>
 800ae20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae22:	f7fd fd03 	bl	800882c <__retarget_lock_release_recursive>
 800ae26:	e7f3      	b.n	800ae10 <_vfiprintf_r+0x44>
 800ae28:	2300      	movs	r3, #0
 800ae2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae2c:	2320      	movs	r3, #32
 800ae2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ae32:	2330      	movs	r3, #48	@ 0x30
 800ae34:	f04f 0901 	mov.w	r9, #1
 800ae38:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae3c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800afe8 <_vfiprintf_r+0x21c>
 800ae40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ae44:	4623      	mov	r3, r4
 800ae46:	469a      	mov	sl, r3
 800ae48:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae4c:	b10a      	cbz	r2, 800ae52 <_vfiprintf_r+0x86>
 800ae4e:	2a25      	cmp	r2, #37	@ 0x25
 800ae50:	d1f9      	bne.n	800ae46 <_vfiprintf_r+0x7a>
 800ae52:	ebba 0b04 	subs.w	fp, sl, r4
 800ae56:	d00b      	beq.n	800ae70 <_vfiprintf_r+0xa4>
 800ae58:	465b      	mov	r3, fp
 800ae5a:	4622      	mov	r2, r4
 800ae5c:	4629      	mov	r1, r5
 800ae5e:	4630      	mov	r0, r6
 800ae60:	f7ff ffa2 	bl	800ada8 <__sfputs_r>
 800ae64:	3001      	adds	r0, #1
 800ae66:	f000 80a7 	beq.w	800afb8 <_vfiprintf_r+0x1ec>
 800ae6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae6c:	445a      	add	r2, fp
 800ae6e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae70:	f89a 3000 	ldrb.w	r3, [sl]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	f000 809f 	beq.w	800afb8 <_vfiprintf_r+0x1ec>
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ae80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae84:	f10a 0a01 	add.w	sl, sl, #1
 800ae88:	9304      	str	r3, [sp, #16]
 800ae8a:	9307      	str	r3, [sp, #28]
 800ae8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae90:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae92:	4654      	mov	r4, sl
 800ae94:	2205      	movs	r2, #5
 800ae96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae9a:	4853      	ldr	r0, [pc, #332]	@ (800afe8 <_vfiprintf_r+0x21c>)
 800ae9c:	f7fd fcc7 	bl	800882e <memchr>
 800aea0:	9a04      	ldr	r2, [sp, #16]
 800aea2:	b9d8      	cbnz	r0, 800aedc <_vfiprintf_r+0x110>
 800aea4:	06d1      	lsls	r1, r2, #27
 800aea6:	bf44      	itt	mi
 800aea8:	2320      	movmi	r3, #32
 800aeaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aeae:	0713      	lsls	r3, r2, #28
 800aeb0:	bf44      	itt	mi
 800aeb2:	232b      	movmi	r3, #43	@ 0x2b
 800aeb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aeb8:	f89a 3000 	ldrb.w	r3, [sl]
 800aebc:	2b2a      	cmp	r3, #42	@ 0x2a
 800aebe:	d015      	beq.n	800aeec <_vfiprintf_r+0x120>
 800aec0:	4654      	mov	r4, sl
 800aec2:	2000      	movs	r0, #0
 800aec4:	f04f 0c0a 	mov.w	ip, #10
 800aec8:	9a07      	ldr	r2, [sp, #28]
 800aeca:	4621      	mov	r1, r4
 800aecc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aed0:	3b30      	subs	r3, #48	@ 0x30
 800aed2:	2b09      	cmp	r3, #9
 800aed4:	d94b      	bls.n	800af6e <_vfiprintf_r+0x1a2>
 800aed6:	b1b0      	cbz	r0, 800af06 <_vfiprintf_r+0x13a>
 800aed8:	9207      	str	r2, [sp, #28]
 800aeda:	e014      	b.n	800af06 <_vfiprintf_r+0x13a>
 800aedc:	eba0 0308 	sub.w	r3, r0, r8
 800aee0:	fa09 f303 	lsl.w	r3, r9, r3
 800aee4:	4313      	orrs	r3, r2
 800aee6:	46a2      	mov	sl, r4
 800aee8:	9304      	str	r3, [sp, #16]
 800aeea:	e7d2      	b.n	800ae92 <_vfiprintf_r+0xc6>
 800aeec:	9b03      	ldr	r3, [sp, #12]
 800aeee:	1d19      	adds	r1, r3, #4
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	9103      	str	r1, [sp, #12]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	bfbb      	ittet	lt
 800aef8:	425b      	neglt	r3, r3
 800aefa:	f042 0202 	orrlt.w	r2, r2, #2
 800aefe:	9307      	strge	r3, [sp, #28]
 800af00:	9307      	strlt	r3, [sp, #28]
 800af02:	bfb8      	it	lt
 800af04:	9204      	strlt	r2, [sp, #16]
 800af06:	7823      	ldrb	r3, [r4, #0]
 800af08:	2b2e      	cmp	r3, #46	@ 0x2e
 800af0a:	d10a      	bne.n	800af22 <_vfiprintf_r+0x156>
 800af0c:	7863      	ldrb	r3, [r4, #1]
 800af0e:	2b2a      	cmp	r3, #42	@ 0x2a
 800af10:	d132      	bne.n	800af78 <_vfiprintf_r+0x1ac>
 800af12:	9b03      	ldr	r3, [sp, #12]
 800af14:	3402      	adds	r4, #2
 800af16:	1d1a      	adds	r2, r3, #4
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	9203      	str	r2, [sp, #12]
 800af1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af20:	9305      	str	r3, [sp, #20]
 800af22:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800afec <_vfiprintf_r+0x220>
 800af26:	2203      	movs	r2, #3
 800af28:	4650      	mov	r0, sl
 800af2a:	7821      	ldrb	r1, [r4, #0]
 800af2c:	f7fd fc7f 	bl	800882e <memchr>
 800af30:	b138      	cbz	r0, 800af42 <_vfiprintf_r+0x176>
 800af32:	2240      	movs	r2, #64	@ 0x40
 800af34:	9b04      	ldr	r3, [sp, #16]
 800af36:	eba0 000a 	sub.w	r0, r0, sl
 800af3a:	4082      	lsls	r2, r0
 800af3c:	4313      	orrs	r3, r2
 800af3e:	3401      	adds	r4, #1
 800af40:	9304      	str	r3, [sp, #16]
 800af42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af46:	2206      	movs	r2, #6
 800af48:	4829      	ldr	r0, [pc, #164]	@ (800aff0 <_vfiprintf_r+0x224>)
 800af4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800af4e:	f7fd fc6e 	bl	800882e <memchr>
 800af52:	2800      	cmp	r0, #0
 800af54:	d03f      	beq.n	800afd6 <_vfiprintf_r+0x20a>
 800af56:	4b27      	ldr	r3, [pc, #156]	@ (800aff4 <_vfiprintf_r+0x228>)
 800af58:	bb1b      	cbnz	r3, 800afa2 <_vfiprintf_r+0x1d6>
 800af5a:	9b03      	ldr	r3, [sp, #12]
 800af5c:	3307      	adds	r3, #7
 800af5e:	f023 0307 	bic.w	r3, r3, #7
 800af62:	3308      	adds	r3, #8
 800af64:	9303      	str	r3, [sp, #12]
 800af66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af68:	443b      	add	r3, r7
 800af6a:	9309      	str	r3, [sp, #36]	@ 0x24
 800af6c:	e76a      	b.n	800ae44 <_vfiprintf_r+0x78>
 800af6e:	460c      	mov	r4, r1
 800af70:	2001      	movs	r0, #1
 800af72:	fb0c 3202 	mla	r2, ip, r2, r3
 800af76:	e7a8      	b.n	800aeca <_vfiprintf_r+0xfe>
 800af78:	2300      	movs	r3, #0
 800af7a:	f04f 0c0a 	mov.w	ip, #10
 800af7e:	4619      	mov	r1, r3
 800af80:	3401      	adds	r4, #1
 800af82:	9305      	str	r3, [sp, #20]
 800af84:	4620      	mov	r0, r4
 800af86:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af8a:	3a30      	subs	r2, #48	@ 0x30
 800af8c:	2a09      	cmp	r2, #9
 800af8e:	d903      	bls.n	800af98 <_vfiprintf_r+0x1cc>
 800af90:	2b00      	cmp	r3, #0
 800af92:	d0c6      	beq.n	800af22 <_vfiprintf_r+0x156>
 800af94:	9105      	str	r1, [sp, #20]
 800af96:	e7c4      	b.n	800af22 <_vfiprintf_r+0x156>
 800af98:	4604      	mov	r4, r0
 800af9a:	2301      	movs	r3, #1
 800af9c:	fb0c 2101 	mla	r1, ip, r1, r2
 800afa0:	e7f0      	b.n	800af84 <_vfiprintf_r+0x1b8>
 800afa2:	ab03      	add	r3, sp, #12
 800afa4:	9300      	str	r3, [sp, #0]
 800afa6:	462a      	mov	r2, r5
 800afa8:	4630      	mov	r0, r6
 800afaa:	4b13      	ldr	r3, [pc, #76]	@ (800aff8 <_vfiprintf_r+0x22c>)
 800afac:	a904      	add	r1, sp, #16
 800afae:	f7fb fe91 	bl	8006cd4 <_printf_float>
 800afb2:	4607      	mov	r7, r0
 800afb4:	1c78      	adds	r0, r7, #1
 800afb6:	d1d6      	bne.n	800af66 <_vfiprintf_r+0x19a>
 800afb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800afba:	07d9      	lsls	r1, r3, #31
 800afbc:	d405      	bmi.n	800afca <_vfiprintf_r+0x1fe>
 800afbe:	89ab      	ldrh	r3, [r5, #12]
 800afc0:	059a      	lsls	r2, r3, #22
 800afc2:	d402      	bmi.n	800afca <_vfiprintf_r+0x1fe>
 800afc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800afc6:	f7fd fc31 	bl	800882c <__retarget_lock_release_recursive>
 800afca:	89ab      	ldrh	r3, [r5, #12]
 800afcc:	065b      	lsls	r3, r3, #25
 800afce:	f53f af1f 	bmi.w	800ae10 <_vfiprintf_r+0x44>
 800afd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800afd4:	e71e      	b.n	800ae14 <_vfiprintf_r+0x48>
 800afd6:	ab03      	add	r3, sp, #12
 800afd8:	9300      	str	r3, [sp, #0]
 800afda:	462a      	mov	r2, r5
 800afdc:	4630      	mov	r0, r6
 800afde:	4b06      	ldr	r3, [pc, #24]	@ (800aff8 <_vfiprintf_r+0x22c>)
 800afe0:	a904      	add	r1, sp, #16
 800afe2:	f7fc f915 	bl	8007210 <_printf_i>
 800afe6:	e7e4      	b.n	800afb2 <_vfiprintf_r+0x1e6>
 800afe8:	0800b606 	.word	0x0800b606
 800afec:	0800b60c 	.word	0x0800b60c
 800aff0:	0800b610 	.word	0x0800b610
 800aff4:	08006cd5 	.word	0x08006cd5
 800aff8:	0800ada9 	.word	0x0800ada9

0800affc <__swbuf_r>:
 800affc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800affe:	460e      	mov	r6, r1
 800b000:	4614      	mov	r4, r2
 800b002:	4605      	mov	r5, r0
 800b004:	b118      	cbz	r0, 800b00e <__swbuf_r+0x12>
 800b006:	6a03      	ldr	r3, [r0, #32]
 800b008:	b90b      	cbnz	r3, 800b00e <__swbuf_r+0x12>
 800b00a:	f7fc fd11 	bl	8007a30 <__sinit>
 800b00e:	69a3      	ldr	r3, [r4, #24]
 800b010:	60a3      	str	r3, [r4, #8]
 800b012:	89a3      	ldrh	r3, [r4, #12]
 800b014:	071a      	lsls	r2, r3, #28
 800b016:	d501      	bpl.n	800b01c <__swbuf_r+0x20>
 800b018:	6923      	ldr	r3, [r4, #16]
 800b01a:	b943      	cbnz	r3, 800b02e <__swbuf_r+0x32>
 800b01c:	4621      	mov	r1, r4
 800b01e:	4628      	mov	r0, r5
 800b020:	f000 f82a 	bl	800b078 <__swsetup_r>
 800b024:	b118      	cbz	r0, 800b02e <__swbuf_r+0x32>
 800b026:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b02a:	4638      	mov	r0, r7
 800b02c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b02e:	6823      	ldr	r3, [r4, #0]
 800b030:	6922      	ldr	r2, [r4, #16]
 800b032:	b2f6      	uxtb	r6, r6
 800b034:	1a98      	subs	r0, r3, r2
 800b036:	6963      	ldr	r3, [r4, #20]
 800b038:	4637      	mov	r7, r6
 800b03a:	4283      	cmp	r3, r0
 800b03c:	dc05      	bgt.n	800b04a <__swbuf_r+0x4e>
 800b03e:	4621      	mov	r1, r4
 800b040:	4628      	mov	r0, r5
 800b042:	f7ff f839 	bl	800a0b8 <_fflush_r>
 800b046:	2800      	cmp	r0, #0
 800b048:	d1ed      	bne.n	800b026 <__swbuf_r+0x2a>
 800b04a:	68a3      	ldr	r3, [r4, #8]
 800b04c:	3b01      	subs	r3, #1
 800b04e:	60a3      	str	r3, [r4, #8]
 800b050:	6823      	ldr	r3, [r4, #0]
 800b052:	1c5a      	adds	r2, r3, #1
 800b054:	6022      	str	r2, [r4, #0]
 800b056:	701e      	strb	r6, [r3, #0]
 800b058:	6962      	ldr	r2, [r4, #20]
 800b05a:	1c43      	adds	r3, r0, #1
 800b05c:	429a      	cmp	r2, r3
 800b05e:	d004      	beq.n	800b06a <__swbuf_r+0x6e>
 800b060:	89a3      	ldrh	r3, [r4, #12]
 800b062:	07db      	lsls	r3, r3, #31
 800b064:	d5e1      	bpl.n	800b02a <__swbuf_r+0x2e>
 800b066:	2e0a      	cmp	r6, #10
 800b068:	d1df      	bne.n	800b02a <__swbuf_r+0x2e>
 800b06a:	4621      	mov	r1, r4
 800b06c:	4628      	mov	r0, r5
 800b06e:	f7ff f823 	bl	800a0b8 <_fflush_r>
 800b072:	2800      	cmp	r0, #0
 800b074:	d0d9      	beq.n	800b02a <__swbuf_r+0x2e>
 800b076:	e7d6      	b.n	800b026 <__swbuf_r+0x2a>

0800b078 <__swsetup_r>:
 800b078:	b538      	push	{r3, r4, r5, lr}
 800b07a:	4b29      	ldr	r3, [pc, #164]	@ (800b120 <__swsetup_r+0xa8>)
 800b07c:	4605      	mov	r5, r0
 800b07e:	6818      	ldr	r0, [r3, #0]
 800b080:	460c      	mov	r4, r1
 800b082:	b118      	cbz	r0, 800b08c <__swsetup_r+0x14>
 800b084:	6a03      	ldr	r3, [r0, #32]
 800b086:	b90b      	cbnz	r3, 800b08c <__swsetup_r+0x14>
 800b088:	f7fc fcd2 	bl	8007a30 <__sinit>
 800b08c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b090:	0719      	lsls	r1, r3, #28
 800b092:	d422      	bmi.n	800b0da <__swsetup_r+0x62>
 800b094:	06da      	lsls	r2, r3, #27
 800b096:	d407      	bmi.n	800b0a8 <__swsetup_r+0x30>
 800b098:	2209      	movs	r2, #9
 800b09a:	602a      	str	r2, [r5, #0]
 800b09c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b0a4:	81a3      	strh	r3, [r4, #12]
 800b0a6:	e033      	b.n	800b110 <__swsetup_r+0x98>
 800b0a8:	0758      	lsls	r0, r3, #29
 800b0aa:	d512      	bpl.n	800b0d2 <__swsetup_r+0x5a>
 800b0ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b0ae:	b141      	cbz	r1, 800b0c2 <__swsetup_r+0x4a>
 800b0b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b0b4:	4299      	cmp	r1, r3
 800b0b6:	d002      	beq.n	800b0be <__swsetup_r+0x46>
 800b0b8:	4628      	mov	r0, r5
 800b0ba:	f7ff fdf7 	bl	800acac <_free_r>
 800b0be:	2300      	movs	r3, #0
 800b0c0:	6363      	str	r3, [r4, #52]	@ 0x34
 800b0c2:	89a3      	ldrh	r3, [r4, #12]
 800b0c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b0c8:	81a3      	strh	r3, [r4, #12]
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	6063      	str	r3, [r4, #4]
 800b0ce:	6923      	ldr	r3, [r4, #16]
 800b0d0:	6023      	str	r3, [r4, #0]
 800b0d2:	89a3      	ldrh	r3, [r4, #12]
 800b0d4:	f043 0308 	orr.w	r3, r3, #8
 800b0d8:	81a3      	strh	r3, [r4, #12]
 800b0da:	6923      	ldr	r3, [r4, #16]
 800b0dc:	b94b      	cbnz	r3, 800b0f2 <__swsetup_r+0x7a>
 800b0de:	89a3      	ldrh	r3, [r4, #12]
 800b0e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b0e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b0e8:	d003      	beq.n	800b0f2 <__swsetup_r+0x7a>
 800b0ea:	4621      	mov	r1, r4
 800b0ec:	4628      	mov	r0, r5
 800b0ee:	f000 f83e 	bl	800b16e <__smakebuf_r>
 800b0f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0f6:	f013 0201 	ands.w	r2, r3, #1
 800b0fa:	d00a      	beq.n	800b112 <__swsetup_r+0x9a>
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	60a2      	str	r2, [r4, #8]
 800b100:	6962      	ldr	r2, [r4, #20]
 800b102:	4252      	negs	r2, r2
 800b104:	61a2      	str	r2, [r4, #24]
 800b106:	6922      	ldr	r2, [r4, #16]
 800b108:	b942      	cbnz	r2, 800b11c <__swsetup_r+0xa4>
 800b10a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b10e:	d1c5      	bne.n	800b09c <__swsetup_r+0x24>
 800b110:	bd38      	pop	{r3, r4, r5, pc}
 800b112:	0799      	lsls	r1, r3, #30
 800b114:	bf58      	it	pl
 800b116:	6962      	ldrpl	r2, [r4, #20]
 800b118:	60a2      	str	r2, [r4, #8]
 800b11a:	e7f4      	b.n	800b106 <__swsetup_r+0x8e>
 800b11c:	2000      	movs	r0, #0
 800b11e:	e7f7      	b.n	800b110 <__swsetup_r+0x98>
 800b120:	200001a0 	.word	0x200001a0

0800b124 <__swhatbuf_r>:
 800b124:	b570      	push	{r4, r5, r6, lr}
 800b126:	460c      	mov	r4, r1
 800b128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b12c:	4615      	mov	r5, r2
 800b12e:	2900      	cmp	r1, #0
 800b130:	461e      	mov	r6, r3
 800b132:	b096      	sub	sp, #88	@ 0x58
 800b134:	da0c      	bge.n	800b150 <__swhatbuf_r+0x2c>
 800b136:	89a3      	ldrh	r3, [r4, #12]
 800b138:	2100      	movs	r1, #0
 800b13a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b13e:	bf14      	ite	ne
 800b140:	2340      	movne	r3, #64	@ 0x40
 800b142:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b146:	2000      	movs	r0, #0
 800b148:	6031      	str	r1, [r6, #0]
 800b14a:	602b      	str	r3, [r5, #0]
 800b14c:	b016      	add	sp, #88	@ 0x58
 800b14e:	bd70      	pop	{r4, r5, r6, pc}
 800b150:	466a      	mov	r2, sp
 800b152:	f000 f849 	bl	800b1e8 <_fstat_r>
 800b156:	2800      	cmp	r0, #0
 800b158:	dbed      	blt.n	800b136 <__swhatbuf_r+0x12>
 800b15a:	9901      	ldr	r1, [sp, #4]
 800b15c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b160:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b164:	4259      	negs	r1, r3
 800b166:	4159      	adcs	r1, r3
 800b168:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b16c:	e7eb      	b.n	800b146 <__swhatbuf_r+0x22>

0800b16e <__smakebuf_r>:
 800b16e:	898b      	ldrh	r3, [r1, #12]
 800b170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b172:	079d      	lsls	r5, r3, #30
 800b174:	4606      	mov	r6, r0
 800b176:	460c      	mov	r4, r1
 800b178:	d507      	bpl.n	800b18a <__smakebuf_r+0x1c>
 800b17a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b17e:	6023      	str	r3, [r4, #0]
 800b180:	6123      	str	r3, [r4, #16]
 800b182:	2301      	movs	r3, #1
 800b184:	6163      	str	r3, [r4, #20]
 800b186:	b003      	add	sp, #12
 800b188:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b18a:	466a      	mov	r2, sp
 800b18c:	ab01      	add	r3, sp, #4
 800b18e:	f7ff ffc9 	bl	800b124 <__swhatbuf_r>
 800b192:	9f00      	ldr	r7, [sp, #0]
 800b194:	4605      	mov	r5, r0
 800b196:	4639      	mov	r1, r7
 800b198:	4630      	mov	r0, r6
 800b19a:	f7fe fe7b 	bl	8009e94 <_malloc_r>
 800b19e:	b948      	cbnz	r0, 800b1b4 <__smakebuf_r+0x46>
 800b1a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1a4:	059a      	lsls	r2, r3, #22
 800b1a6:	d4ee      	bmi.n	800b186 <__smakebuf_r+0x18>
 800b1a8:	f023 0303 	bic.w	r3, r3, #3
 800b1ac:	f043 0302 	orr.w	r3, r3, #2
 800b1b0:	81a3      	strh	r3, [r4, #12]
 800b1b2:	e7e2      	b.n	800b17a <__smakebuf_r+0xc>
 800b1b4:	89a3      	ldrh	r3, [r4, #12]
 800b1b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b1ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1be:	81a3      	strh	r3, [r4, #12]
 800b1c0:	9b01      	ldr	r3, [sp, #4]
 800b1c2:	6020      	str	r0, [r4, #0]
 800b1c4:	b15b      	cbz	r3, 800b1de <__smakebuf_r+0x70>
 800b1c6:	4630      	mov	r0, r6
 800b1c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1cc:	f000 f81e 	bl	800b20c <_isatty_r>
 800b1d0:	b128      	cbz	r0, 800b1de <__smakebuf_r+0x70>
 800b1d2:	89a3      	ldrh	r3, [r4, #12]
 800b1d4:	f023 0303 	bic.w	r3, r3, #3
 800b1d8:	f043 0301 	orr.w	r3, r3, #1
 800b1dc:	81a3      	strh	r3, [r4, #12]
 800b1de:	89a3      	ldrh	r3, [r4, #12]
 800b1e0:	431d      	orrs	r5, r3
 800b1e2:	81a5      	strh	r5, [r4, #12]
 800b1e4:	e7cf      	b.n	800b186 <__smakebuf_r+0x18>
	...

0800b1e8 <_fstat_r>:
 800b1e8:	b538      	push	{r3, r4, r5, lr}
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	4d06      	ldr	r5, [pc, #24]	@ (800b208 <_fstat_r+0x20>)
 800b1ee:	4604      	mov	r4, r0
 800b1f0:	4608      	mov	r0, r1
 800b1f2:	4611      	mov	r1, r2
 800b1f4:	602b      	str	r3, [r5, #0]
 800b1f6:	f7f6 fc7d 	bl	8001af4 <_fstat>
 800b1fa:	1c43      	adds	r3, r0, #1
 800b1fc:	d102      	bne.n	800b204 <_fstat_r+0x1c>
 800b1fe:	682b      	ldr	r3, [r5, #0]
 800b200:	b103      	cbz	r3, 800b204 <_fstat_r+0x1c>
 800b202:	6023      	str	r3, [r4, #0]
 800b204:	bd38      	pop	{r3, r4, r5, pc}
 800b206:	bf00      	nop
 800b208:	20000574 	.word	0x20000574

0800b20c <_isatty_r>:
 800b20c:	b538      	push	{r3, r4, r5, lr}
 800b20e:	2300      	movs	r3, #0
 800b210:	4d05      	ldr	r5, [pc, #20]	@ (800b228 <_isatty_r+0x1c>)
 800b212:	4604      	mov	r4, r0
 800b214:	4608      	mov	r0, r1
 800b216:	602b      	str	r3, [r5, #0]
 800b218:	f7f6 fc7b 	bl	8001b12 <_isatty>
 800b21c:	1c43      	adds	r3, r0, #1
 800b21e:	d102      	bne.n	800b226 <_isatty_r+0x1a>
 800b220:	682b      	ldr	r3, [r5, #0]
 800b222:	b103      	cbz	r3, 800b226 <_isatty_r+0x1a>
 800b224:	6023      	str	r3, [r4, #0]
 800b226:	bd38      	pop	{r3, r4, r5, pc}
 800b228:	20000574 	.word	0x20000574

0800b22c <_raise_r>:
 800b22c:	291f      	cmp	r1, #31
 800b22e:	b538      	push	{r3, r4, r5, lr}
 800b230:	4605      	mov	r5, r0
 800b232:	460c      	mov	r4, r1
 800b234:	d904      	bls.n	800b240 <_raise_r+0x14>
 800b236:	2316      	movs	r3, #22
 800b238:	6003      	str	r3, [r0, #0]
 800b23a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b23e:	bd38      	pop	{r3, r4, r5, pc}
 800b240:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b242:	b112      	cbz	r2, 800b24a <_raise_r+0x1e>
 800b244:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b248:	b94b      	cbnz	r3, 800b25e <_raise_r+0x32>
 800b24a:	4628      	mov	r0, r5
 800b24c:	f000 f830 	bl	800b2b0 <_getpid_r>
 800b250:	4622      	mov	r2, r4
 800b252:	4601      	mov	r1, r0
 800b254:	4628      	mov	r0, r5
 800b256:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b25a:	f000 b817 	b.w	800b28c <_kill_r>
 800b25e:	2b01      	cmp	r3, #1
 800b260:	d00a      	beq.n	800b278 <_raise_r+0x4c>
 800b262:	1c59      	adds	r1, r3, #1
 800b264:	d103      	bne.n	800b26e <_raise_r+0x42>
 800b266:	2316      	movs	r3, #22
 800b268:	6003      	str	r3, [r0, #0]
 800b26a:	2001      	movs	r0, #1
 800b26c:	e7e7      	b.n	800b23e <_raise_r+0x12>
 800b26e:	2100      	movs	r1, #0
 800b270:	4620      	mov	r0, r4
 800b272:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b276:	4798      	blx	r3
 800b278:	2000      	movs	r0, #0
 800b27a:	e7e0      	b.n	800b23e <_raise_r+0x12>

0800b27c <raise>:
 800b27c:	4b02      	ldr	r3, [pc, #8]	@ (800b288 <raise+0xc>)
 800b27e:	4601      	mov	r1, r0
 800b280:	6818      	ldr	r0, [r3, #0]
 800b282:	f7ff bfd3 	b.w	800b22c <_raise_r>
 800b286:	bf00      	nop
 800b288:	200001a0 	.word	0x200001a0

0800b28c <_kill_r>:
 800b28c:	b538      	push	{r3, r4, r5, lr}
 800b28e:	2300      	movs	r3, #0
 800b290:	4d06      	ldr	r5, [pc, #24]	@ (800b2ac <_kill_r+0x20>)
 800b292:	4604      	mov	r4, r0
 800b294:	4608      	mov	r0, r1
 800b296:	4611      	mov	r1, r2
 800b298:	602b      	str	r3, [r5, #0]
 800b29a:	f7f6 fbcc 	bl	8001a36 <_kill>
 800b29e:	1c43      	adds	r3, r0, #1
 800b2a0:	d102      	bne.n	800b2a8 <_kill_r+0x1c>
 800b2a2:	682b      	ldr	r3, [r5, #0]
 800b2a4:	b103      	cbz	r3, 800b2a8 <_kill_r+0x1c>
 800b2a6:	6023      	str	r3, [r4, #0]
 800b2a8:	bd38      	pop	{r3, r4, r5, pc}
 800b2aa:	bf00      	nop
 800b2ac:	20000574 	.word	0x20000574

0800b2b0 <_getpid_r>:
 800b2b0:	f7f6 bbba 	b.w	8001a28 <_getpid>

0800b2b4 <_init>:
 800b2b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2b6:	bf00      	nop
 800b2b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2ba:	bc08      	pop	{r3}
 800b2bc:	469e      	mov	lr, r3
 800b2be:	4770      	bx	lr

0800b2c0 <_fini>:
 800b2c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2c2:	bf00      	nop
 800b2c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2c6:	bc08      	pop	{r3}
 800b2c8:	469e      	mov	lr, r3
 800b2ca:	4770      	bx	lr
