// Seed: 1700422198
module module_0 (
    output wor id_0
);
  assign module_2.type_1 = 0;
  assign module_1.type_6 = 0;
endmodule
macromodule module_1 (
    input  wand  id_0,
    output tri1  id_1,
    input  uwire id_2,
    output wire  id_3
);
  module_0 modCall_1 (id_3);
  assign id_3 = 1;
endmodule
module module_2 (
    output tri1 id_0,
    input  tri  id_1,
    input  wire id_2,
    input  wor  id_3,
    input  wire id_4,
    input  wire id_5,
    output tri1 id_6
);
  wire id_8, id_9;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (id_0);
endmodule
