;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 7, <20
	SUB @121, 103
	ADD 230, 41
	MOV @27, 0
	SLT 270, 60
	SUB 321, 90
	SUB @13, 0
	SUB 3, @20
	ADD 3, @20
	ADD 3, @20
	ADD 210, 60
	SUB @0, @2
	SUB @13, 0
	SUB @13, 0
	MOV -7, <-20
	SUB @127, 106
	CMP -961, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <400, @2
	SUB @13, 0
	SUB @13, 0
	ADD 270, 1
	SUB 3, @20
	ADD 270, 1
	SUB 3, @20
	SUB 0, @42
	ADD 210, 60
	SUB 3, @20
	MOV @27, 0
	CMP @121, 106
	SUB 3, @20
	SPL <127, 100
	CMP @127, 100
	SUB @127, 106
	MOV @27, 0
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, -202
	SPL <0, 90
	MOV @27, 0
	SPL 300
	SPL 300
	CMP -7, <-420
	SPL 0, -202
	SPL <0, 90
