// Seed: 593872819
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output tri0 id_2
    , id_12,
    input uwire id_3,
    inout tri id_4,
    output wor id_5,
    input supply1 id_6,
    output tri id_7,
    input wand id_8,
    input wire id_9,
    input wor id_10
);
  wire id_13;
  xor (id_5, id_3, id_9, id_4, id_13, id_12, id_10);
  module_0(
      id_12, id_12, id_13
  );
endmodule
