{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 10:55:23 2014 " "Info: Processing started: Thu Dec 18 10:55:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de1 -c top_de1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de1 -c top_de1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sdcard:inst10\|new_data " "Warning: Node \"sdcard:inst10\|new_data\" is a latch" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50mhz " "Info: Assuming node \"clock_50mhz\" is an undefined clock" {  } { { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "go_next " "Info: Assuming node \"go_next\" is an undefined clock" {  } { { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { 384 336 504 400 "go_next" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "go_next" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "25 " "Warning: Found 25 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk " "Info: Detected gated clock \"sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk\" as buffer" {  } { { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "klokdeler:inst9\|dff_haat:lbl1\|state " "Info: Detected ripple clock \"klokdeler:inst9\|dff_haat:lbl1\|state\" as buffer" {  } { { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "klokdeler:inst9\|dff_haat:lbl1\|state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|spi:spi5\|control:ctrl1\|state.idle " "Info: Detected ripple clock \"sdcard:inst10\|spi:spi5\|control:ctrl1\|state.idle\" as buffer" {  } { { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|spi:spi5\|control:ctrl1\|state.idle" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "klokdeler:inst9\|dff_haat:lbl2\|state " "Info: Detected ripple clock \"klokdeler:inst9\|dff_haat:lbl2\|state\" as buffer" {  } { { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "klokdeler:inst9\|dff_haat:lbl2\|state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|state.reset_state " "Info: Detected ripple clock \"sdcard:inst10\|state.reset_state\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|state.reset_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|state.start_dummy_send " "Info: Detected ripple clock \"sdcard:inst10\|state.start_dummy_send\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|state.start_dummy_send" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|state.dummy_send " "Info: Detected ripple clock \"sdcard:inst10\|state.dummy_send\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|state.dummy_send" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|state.dummy_count " "Info: Detected ripple clock \"sdcard:inst10\|state.dummy_count\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|state.dummy_count" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|state.start_init_receive " "Info: Detected ripple clock \"sdcard:inst10\|state.start_init_receive\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|state.start_init_receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|state.init_receive " "Info: Detected ripple clock \"sdcard:inst10\|state.init_receive\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|state.init_receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|state.init_read " "Info: Detected ripple clock \"sdcard:inst10\|state.init_read\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|state.init_read" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|state.init_send " "Info: Detected ripple clock \"sdcard:inst10\|state.init_send\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|state.init_send" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|state.start_init_send " "Info: Detected ripple clock \"sdcard:inst10\|state.start_init_send\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|state.start_init_send" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|state.start_init_count " "Info: Detected ripple clock \"sdcard:inst10\|state.start_init_count\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|state.start_init_count" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "klokdeler:inst9\|dff_haat:lbl3\|state " "Info: Detected ripple clock \"klokdeler:inst9\|dff_haat:lbl3\|state\" as buffer" {  } { { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "klokdeler:inst9\|dff_haat:lbl3\|state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sdcard:inst10\|WideOr23~0 " "Info: Detected gated clock \"sdcard:inst10\|WideOr23~0\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 335 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|WideOr23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sdcard:inst10\|WideOr40~1 " "Info: Detected gated clock \"sdcard:inst10\|WideOr40~1\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 335 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|WideOr40~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sdcard:inst10\|WideOr40~0 " "Info: Detected gated clock \"sdcard:inst10\|WideOr40~0\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 335 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|WideOr40~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|state.error " "Info: Detected ripple clock \"sdcard:inst10\|state.error\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|state.error" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|state.init_cmd " "Info: Detected ripple clock \"sdcard:inst10\|state.init_cmd\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|state.init_cmd" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gen6mhz:inst1\|count\[2\] " "Info: Detected ripple clock \"gen6mhz:inst1\|count\[2\]\" as buffer" {  } { { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "gen6mhz:inst1\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "klokdeler:inst9\|dff_haat:lbl4\|state " "Info: Detected ripple clock \"klokdeler:inst9\|dff_haat:lbl4\|state\" as buffer" {  } { { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "klokdeler:inst9\|dff_haat:lbl4\|state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sdcard:inst10\|WideOr40~2 " "Info: Detected gated clock \"sdcard:inst10\|WideOr40~2\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 335 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|WideOr40~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst10\|spi:spi5\|control:ctrl1\|state.shifting " "Info: Detected ripple clock \"sdcard:inst10\|spi:spi5\|control:ctrl1\|state.shifting\" as buffer" {  } { { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|spi:spi5\|control:ctrl1\|state.shifting" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sdcard:inst10\|sd_clk " "Info: Detected gated clock \"sdcard:inst10\|sd_clk\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 65 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst10\|sd_clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50mhz register sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\] register sdcard:inst10\|spi:spi5\|control:ctrl1\|state.shifting 88.11 MHz 11.35 ns Internal " "Info: Clock \"clock_50mhz\" has Internal fmax of 88.11 MHz between source register \"sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\]\" and destination register \"sdcard:inst10\|spi:spi5\|control:ctrl1\|state.shifting\" (period= 11.35 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.785 ns + Longest register register " "Info: + Longest register to register delay is 1.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\] 1 REG LCFF_X43_Y13_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y13_N11; Fanout = 4; REG Node = 'sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.455 ns) 0.852 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|Selector0~0 2 COMB LCCOMB_X43_Y13_N22 2 " "Info: 2: + IC(0.397 ns) + CELL(0.455 ns) = 0.852 ns; Loc. = LCCOMB_X43_Y13_N22; Fanout = 2; COMB Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|Selector0~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.852 ns" { sdcard:inst10|spi:spi5|counter:cnt1|count[1] sdcard:inst10|spi:spi5|control:ctrl1|Selector0~0 } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.521 ns) 1.689 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|Selector1~6 3 COMB LCCOMB_X43_Y13_N12 1 " "Info: 3: + IC(0.316 ns) + CELL(0.521 ns) = 1.689 ns; Loc. = LCCOMB_X43_Y13_N12; Fanout = 1; COMB Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|Selector1~6'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.837 ns" { sdcard:inst10|spi:spi5|control:ctrl1|Selector0~0 sdcard:inst10|spi:spi5|control:ctrl1|Selector1~6 } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.785 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|state.shifting 4 REG LCFF_X43_Y13_N13 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.785 ns; Loc. = LCFF_X43_Y13_N13; Fanout = 6; REG Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|state.shifting'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { sdcard:inst10|spi:spi5|control:ctrl1|Selector1~6 sdcard:inst10|spi:spi5|control:ctrl1|state.shifting } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 60.06 % ) " "Info: Total cell delay = 1.072 ns ( 60.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.713 ns ( 39.94 % ) " "Info: Total interconnect delay = 0.713 ns ( 39.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.785 ns" { sdcard:inst10|spi:spi5|counter:cnt1|count[1] sdcard:inst10|spi:spi5|control:ctrl1|Selector0~0 sdcard:inst10|spi:spi5|control:ctrl1|Selector1~6 sdcard:inst10|spi:spi5|control:ctrl1|state.shifting } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.785 ns" { sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} sdcard:inst10|spi:spi5|control:ctrl1|Selector0~0 {} sdcard:inst10|spi:spi5|control:ctrl1|Selector1~6 {} sdcard:inst10|spi:spi5|control:ctrl1|state.shifting {} } { 0.000ns 0.397ns 0.316ns 0.000ns } { 0.000ns 0.455ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.326 ns - Smallest " "Info: - Smallest clock skew is -9.326 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 6.229 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50mhz\" to destination register is 6.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.879 ns) 3.685 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X39_Y15_N11 3 " "Info: 2: + IC(1.780 ns) + CELL(0.879 ns) = 3.685 ns; Loc. = LCFF_X39_Y15_N11; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.178 ns) 5.120 ns sdcard:inst10\|sd_clk 3 COMB LCCOMB_X43_Y13_N8 4 " "Info: 3: + IC(1.257 ns) + CELL(0.178 ns) = 5.120 ns; Loc. = LCCOMB_X43_Y13_N8; Fanout = 4; COMB Node = 'sdcard:inst10\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.435 ns" { gen6mhz:inst1|count[2] sdcard:inst10|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.602 ns) 6.229 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|state.shifting 4 REG LCFF_X43_Y13_N13 6 " "Info: 4: + IC(0.507 ns) + CELL(0.602 ns) = 6.229 ns; Loc. = LCFF_X43_Y13_N13; Fanout = 6; REG Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|state.shifting'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.109 ns" { sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|state.shifting } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.685 ns ( 43.10 % ) " "Info: Total cell delay = 2.685 ns ( 43.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.544 ns ( 56.90 % ) " "Info: Total interconnect delay = 3.544 ns ( 56.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.229 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|state.shifting } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.229 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|state.shifting {} } { 0.000ns 0.000ns 1.780ns 1.257ns 0.507ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 15.555 ns - Longest register " "Info: - Longest clock path from clock \"clock_50mhz\" to source register is 15.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.879 ns) 3.685 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X39_Y15_N11 3 " "Info: 2: + IC(1.780 ns) + CELL(0.879 ns) = 3.685 ns; Loc. = LCFF_X39_Y15_N11; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.879 ns) 5.482 ns klokdeler:inst9\|dff_haat:lbl1\|state 3 REG LCFF_X39_Y13_N9 2 " "Info: 3: + IC(0.918 ns) + CELL(0.879 ns) = 5.482 ns; Loc. = LCFF_X39_Y13_N9; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl1\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.797 ns" { gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.879 ns) 6.685 ns klokdeler:inst9\|dff_haat:lbl2\|state 4 REG LCFF_X39_Y13_N15 2 " "Info: 4: + IC(0.324 ns) + CELL(0.879 ns) = 6.685 ns; Loc. = LCFF_X39_Y13_N15; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl2\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.203 ns" { klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.879 ns) 8.078 ns klokdeler:inst9\|dff_haat:lbl3\|state 5 REG LCFF_X40_Y13_N15 2 " "Info: 5: + IC(0.514 ns) + CELL(0.879 ns) = 8.078 ns; Loc. = LCFF_X40_Y13_N15; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl3\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.393 ns" { klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 9.290 ns klokdeler:inst9\|dff_haat:lbl4\|state 6 REG LCFF_X40_Y13_N25 2 " "Info: 6: + IC(0.333 ns) + CELL(0.879 ns) = 9.290 ns; Loc. = LCFF_X40_Y13_N25; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl4\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.212 ns" { klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.322 ns) 10.496 ns sdcard:inst10\|sd_clk 7 COMB LCCOMB_X43_Y13_N8 4 " "Info: 7: + IC(0.884 ns) + CELL(0.322 ns) = 10.496 ns; Loc. = LCCOMB_X43_Y13_N8; Fanout = 4; COMB Node = 'sdcard:inst10\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.206 ns" { klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.879 ns) 11.882 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|state.shifting 8 REG LCFF_X43_Y13_N13 6 " "Info: 8: + IC(0.507 ns) + CELL(0.879 ns) = 11.882 ns; Loc. = LCFF_X43_Y13_N13; Fanout = 6; REG Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|state.shifting'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.386 ns" { sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|state.shifting } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.178 ns) 12.435 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk 9 COMB LCCOMB_X43_Y13_N14 2 " "Info: 9: + IC(0.375 ns) + CELL(0.178 ns) = 12.435 ns; Loc. = LCCOMB_X43_Y13_N14; Fanout = 2; COMB Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.553 ns" { sdcard:inst10|spi:spi5|control:ctrl1|state.shifting sdcard:inst10|spi:spi5|control:ctrl1|sclk } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.000 ns) 13.959 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk~clkctrl 10 COMB CLKCTRL_G4 5 " "Info: 10: + IC(1.524 ns) + CELL(0.000 ns) = 13.959 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.524 ns" { sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 15.555 ns sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\] 11 REG LCFF_X43_Y13_N11 4 " "Info: 11: + IC(0.994 ns) + CELL(0.602 ns) = 15.555 ns; Loc. = LCFF_X43_Y13_N11; Fanout = 4; REG Node = 'sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.596 ns" { sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.402 ns ( 47.59 % ) " "Info: Total cell delay = 7.402 ns ( 47.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.153 ns ( 52.41 % ) " "Info: Total interconnect delay = 8.153 ns ( 52.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "15.555 ns" { clock_50mhz gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|state.shifting sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "15.555 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} klokdeler:inst9|dff_haat:lbl1|state {} klokdeler:inst9|dff_haat:lbl2|state {} klokdeler:inst9|dff_haat:lbl3|state {} klokdeler:inst9|dff_haat:lbl4|state {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|state.shifting {} sdcard:inst10|spi:spi5|control:ctrl1|sclk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} } { 0.000ns 0.000ns 1.780ns 0.918ns 0.324ns 0.514ns 0.333ns 0.884ns 0.507ns 0.375ns 1.524ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.322ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.229 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|state.shifting } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.229 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|state.shifting {} } { 0.000ns 0.000ns 1.780ns 1.257ns 0.507ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "15.555 ns" { clock_50mhz gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|state.shifting sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "15.555 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} klokdeler:inst9|dff_haat:lbl1|state {} klokdeler:inst9|dff_haat:lbl2|state {} klokdeler:inst9|dff_haat:lbl3|state {} klokdeler:inst9|dff_haat:lbl4|state {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|state.shifting {} sdcard:inst10|spi:spi5|control:ctrl1|sclk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} } { 0.000ns 0.000ns 1.780ns 0.918ns 0.324ns 0.514ns 0.333ns 0.884ns 0.507ns 0.375ns 1.524ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.322ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.785 ns" { sdcard:inst10|spi:spi5|counter:cnt1|count[1] sdcard:inst10|spi:spi5|control:ctrl1|Selector0~0 sdcard:inst10|spi:spi5|control:ctrl1|Selector1~6 sdcard:inst10|spi:spi5|control:ctrl1|state.shifting } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.785 ns" { sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} sdcard:inst10|spi:spi5|control:ctrl1|Selector0~0 {} sdcard:inst10|spi:spi5|control:ctrl1|Selector1~6 {} sdcard:inst10|spi:spi5|control:ctrl1|state.shifting {} } { 0.000ns 0.397ns 0.316ns 0.000ns } { 0.000ns 0.455ns 0.521ns 0.096ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.229 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|state.shifting } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.229 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|state.shifting {} } { 0.000ns 0.000ns 1.780ns 1.257ns 0.507ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "15.555 ns" { clock_50mhz gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|state.shifting sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "15.555 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} klokdeler:inst9|dff_haat:lbl1|state {} klokdeler:inst9|dff_haat:lbl2|state {} klokdeler:inst9|dff_haat:lbl3|state {} klokdeler:inst9|dff_haat:lbl4|state {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|state.shifting {} sdcard:inst10|spi:spi5|control:ctrl1|sclk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} } { 0.000ns 0.000ns 1.780ns 0.918ns 0.324ns 0.514ns 0.333ns 0.884ns 0.507ns 0.375ns 1.524ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.322ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "go_next " "Info: No valid register-to-register data paths exist for clock \"go_next\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock_50mhz 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock_50mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\] sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\] clock_50mhz 6.234 ns " "Info: Found hold time violation between source  pin or register \"sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\]\" and destination pin or register \"sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\]\" for clock \"clock_50mhz\" (Hold time is 6.234 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.679 ns + Largest " "Info: + Largest clock skew is 6.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 15.555 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 15.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.879 ns) 3.685 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X39_Y15_N11 3 " "Info: 2: + IC(1.780 ns) + CELL(0.879 ns) = 3.685 ns; Loc. = LCFF_X39_Y15_N11; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.879 ns) 5.482 ns klokdeler:inst9\|dff_haat:lbl1\|state 3 REG LCFF_X39_Y13_N9 2 " "Info: 3: + IC(0.918 ns) + CELL(0.879 ns) = 5.482 ns; Loc. = LCFF_X39_Y13_N9; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl1\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.797 ns" { gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.879 ns) 6.685 ns klokdeler:inst9\|dff_haat:lbl2\|state 4 REG LCFF_X39_Y13_N15 2 " "Info: 4: + IC(0.324 ns) + CELL(0.879 ns) = 6.685 ns; Loc. = LCFF_X39_Y13_N15; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl2\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.203 ns" { klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.879 ns) 8.078 ns klokdeler:inst9\|dff_haat:lbl3\|state 5 REG LCFF_X40_Y13_N15 2 " "Info: 5: + IC(0.514 ns) + CELL(0.879 ns) = 8.078 ns; Loc. = LCFF_X40_Y13_N15; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl3\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.393 ns" { klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 9.290 ns klokdeler:inst9\|dff_haat:lbl4\|state 6 REG LCFF_X40_Y13_N25 2 " "Info: 6: + IC(0.333 ns) + CELL(0.879 ns) = 9.290 ns; Loc. = LCFF_X40_Y13_N25; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl4\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.212 ns" { klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.322 ns) 10.496 ns sdcard:inst10\|sd_clk 7 COMB LCCOMB_X43_Y13_N8 4 " "Info: 7: + IC(0.884 ns) + CELL(0.322 ns) = 10.496 ns; Loc. = LCCOMB_X43_Y13_N8; Fanout = 4; COMB Node = 'sdcard:inst10\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.206 ns" { klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.879 ns) 11.882 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|state.shifting 8 REG LCFF_X43_Y13_N13 6 " "Info: 8: + IC(0.507 ns) + CELL(0.879 ns) = 11.882 ns; Loc. = LCFF_X43_Y13_N13; Fanout = 6; REG Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|state.shifting'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.386 ns" { sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|state.shifting } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.178 ns) 12.435 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk 9 COMB LCCOMB_X43_Y13_N14 2 " "Info: 9: + IC(0.375 ns) + CELL(0.178 ns) = 12.435 ns; Loc. = LCCOMB_X43_Y13_N14; Fanout = 2; COMB Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.553 ns" { sdcard:inst10|spi:spi5|control:ctrl1|state.shifting sdcard:inst10|spi:spi5|control:ctrl1|sclk } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.000 ns) 13.959 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk~clkctrl 10 COMB CLKCTRL_G4 5 " "Info: 10: + IC(1.524 ns) + CELL(0.000 ns) = 13.959 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.524 ns" { sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 15.555 ns sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\] 11 REG LCFF_X43_Y13_N11 4 " "Info: 11: + IC(0.994 ns) + CELL(0.602 ns) = 15.555 ns; Loc. = LCFF_X43_Y13_N11; Fanout = 4; REG Node = 'sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.596 ns" { sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.402 ns ( 47.59 % ) " "Info: Total cell delay = 7.402 ns ( 47.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.153 ns ( 52.41 % ) " "Info: Total interconnect delay = 8.153 ns ( 52.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "15.555 ns" { clock_50mhz gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|state.shifting sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "15.555 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} klokdeler:inst9|dff_haat:lbl1|state {} klokdeler:inst9|dff_haat:lbl2|state {} klokdeler:inst9|dff_haat:lbl3|state {} klokdeler:inst9|dff_haat:lbl4|state {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|state.shifting {} sdcard:inst10|spi:spi5|control:ctrl1|sclk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} } { 0.000ns 0.000ns 1.780ns 0.918ns 0.324ns 0.514ns 0.333ns 0.884ns 0.507ns 0.375ns 1.524ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.322ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 8.876 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to source register is 8.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.879 ns) 3.685 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X39_Y15_N11 3 " "Info: 2: + IC(1.780 ns) + CELL(0.879 ns) = 3.685 ns; Loc. = LCFF_X39_Y15_N11; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.178 ns) 5.120 ns sdcard:inst10\|sd_clk 3 COMB LCCOMB_X43_Y13_N8 4 " "Info: 3: + IC(1.257 ns) + CELL(0.178 ns) = 5.120 ns; Loc. = LCCOMB_X43_Y13_N8; Fanout = 4; COMB Node = 'sdcard:inst10\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.435 ns" { gen6mhz:inst1|count[2] sdcard:inst10|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.322 ns) 5.756 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk 4 COMB LCCOMB_X43_Y13_N14 2 " "Info: 4: + IC(0.314 ns) + CELL(0.322 ns) = 5.756 ns; Loc. = LCCOMB_X43_Y13_N14; Fanout = 2; COMB Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.636 ns" { sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|sclk } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.000 ns) 7.280 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk~clkctrl 5 COMB CLKCTRL_G4 5 " "Info: 5: + IC(1.524 ns) + CELL(0.000 ns) = 7.280 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.524 ns" { sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 8.876 ns sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\] 6 REG LCFF_X43_Y13_N11 4 " "Info: 6: + IC(0.994 ns) + CELL(0.602 ns) = 8.876 ns; Loc. = LCFF_X43_Y13_N11; Fanout = 4; REG Node = 'sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.596 ns" { sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.007 ns ( 33.88 % ) " "Info: Total cell delay = 3.007 ns ( 33.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.869 ns ( 66.12 % ) " "Info: Total interconnect delay = 5.869 ns ( 66.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.876 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.876 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} } { 0.000ns 0.000ns 1.780ns 1.257ns 0.314ns 1.524ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "15.555 ns" { clock_50mhz gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|state.shifting sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "15.555 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} klokdeler:inst9|dff_haat:lbl1|state {} klokdeler:inst9|dff_haat:lbl2|state {} klokdeler:inst9|dff_haat:lbl3|state {} klokdeler:inst9|dff_haat:lbl4|state {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|state.shifting {} sdcard:inst10|spi:spi5|control:ctrl1|sclk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} } { 0.000ns 0.000ns 1.780ns 0.918ns 0.324ns 0.514ns 0.333ns 0.884ns 0.507ns 0.375ns 1.524ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.322ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.876 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.876 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} } { 0.000ns 0.000ns 1.780ns 1.257ns 0.314ns 1.524ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns - Shortest register register " "Info: - Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\] 1 REG LCFF_X43_Y13_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y13_N11; Fanout = 4; REG Node = 'sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\]~2 2 COMB LCCOMB_X43_Y13_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X43_Y13_N10; Fanout = 1; COMB Node = 'sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\]~2'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.358 ns" { sdcard:inst10|spi:spi5|counter:cnt1|count[1] sdcard:inst10|spi:spi5|counter:cnt1|count[1]~2 } "NODE_NAME" } } { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\] 3 REG LCFF_X43_Y13_N11 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X43_Y13_N11; Fanout = 4; REG Node = 'sdcard:inst10\|spi:spi5\|counter:cnt1\|count\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { sdcard:inst10|spi:spi5|counter:cnt1|count[1]~2 sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.454 ns" { sdcard:inst10|spi:spi5|counter:cnt1|count[1] sdcard:inst10|spi:spi5|counter:cnt1|count[1]~2 sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "0.454 ns" { sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} sdcard:inst10|spi:spi5|counter:cnt1|count[1]~2 {} sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "15.555 ns" { clock_50mhz gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|state.shifting sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "15.555 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} klokdeler:inst9|dff_haat:lbl1|state {} klokdeler:inst9|dff_haat:lbl2|state {} klokdeler:inst9|dff_haat:lbl3|state {} klokdeler:inst9|dff_haat:lbl4|state {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|state.shifting {} sdcard:inst10|spi:spi5|control:ctrl1|sclk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} } { 0.000ns 0.000ns 1.780ns 0.918ns 0.324ns 0.514ns 0.333ns 0.884ns 0.507ns 0.375ns 1.524ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.322ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.876 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.876 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} } { 0.000ns 0.000ns 1.780ns 1.257ns 0.314ns 1.524ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.322ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.454 ns" { sdcard:inst10|spi:spi5|counter:cnt1|count[1] sdcard:inst10|spi:spi5|counter:cnt1|count[1]~2 sdcard:inst10|spi:spi5|counter:cnt1|count[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "0.454 ns" { sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} sdcard:inst10|spi:spi5|counter:cnt1|count[1]~2 {} sdcard:inst10|spi:spi5|counter:cnt1|count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sdcard:inst10\|spi:spi5\|shift_in miso_in clock_50mhz -1.507 ns register " "Info: tsu for register \"sdcard:inst10\|spi:spi5\|shift_in\" (data pin = \"miso_in\", clock pin = \"clock_50mhz\") is -1.507 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.396 ns + Longest pin register " "Info: + Longest pin to register delay is 7.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns miso_in 1 PIN PIN_W20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_W20; Fanout = 1; PIN Node = 'miso_in'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { miso_in } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { 304 392 560 320 "miso_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.119 ns) + CELL(0.413 ns) 7.396 ns sdcard:inst10\|spi:spi5\|shift_in 2 REG LCFF_X40_Y16_N29 1 " "Info: 2: + IC(6.119 ns) + CELL(0.413 ns) = 7.396 ns; Loc. = LCFF_X40_Y16_N29; Fanout = 1; REG Node = 'sdcard:inst10\|spi:spi5\|shift_in'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.532 ns" { miso_in sdcard:inst10|spi:spi5|shift_in } "NODE_NAME" } } { "../../../SPI/spi.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.277 ns ( 17.27 % ) " "Info: Total cell delay = 1.277 ns ( 17.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.119 ns ( 82.73 % ) " "Info: Total interconnect delay = 6.119 ns ( 82.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.396 ns" { miso_in sdcard:inst10|spi:spi5|shift_in } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.396 ns" { miso_in {} miso_in~combout {} sdcard:inst10|spi:spi5|shift_in {} } { 0.000ns 0.000ns 6.119ns } { 0.000ns 0.864ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../../../SPI/spi.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 8.865 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to destination register is 8.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.879 ns) 3.685 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X39_Y15_N11 3 " "Info: 2: + IC(1.780 ns) + CELL(0.879 ns) = 3.685 ns; Loc. = LCFF_X39_Y15_N11; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.178 ns) 5.120 ns sdcard:inst10\|sd_clk 3 COMB LCCOMB_X43_Y13_N8 4 " "Info: 3: + IC(1.257 ns) + CELL(0.178 ns) = 5.120 ns; Loc. = LCCOMB_X43_Y13_N8; Fanout = 4; COMB Node = 'sdcard:inst10\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.435 ns" { gen6mhz:inst1|count[2] sdcard:inst10|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.322 ns) 5.756 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk 4 COMB LCCOMB_X43_Y13_N14 2 " "Info: 4: + IC(0.314 ns) + CELL(0.322 ns) = 5.756 ns; Loc. = LCCOMB_X43_Y13_N14; Fanout = 2; COMB Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.636 ns" { sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|sclk } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.000 ns) 7.280 ns sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk~clkctrl 5 COMB CLKCTRL_G4 5 " "Info: 5: + IC(1.524 ns) + CELL(0.000 ns) = 7.280 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'sdcard:inst10\|spi:spi5\|control:ctrl1\|sclk~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.524 ns" { sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 8.865 ns sdcard:inst10\|spi:spi5\|shift_in 6 REG LCFF_X40_Y16_N29 1 " "Info: 6: + IC(0.983 ns) + CELL(0.602 ns) = 8.865 ns; Loc. = LCFF_X40_Y16_N29; Fanout = 1; REG Node = 'sdcard:inst10\|spi:spi5\|shift_in'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.585 ns" { sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|shift_in } "NODE_NAME" } } { "../../../SPI/spi.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.007 ns ( 33.92 % ) " "Info: Total cell delay = 3.007 ns ( 33.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.858 ns ( 66.08 % ) " "Info: Total interconnect delay = 5.858 ns ( 66.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.865 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|shift_in } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.865 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst10|spi:spi5|shift_in {} } { 0.000ns 0.000ns 1.780ns 1.257ns 0.314ns 1.524ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.396 ns" { miso_in sdcard:inst10|spi:spi5|shift_in } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.396 ns" { miso_in {} miso_in~combout {} sdcard:inst10|spi:spi5|shift_in {} } { 0.000ns 0.000ns 6.119ns } { 0.000ns 0.864ns 0.413ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.865 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst10|sd_clk sdcard:inst10|spi:spi5|control:ctrl1|sclk sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst10|spi:spi5|shift_in } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.865 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst10|sd_clk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk {} sdcard:inst10|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst10|spi:spi5|shift_in {} } { 0.000ns 0.000ns 1.780ns 1.257ns 0.314ns 1.524ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50mhz debug_out\[3\] sdcard:inst10\|state.idle 24.654 ns register " "Info: tco from clock \"clock_50mhz\" to destination pin \"debug_out\[3\]\" through register \"sdcard:inst10\|state.idle\" is 24.654 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 14.035 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to source register is 14.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.879 ns) 3.685 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X39_Y15_N11 3 " "Info: 2: + IC(1.780 ns) + CELL(0.879 ns) = 3.685 ns; Loc. = LCFF_X39_Y15_N11; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.879 ns) 5.482 ns klokdeler:inst9\|dff_haat:lbl1\|state 3 REG LCFF_X39_Y13_N9 2 " "Info: 3: + IC(0.918 ns) + CELL(0.879 ns) = 5.482 ns; Loc. = LCFF_X39_Y13_N9; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl1\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.797 ns" { gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.879 ns) 6.685 ns klokdeler:inst9\|dff_haat:lbl2\|state 4 REG LCFF_X39_Y13_N15 2 " "Info: 4: + IC(0.324 ns) + CELL(0.879 ns) = 6.685 ns; Loc. = LCFF_X39_Y13_N15; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl2\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.203 ns" { klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.879 ns) 8.078 ns klokdeler:inst9\|dff_haat:lbl3\|state 5 REG LCFF_X40_Y13_N15 2 " "Info: 5: + IC(0.514 ns) + CELL(0.879 ns) = 8.078 ns; Loc. = LCFF_X40_Y13_N15; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl3\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.393 ns" { klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 9.290 ns klokdeler:inst9\|dff_haat:lbl4\|state 6 REG LCFF_X40_Y13_N25 2 " "Info: 6: + IC(0.333 ns) + CELL(0.879 ns) = 9.290 ns; Loc. = LCFF_X40_Y13_N25; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl4\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.212 ns" { klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.322 ns) 10.496 ns sdcard:inst10\|sd_clk 7 COMB LCCOMB_X43_Y13_N8 4 " "Info: 7: + IC(0.884 ns) + CELL(0.322 ns) = 10.496 ns; Loc. = LCCOMB_X43_Y13_N8; Fanout = 4; COMB Node = 'sdcard:inst10\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.206 ns" { klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.000 ns) 12.439 ns sdcard:inst10\|sd_clk~clkctrl 8 COMB CLKCTRL_G9 58 " "Info: 8: + IC(1.943 ns) + CELL(0.000 ns) = 12.439 ns; Loc. = CLKCTRL_G9; Fanout = 58; COMB Node = 'sdcard:inst10\|sd_clk~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.943 ns" { sdcard:inst10|sd_clk sdcard:inst10|sd_clk~clkctrl } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 14.035 ns sdcard:inst10\|state.idle 9 REG LCFF_X42_Y14_N17 6 " "Info: 9: + IC(0.994 ns) + CELL(0.602 ns) = 14.035 ns; Loc. = LCFF_X42_Y14_N17; Fanout = 6; REG Node = 'sdcard:inst10\|state.idle'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.596 ns" { sdcard:inst10|sd_clk~clkctrl sdcard:inst10|state.idle } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.345 ns ( 45.21 % ) " "Info: Total cell delay = 6.345 ns ( 45.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.690 ns ( 54.79 % ) " "Info: Total interconnect delay = 7.690 ns ( 54.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "14.035 ns" { clock_50mhz gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk sdcard:inst10|sd_clk~clkctrl sdcard:inst10|state.idle } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "14.035 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} klokdeler:inst9|dff_haat:lbl1|state {} klokdeler:inst9|dff_haat:lbl2|state {} klokdeler:inst9|dff_haat:lbl3|state {} klokdeler:inst9|dff_haat:lbl4|state {} sdcard:inst10|sd_clk {} sdcard:inst10|sd_clk~clkctrl {} sdcard:inst10|state.idle {} } { 0.000ns 0.000ns 1.780ns 0.918ns 0.324ns 0.514ns 0.333ns 0.884ns 1.943ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.342 ns + Longest register pin " "Info: + Longest register to pin delay is 10.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdcard:inst10\|state.idle 1 REG LCFF_X42_Y14_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y14_N17; Fanout = 6; REG Node = 'sdcard:inst10\|state.idle'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdcard:inst10|state.idle } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.239 ns) + CELL(0.455 ns) 2.694 ns sdcard:inst10\|WideOr42~3 2 COMB LCCOMB_X43_Y12_N24 2 " "Info: 2: + IC(2.239 ns) + CELL(0.455 ns) = 2.694 ns; Loc. = LCCOMB_X43_Y12_N24; Fanout = 2; COMB Node = 'sdcard:inst10\|WideOr42~3'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { sdcard:inst10|state.idle sdcard:inst10|WideOr42~3 } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 335 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.322 ns) 4.202 ns sdcard:inst10\|WideOr43~1 3 COMB LCCOMB_X40_Y13_N22 1 " "Info: 3: + IC(1.186 ns) + CELL(0.322 ns) = 4.202 ns; Loc. = LCCOMB_X40_Y13_N22; Fanout = 1; COMB Node = 'sdcard:inst10\|WideOr43~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.508 ns" { sdcard:inst10|WideOr42~3 sdcard:inst10|WideOr43~1 } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 335 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.521 ns) 6.163 ns sdcard:inst10\|WideOr43 4 COMB LCCOMB_X45_Y10_N8 1 " "Info: 4: + IC(1.440 ns) + CELL(0.521 ns) = 6.163 ns; Loc. = LCCOMB_X45_Y10_N8; Fanout = 1; COMB Node = 'sdcard:inst10\|WideOr43'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.961 ns" { sdcard:inst10|WideOr43~1 sdcard:inst10|WideOr43 } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 335 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(2.850 ns) 10.342 ns debug_out\[3\] 5 PIN PIN_V21 0 " "Info: 5: + IC(1.329 ns) + CELL(2.850 ns) = 10.342 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'debug_out\[3\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.179 ns" { sdcard:inst10|WideOr43 debug_out[3] } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { 288 1328 1504 304 "debug_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.148 ns ( 40.11 % ) " "Info: Total cell delay = 4.148 ns ( 40.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.194 ns ( 59.89 % ) " "Info: Total interconnect delay = 6.194 ns ( 59.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.342 ns" { sdcard:inst10|state.idle sdcard:inst10|WideOr42~3 sdcard:inst10|WideOr43~1 sdcard:inst10|WideOr43 debug_out[3] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.342 ns" { sdcard:inst10|state.idle {} sdcard:inst10|WideOr42~3 {} sdcard:inst10|WideOr43~1 {} sdcard:inst10|WideOr43 {} debug_out[3] {} } { 0.000ns 2.239ns 1.186ns 1.440ns 1.329ns } { 0.000ns 0.455ns 0.322ns 0.521ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "14.035 ns" { clock_50mhz gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk sdcard:inst10|sd_clk~clkctrl sdcard:inst10|state.idle } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "14.035 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} klokdeler:inst9|dff_haat:lbl1|state {} klokdeler:inst9|dff_haat:lbl2|state {} klokdeler:inst9|dff_haat:lbl3|state {} klokdeler:inst9|dff_haat:lbl4|state {} sdcard:inst10|sd_clk {} sdcard:inst10|sd_clk~clkctrl {} sdcard:inst10|state.idle {} } { 0.000ns 0.000ns 1.780ns 0.918ns 0.324ns 0.514ns 0.333ns 0.884ns 1.943ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.342 ns" { sdcard:inst10|state.idle sdcard:inst10|WideOr42~3 sdcard:inst10|WideOr43~1 sdcard:inst10|WideOr43 debug_out[3] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.342 ns" { sdcard:inst10|state.idle {} sdcard:inst10|WideOr42~3 {} sdcard:inst10|WideOr43~1 {} sdcard:inst10|WideOr43 {} debug_out[3] {} } { 0.000ns 2.239ns 1.186ns 1.440ns 1.329ns } { 0.000ns 0.455ns 0.322ns 0.521ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sdcard:inst10\|address_buf\[1\] switch\[1\] clock_50mhz 11.820 ns register " "Info: th for register \"sdcard:inst10\|address_buf\[1\]\" (data pin = \"switch\[1\]\", clock pin = \"clock_50mhz\") is 11.820 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 14.025 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 14.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.879 ns) 3.685 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X39_Y15_N11 3 " "Info: 2: + IC(1.780 ns) + CELL(0.879 ns) = 3.685 ns; Loc. = LCFF_X39_Y15_N11; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.879 ns) 5.482 ns klokdeler:inst9\|dff_haat:lbl1\|state 3 REG LCFF_X39_Y13_N9 2 " "Info: 3: + IC(0.918 ns) + CELL(0.879 ns) = 5.482 ns; Loc. = LCFF_X39_Y13_N9; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl1\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.797 ns" { gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.879 ns) 6.685 ns klokdeler:inst9\|dff_haat:lbl2\|state 4 REG LCFF_X39_Y13_N15 2 " "Info: 4: + IC(0.324 ns) + CELL(0.879 ns) = 6.685 ns; Loc. = LCFF_X39_Y13_N15; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl2\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.203 ns" { klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.879 ns) 8.078 ns klokdeler:inst9\|dff_haat:lbl3\|state 5 REG LCFF_X40_Y13_N15 2 " "Info: 5: + IC(0.514 ns) + CELL(0.879 ns) = 8.078 ns; Loc. = LCFF_X40_Y13_N15; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl3\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.393 ns" { klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 9.290 ns klokdeler:inst9\|dff_haat:lbl4\|state 6 REG LCFF_X40_Y13_N25 2 " "Info: 6: + IC(0.333 ns) + CELL(0.879 ns) = 9.290 ns; Loc. = LCFF_X40_Y13_N25; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_haat:lbl4\|state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.212 ns" { klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state } "NODE_NAME" } } { "../../dff2.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.322 ns) 10.496 ns sdcard:inst10\|sd_clk 7 COMB LCCOMB_X43_Y13_N8 4 " "Info: 7: + IC(0.884 ns) + CELL(0.322 ns) = 10.496 ns; Loc. = LCCOMB_X43_Y13_N8; Fanout = 4; COMB Node = 'sdcard:inst10\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.206 ns" { klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.000 ns) 12.439 ns sdcard:inst10\|sd_clk~clkctrl 8 COMB CLKCTRL_G9 58 " "Info: 8: + IC(1.943 ns) + CELL(0.000 ns) = 12.439 ns; Loc. = CLKCTRL_G9; Fanout = 58; COMB Node = 'sdcard:inst10\|sd_clk~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.943 ns" { sdcard:inst10|sd_clk sdcard:inst10|sd_clk~clkctrl } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 14.025 ns sdcard:inst10\|address_buf\[1\] 9 REG LCFF_X40_Y16_N1 1 " "Info: 9: + IC(0.984 ns) + CELL(0.602 ns) = 14.025 ns; Loc. = LCFF_X40_Y16_N1; Fanout = 1; REG Node = 'sdcard:inst10\|address_buf\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.586 ns" { sdcard:inst10|sd_clk~clkctrl sdcard:inst10|address_buf[1] } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.345 ns ( 45.24 % ) " "Info: Total cell delay = 6.345 ns ( 45.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.680 ns ( 54.76 % ) " "Info: Total interconnect delay = 7.680 ns ( 54.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "14.025 ns" { clock_50mhz gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk sdcard:inst10|sd_clk~clkctrl sdcard:inst10|address_buf[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "14.025 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} klokdeler:inst9|dff_haat:lbl1|state {} klokdeler:inst9|dff_haat:lbl2|state {} klokdeler:inst9|dff_haat:lbl3|state {} klokdeler:inst9|dff_haat:lbl4|state {} sdcard:inst10|sd_clk {} sdcard:inst10|sd_clk~clkctrl {} sdcard:inst10|address_buf[1] {} } { 0.000ns 0.000ns 1.780ns 0.918ns 0.324ns 0.514ns 0.333ns 0.884ns 1.943ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 142 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.491 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns switch\[1\] 1 PIN PIN_L21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 3; PIN Node = 'switch\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch[1] } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { 232 304 472 248 "switch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.178 ns) 2.395 ns sdcard:inst10\|address_buf\[1\]~feeder 2 COMB LCCOMB_X40_Y16_N0 1 " "Info: 2: + IC(1.191 ns) + CELL(0.178 ns) = 2.395 ns; Loc. = LCCOMB_X40_Y16_N0; Fanout = 1; COMB Node = 'sdcard:inst10\|address_buf\[1\]~feeder'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.369 ns" { switch[1] sdcard:inst10|address_buf[1]~feeder } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.491 ns sdcard:inst10\|address_buf\[1\] 3 REG LCFF_X40_Y16_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.491 ns; Loc. = LCFF_X40_Y16_N1; Fanout = 1; REG Node = 'sdcard:inst10\|address_buf\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { sdcard:inst10|address_buf[1]~feeder sdcard:inst10|address_buf[1] } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 52.19 % ) " "Info: Total cell delay = 1.300 ns ( 52.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.191 ns ( 47.81 % ) " "Info: Total interconnect delay = 1.191 ns ( 47.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.491 ns" { switch[1] sdcard:inst10|address_buf[1]~feeder sdcard:inst10|address_buf[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.491 ns" { switch[1] {} switch[1]~combout {} sdcard:inst10|address_buf[1]~feeder {} sdcard:inst10|address_buf[1] {} } { 0.000ns 0.000ns 1.191ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "14.025 ns" { clock_50mhz gen6mhz:inst1|count[2] klokdeler:inst9|dff_haat:lbl1|state klokdeler:inst9|dff_haat:lbl2|state klokdeler:inst9|dff_haat:lbl3|state klokdeler:inst9|dff_haat:lbl4|state sdcard:inst10|sd_clk sdcard:inst10|sd_clk~clkctrl sdcard:inst10|address_buf[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "14.025 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} klokdeler:inst9|dff_haat:lbl1|state {} klokdeler:inst9|dff_haat:lbl2|state {} klokdeler:inst9|dff_haat:lbl3|state {} klokdeler:inst9|dff_haat:lbl4|state {} sdcard:inst10|sd_clk {} sdcard:inst10|sd_clk~clkctrl {} sdcard:inst10|address_buf[1] {} } { 0.000ns 0.000ns 1.780ns 0.918ns 0.324ns 0.514ns 0.333ns 0.884ns 1.943ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.491 ns" { switch[1] sdcard:inst10|address_buf[1]~feeder sdcard:inst10|address_buf[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.491 ns" { switch[1] {} switch[1]~combout {} sdcard:inst10|address_buf[1]~feeder {} sdcard:inst10|address_buf[1] {} } { 0.000ns 0.000ns 1.191ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 10:55:24 2014 " "Info: Processing ended: Thu Dec 18 10:55:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
