{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 09:38:17 2013 " "Info: Processing started: Thu Oct 31 09:38:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Morse_Code -c Morse_Code " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Morse_Code -c Morse_Code" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Morse_Code.v(82) " "Warning (10268): Verilog HDL information at Morse_Code.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Morse_Code.v(172) " "Warning (10268): Verilog HDL information at Morse_Code.v(172): always construct contains both blocking and non-blocking assignments" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 172 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load LOAD Morse_Code.v(124) " "Info (10281): Verilog HDL Declaration information at Morse_Code.v(124): object \"load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 124 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse_code.v 6 6 " "Info (12021): Found 6 design units, including 6 entities, in source file morse_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 Morse_Code " "Info (12023): Found entity 1: Morse_Code" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 one_half_sec_timer " "Info (12023): Found entity 2: one_half_sec_timer" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 symbol_decoder " "Info (12023): Found entity 3: symbol_decoder" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 symbol_shift_reg " "Info (12023): Found entity 4: symbol_shift_reg" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 symbol_down_counter " "Info (12023): Found entity 5: symbol_down_counter" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 FSM " "Info (12023): Found entity 6: FSM" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Morse_Code.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at Morse_Code.v(10): instance has no name" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Morse_Code.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at Morse_Code.v(11): instance has no name" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Morse_Code.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at Morse_Code.v(12): instance has no name" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Morse_Code.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at Morse_Code.v(13): instance has no name" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Morse_Code.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at Morse_Code.v(14): instance has no name" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Morse_Code " "Info (12127): Elaborating entity \"Morse_Code\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:comb_3 " "Info (12128): Elaborating entity \"FSM\" for hierarchy \"FSM:comb_3\"" {  } { { "Morse_Code.v" "comb_3" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isCountZero Morse_Code.v(146) " "Warning (10235): Verilog HDL Always Construct warning at Morse_Code.v(146): variable \"isCountZero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shiftOut Morse_Code.v(148) " "Warning (10235): Verilog HDL Always Construct warning at Morse_Code.v(148): variable \"shiftOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Morse_Code.v(185) " "Warning (10230): Verilog HDL assignment warning at Morse_Code.v(185): truncated value with size 32 to match size of target (2)" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_half_sec_timer one_half_sec_timer:comb_4 " "Info (12128): Elaborating entity \"one_half_sec_timer\" for hierarchy \"one_half_sec_timer:comb_4\"" {  } { { "Morse_Code.v" "comb_4" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Morse_Code.v(40) " "Warning (10230): Verilog HDL assignment warning at Morse_Code.v(40): truncated value with size 32 to match size of target (26)" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "symbol_decoder symbol_decoder:comb_5 " "Info (12128): Elaborating entity \"symbol_decoder\" for hierarchy \"symbol_decoder:comb_5\"" {  } { { "Morse_Code.v" "comb_5" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "symbol_shift_reg symbol_shift_reg:comb_6 " "Info (12128): Elaborating entity \"symbol_shift_reg\" for hierarchy \"symbol_shift_reg:comb_6\"" {  } { { "Morse_Code.v" "comb_6" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "symbol_down_counter symbol_down_counter:comb_7 " "Info (12128): Elaborating entity \"symbol_down_counter\" for hierarchy \"symbol_down_counter:comb_7\"" {  } { { "Morse_Code.v" "comb_7" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Morse_Code.v(111) " "Warning (10230): Verilog HDL assignment warning at Morse_Code.v(111): truncated value with size 32 to match size of target (2)" {  } { { "Morse_Code.v" "" { Text "D:/Labs/lab6/Morse Code/Morse_Code.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info (17049): 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM:comb_3\|currentState~4 " "Info (17050): Register \"FSM:comb_3\|currentState~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM:comb_3\|currentState~5 " "Info (17050): Register \"FSM:comb_3\|currentState~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM:comb_3\|currentState~6 " "Info (17050): Register \"FSM:comb_3\|currentState~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Labs/lab6/Morse Code/Morse_Code.map.smsg " "Info (144001): Generated suppressed messages file D:/Labs/lab6/Morse Code/Morse_Code.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Info (21057): Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info (21058): Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info (21059): Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Info (21061): Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Info: Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 09:38:24 2013 " "Info: Processing ended: Thu Oct 31 09:38:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
