// Seed: 2298090171
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input tri id_2,
    output wor id_3,
    input wor id_4,
    input supply1 id_5,
    input wire id_6,
    input tri1 id_7,
    output supply1 id_8,
    output supply1 id_9
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wire id_2,
    output wand id_3,
    input supply1 id_4,
    output logic id_5,
    input tri id_6,
    input supply1 id_7,
    output supply1 id_8,
    input wor id_9,
    output tri1 id_10
    , id_19,
    output tri1 id_11,
    input wand id_12
    , id_20,
    output tri id_13,
    output supply1 id_14,
    output wand id_15,
    input wand id_16,
    input uwire id_17
);
  assign id_2 = 1'd0;
  initial id_5 <= -1'd0;
  logic [1 : !  1] id_21;
  module_0 modCall_1 (
      id_2,
      id_15,
      id_7,
      id_8,
      id_0,
      id_17,
      id_6,
      id_12,
      id_14,
      id_10
  );
  assign modCall_1.id_5 = 0;
  logic id_22;
  ;
  wire id_23;
endmodule
