# riscv-vip-scr1-demo
Demo of riscv-vip integration with the Syntacore SCR1 RISC-V core
