<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p277" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_277{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_277{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_277{left:407px;bottom:1141px;letter-spacing:-0.13px;}
#t4_277{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_277{left:152px;bottom:1083px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_277{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t7_277{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t8_277{left:70px;bottom:1025px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_277{left:70px;bottom:1001px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#ta_277{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_277{left:70px;bottom:967px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tc_277{left:70px;bottom:943px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_277{left:70px;bottom:926px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_277{left:70px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tf_277{left:70px;bottom:885px;letter-spacing:-0.17px;word-spacing:-1.07px;}
#tg_277{left:70px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_277{left:70px;bottom:843px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#ti_277{left:70px;bottom:826px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tj_277{left:70px;bottom:810px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_277{left:70px;bottom:785px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_277{left:70px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_277{left:70px;bottom:752px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tn_277{left:70px;bottom:735px;letter-spacing:-0.17px;word-spacing:-0.53px;}
#to_277{left:70px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_277{left:70px;bottom:701px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tq_277{left:70px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_277{left:70px;bottom:660px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_277{left:70px;bottom:643px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tt_277{left:70px;bottom:619px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tu_277{left:70px;bottom:602px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#tv_277{left:70px;bottom:585px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tw_277{left:70px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_277{left:70px;bottom:544px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#ty_277{left:70px;bottom:527px;letter-spacing:-0.29px;word-spacing:-0.36px;}
#tz_277{left:70px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t10_277{left:70px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_277{left:70px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#t12_277{left:70px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_277{left:70px;bottom:420px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t14_277{left:70px;bottom:403px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t15_277{left:70px;bottom:379px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_277{left:70px;bottom:362px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t17_277{left:70px;bottom:338px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t18_277{left:70px;bottom:313px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#t19_277{left:70px;bottom:296px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t1a_277{left:70px;bottom:272px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#t1b_277{left:70px;bottom:255px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1c_277{left:70px;bottom:196px;letter-spacing:0.14px;}
#t1d_277{left:152px;bottom:196px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1e_277{left:70px;bottom:173px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1f_277{left:70px;bottom:156px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t1g_277{left:70px;bottom:139px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_277{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_277{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_277{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_277{font-size:14px;font-family:Verdana_13-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts277" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg277Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg277" style="-webkit-user-select: none;"><object width="935" height="1210" data="277/277.svg" type="image/svg+xml" id="pdf277" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_277" class="t s1_277">Vol. 1 </span><span id="t2_277" class="t s1_277">11-11 </span>
<span id="t3_277" class="t s2_277">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_277" class="t s3_277">11.4.2 </span><span id="t5_277" class="t s3_277">Intel® SSE2 64-Bit and 128-Bit SIMD Integer Instructions </span>
<span id="t6_277" class="t s4_277">Intel SSE2 adds several 128-bit packed integer instructions to the IA-32 architecture. Where appropriate, a 64-bit </span>
<span id="t7_277" class="t s4_277">version of each of these instructions is also provided. The 128-bit versions of instructions operate on data in XMM </span>
<span id="t8_277" class="t s4_277">registers; 64-bit versions operate on data in MMX registers. The instructions follow. </span>
<span id="t9_277" class="t s4_277">The MOVDQA (move aligned double quadword) instruction transfers a double quadword operand from memory to </span>
<span id="ta_277" class="t s4_277">an XMM register or vice versa; or between XMM registers. The memory address must be aligned to a 16-byte </span>
<span id="tb_277" class="t s4_277">boundary; otherwise, a general-protection exception (#GP) is generated. </span>
<span id="tc_277" class="t s4_277">The MOVDQU (move unaligned double quadword) instruction performs the same operations as the MOVDQA </span>
<span id="td_277" class="t s4_277">instruction, except that 16-byte alignment of a memory address is not required. </span>
<span id="te_277" class="t s4_277">The PADDQ (packed quadword add) instruction adds two packed quadword integer operands or two single quad- </span>
<span id="tf_277" class="t s4_277">word integer operands, and stores the results in an XMM or MMX register, respectively. This instruction can operate </span>
<span id="tg_277" class="t s4_277">on either unsigned or signed (two’s complement notation) integer operands. </span>
<span id="th_277" class="t s4_277">The PSUBQ (packed quadword subtract) instruction subtracts two packed quadword integer operands or two single </span>
<span id="ti_277" class="t s4_277">quadword integer operands, and stores the results in an XMM or MMX register, respectively. Like the PADDQ </span>
<span id="tj_277" class="t s4_277">instruction, PSUBQ can operate on either unsigned or signed (two’s complement notation) integer operands. </span>
<span id="tk_277" class="t s4_277">The PMULUDQ (multiply packed unsigned doubleword integers) instruction performs an unsigned multiply of </span>
<span id="tl_277" class="t s4_277">unsigned doubleword integers and returns a quadword result. Both 64-bit and 128-bit versions of this instruction </span>
<span id="tm_277" class="t s4_277">are available. The 64-bit version operates on two doubleword integers stored in the low doubleword of each source </span>
<span id="tn_277" class="t s4_277">operand, and the quadword result is returned to an MMX register. The 128-bit version performs a packed multiply </span>
<span id="to_277" class="t s4_277">of two pairs of doubleword integers. Here, the doublewords are packed in the first and third doublewords of the </span>
<span id="tp_277" class="t s4_277">source operands, and the quadword results are stored in the low and high quadwords of an XMM register. </span>
<span id="tq_277" class="t s4_277">The PSHUFLW (shuffle packed low words) instruction shuffles the word integers packed into the low quadword of </span>
<span id="tr_277" class="t s4_277">the source operand and stores the shuffled result in the low quadword of the destination operand. An 8-bit imme- </span>
<span id="ts_277" class="t s4_277">diate operand specifies the shuffle order. </span>
<span id="tt_277" class="t s4_277">The PSHUFHW (shuffle packed high words) instruction shuffles the word integers packed into the high quadword of </span>
<span id="tu_277" class="t s4_277">the source operand and stores the shuffled result in the high quadword of the destination operand. An 8-bit imme- </span>
<span id="tv_277" class="t s4_277">diate operand specifies the shuffle order. </span>
<span id="tw_277" class="t s4_277">The PSHUFD (shuffle packed doubleword integers) instruction shuffles the doubleword integers packed into the </span>
<span id="tx_277" class="t s4_277">source operand and stores the shuffled result in the destination operand. An 8-bit immediate operand specifies the </span>
<span id="ty_277" class="t s4_277">shuffle order. </span>
<span id="tz_277" class="t s4_277">The PSLLDQ (shift double quadword left logical) instruction shifts the contents of the source operand to the left by </span>
<span id="t10_277" class="t s4_277">the amount of bytes specified by an immediate operand. The empty low-order bytes are cleared (set to 0). </span>
<span id="t11_277" class="t s4_277">The PSRLDQ (shift double quadword right logical) instruction shifts the contents of the source operand to the right </span>
<span id="t12_277" class="t s4_277">by the amount of bytes specified by an immediate operand. The empty high-order bytes are cleared (set to 0). </span>
<span id="t13_277" class="t s4_277">The PUNPCKHQDQ (Unpack high quadwords) instruction interleaves the high quadword of the source operand and </span>
<span id="t14_277" class="t s4_277">the high quadword of the destination operand and writes them to the destination register. </span>
<span id="t15_277" class="t s4_277">The PUNPCKLQDQ (Unpack low quadwords) instruction interleaves the low quadwords of the source operand and </span>
<span id="t16_277" class="t s4_277">the low quadwords of the destination operand and writes them to the destination register. </span>
<span id="t17_277" class="t s4_277">Two additional SSE instructions enable data movement from the MMX registers to the XMM registers. </span>
<span id="t18_277" class="t s4_277">The MOVQ2DQ (move quadword integer from MMX to XMM registers) instruction moves the quadword integer from </span>
<span id="t19_277" class="t s4_277">an MMX source register to an XMM destination register. </span>
<span id="t1a_277" class="t s4_277">The MOVDQ2Q (move quadword integer from XMM to MMX registers) instruction moves the low quadword integer </span>
<span id="t1b_277" class="t s4_277">from an XMM source register to an MMX destination register. </span>
<span id="t1c_277" class="t s3_277">11.4.3 </span><span id="t1d_277" class="t s3_277">128-Bit SIMD Integer Instruction Extensions </span>
<span id="t1e_277" class="t s4_277">All of 64-bit SIMD integer instructions introduced with MMX technology and Intel SSE (with the exception of the </span>
<span id="t1f_277" class="t s4_277">PSHUFW instruction) have been extended by Intel SSE2 to operate on 128-bit packed integer operands located in </span>
<span id="t1g_277" class="t s4_277">XMM registers. The 128-bit versions of these instructions follow the same SIMD conventions regarding packed </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
