<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Datapath_ShiftLeft2d26_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_ShiftLeft2d26_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_ShiftLeft2_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_ShiftLeft2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_ander_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_ander_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_slicer_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_slicer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_datamem_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_datamem_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_ALUControl_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_ALUControl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_regfile_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_regfile_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_Mux2d5_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_Mux2d5_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_PC_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_PC_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_alu_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_alu_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_Control_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_Control_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_instmem_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_instmem_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_PCADD_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_PCADD_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_SignExtend_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_SignExtend_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_Mux2_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_Mux2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_add_0_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_add_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_Mux2_1_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_Mux2_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_Mux2_3_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_Mux2_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Datapath_Mux2_2_0_synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/Datapath_Mux2_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Datapath_ShiftLeft2d26_0_0_synth_1"/>
		<Parent Id="Datapath_ShiftLeft2_0_0_synth_1"/>
		<Parent Id="Datapath_ander_0_0_synth_1"/>
		<Parent Id="Datapath_slicer_0_0_synth_1"/>
		<Parent Id="Datapath_datamem_0_0_synth_1"/>
		<Parent Id="Datapath_ALUControl_0_0_synth_1"/>
		<Parent Id="Datapath_regfile_0_0_synth_1"/>
		<Parent Id="Datapath_Mux2d5_0_0_synth_1"/>
		<Parent Id="Datapath_PC_0_0_synth_1"/>
		<Parent Id="Datapath_alu_0_0_synth_1"/>
		<Parent Id="Datapath_Control_0_0_synth_1"/>
		<Parent Id="Datapath_instmem_0_0_synth_1"/>
		<Parent Id="Datapath_PCADD_0_0_synth_1"/>
		<Parent Id="Datapath_SignExtend_0_0_synth_1"/>
		<Parent Id="Datapath_Mux2_0_0_synth_1"/>
		<Parent Id="Datapath_add_0_0_synth_1"/>
		<Parent Id="Datapath_Mux2_1_0_synth_1"/>
		<Parent Id="Datapath_Mux2_3_0_synth_1"/>
		<Parent Id="Datapath_Mux2_2_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="F:/projects/vga/hardware/mipsvga/mipsvga.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Datapath_ShiftLeft2d26_0_0_synth_1"/>
		<Parent Id="Datapath_ShiftLeft2_0_0_synth_1"/>
		<Parent Id="Datapath_ander_0_0_synth_1"/>
		<Parent Id="Datapath_slicer_0_0_synth_1"/>
		<Parent Id="Datapath_datamem_0_0_synth_1"/>
		<Parent Id="Datapath_ALUControl_0_0_synth_1"/>
		<Parent Id="Datapath_regfile_0_0_synth_1"/>
		<Parent Id="Datapath_Mux2d5_0_0_synth_1"/>
		<Parent Id="Datapath_PC_0_0_synth_1"/>
		<Parent Id="Datapath_alu_0_0_synth_1"/>
		<Parent Id="Datapath_Control_0_0_synth_1"/>
		<Parent Id="Datapath_instmem_0_0_synth_1"/>
		<Parent Id="Datapath_PCADD_0_0_synth_1"/>
		<Parent Id="Datapath_SignExtend_0_0_synth_1"/>
		<Parent Id="Datapath_Mux2_0_0_synth_1"/>
		<Parent Id="Datapath_add_0_0_synth_1"/>
		<Parent Id="Datapath_Mux2_1_0_synth_1"/>
		<Parent Id="Datapath_Mux2_3_0_synth_1"/>
		<Parent Id="Datapath_Mux2_2_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

