<stg><name>fft32_Pipeline_VITIS_LOOP_146_7</name>


<trans_list>

<trans id="98" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %out_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %stage2_imag_47_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_47

]]></Node>
<StgValue><ssdm name="stage2_imag_47_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %stage2_imag_45_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_45

]]></Node>
<StgValue><ssdm name="stage2_imag_45_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %stage2_imag_43_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_43

]]></Node>
<StgValue><ssdm name="stage2_imag_43_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %stage2_imag_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_41

]]></Node>
<StgValue><ssdm name="stage2_imag_41_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %stage2_imag_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_39

]]></Node>
<StgValue><ssdm name="stage2_imag_39_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %stage2_imag_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_37

]]></Node>
<StgValue><ssdm name="stage2_imag_37_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %stage2_imag_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_35

]]></Node>
<StgValue><ssdm name="stage2_imag_35_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %stage2_imag_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_33

]]></Node>
<StgValue><ssdm name="stage2_imag_33_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %stage2_imag_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_31

]]></Node>
<StgValue><ssdm name="stage2_imag_31_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %stage2_imag_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_29

]]></Node>
<StgValue><ssdm name="stage2_imag_29_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %stage2_imag_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_27

]]></Node>
<StgValue><ssdm name="stage2_imag_27_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %stage2_imag_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_25

]]></Node>
<StgValue><ssdm name="stage2_imag_25_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %stage2_imag_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_23

]]></Node>
<StgValue><ssdm name="stage2_imag_23_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %stage2_imag_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_21

]]></Node>
<StgValue><ssdm name="stage2_imag_21_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %stage2_imag_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_19

]]></Node>
<StgValue><ssdm name="stage2_imag_19_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %stage2_imag_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_17

]]></Node>
<StgValue><ssdm name="stage2_imag_17_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %stage2_imag_46_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_46

]]></Node>
<StgValue><ssdm name="stage2_imag_46_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %stage2_imag_44_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_44

]]></Node>
<StgValue><ssdm name="stage2_imag_44_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %stage2_imag_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_42

]]></Node>
<StgValue><ssdm name="stage2_imag_42_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %stage2_imag_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_40

]]></Node>
<StgValue><ssdm name="stage2_imag_40_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %stage2_imag_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_38

]]></Node>
<StgValue><ssdm name="stage2_imag_38_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %stage2_imag_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_36

]]></Node>
<StgValue><ssdm name="stage2_imag_36_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %stage2_imag_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_34

]]></Node>
<StgValue><ssdm name="stage2_imag_34_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %stage2_imag_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_32

]]></Node>
<StgValue><ssdm name="stage2_imag_32_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %stage2_imag_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_30

]]></Node>
<StgValue><ssdm name="stage2_imag_30_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %stage2_imag_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_28

]]></Node>
<StgValue><ssdm name="stage2_imag_28_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:28 %stage2_imag_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_26

]]></Node>
<StgValue><ssdm name="stage2_imag_26_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %stage2_imag_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_24

]]></Node>
<StgValue><ssdm name="stage2_imag_24_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %stage2_imag_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_22

]]></Node>
<StgValue><ssdm name="stage2_imag_22_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %stage2_imag_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_20

]]></Node>
<StgValue><ssdm name="stage2_imag_20_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %stage2_imag_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_18

]]></Node>
<StgValue><ssdm name="stage2_imag_18_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %stage2_imag_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag

]]></Node>
<StgValue><ssdm name="stage2_imag_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %stage2_real_47_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_47

]]></Node>
<StgValue><ssdm name="stage2_real_47_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:35 %stage2_real_45_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_45

]]></Node>
<StgValue><ssdm name="stage2_real_45_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:36 %stage2_real_43_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_43

]]></Node>
<StgValue><ssdm name="stage2_real_43_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:37 %stage2_real_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_41

]]></Node>
<StgValue><ssdm name="stage2_real_41_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:38 %stage2_real_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_39

]]></Node>
<StgValue><ssdm name="stage2_real_39_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:39 %stage2_real_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_37

]]></Node>
<StgValue><ssdm name="stage2_real_37_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:40 %stage2_real_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_35

]]></Node>
<StgValue><ssdm name="stage2_real_35_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:41 %stage2_real_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_33

]]></Node>
<StgValue><ssdm name="stage2_real_33_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:42 %stage2_real_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_31

]]></Node>
<StgValue><ssdm name="stage2_real_31_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:43 %stage2_real_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_29

]]></Node>
<StgValue><ssdm name="stage2_real_29_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:44 %stage2_real_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_27

]]></Node>
<StgValue><ssdm name="stage2_real_27_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:45 %stage2_real_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_25

]]></Node>
<StgValue><ssdm name="stage2_real_25_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:46 %stage2_real_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_23

]]></Node>
<StgValue><ssdm name="stage2_real_23_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:47 %stage2_real_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_21

]]></Node>
<StgValue><ssdm name="stage2_real_21_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:48 %stage2_real_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_19

]]></Node>
<StgValue><ssdm name="stage2_real_19_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:49 %stage2_real_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_17

]]></Node>
<StgValue><ssdm name="stage2_real_17_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:50 %stage2_real_46_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_46

]]></Node>
<StgValue><ssdm name="stage2_real_46_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:51 %stage2_real_44_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_44

]]></Node>
<StgValue><ssdm name="stage2_real_44_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:52 %stage2_real_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_42

]]></Node>
<StgValue><ssdm name="stage2_real_42_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:53 %stage2_real_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_40

]]></Node>
<StgValue><ssdm name="stage2_real_40_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:54 %stage2_real_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_38

]]></Node>
<StgValue><ssdm name="stage2_real_38_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:55 %stage2_real_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_36

]]></Node>
<StgValue><ssdm name="stage2_real_36_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:56 %stage2_real_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_34

]]></Node>
<StgValue><ssdm name="stage2_real_34_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:57 %stage2_real_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_32

]]></Node>
<StgValue><ssdm name="stage2_real_32_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:58 %stage2_real_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_30

]]></Node>
<StgValue><ssdm name="stage2_real_30_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:59 %stage2_real_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_28

]]></Node>
<StgValue><ssdm name="stage2_real_28_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:60 %stage2_real_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_26

]]></Node>
<StgValue><ssdm name="stage2_real_26_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:61 %stage2_real_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_24

]]></Node>
<StgValue><ssdm name="stage2_real_24_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:62 %stage2_real_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_22

]]></Node>
<StgValue><ssdm name="stage2_real_22_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:63 %stage2_real_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_20

]]></Node>
<StgValue><ssdm name="stage2_real_20_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:64 %stage2_real_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_18

]]></Node>
<StgValue><ssdm name="stage2_real_18_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:65 %stage2_real_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real

]]></Node>
<StgValue><ssdm name="stage2_real_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:66 %store_ln0 = store i6 0, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:67 %br_ln0 = br void %for.inc194

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc194:0 %i = load i6 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc194:1 %icmp_ln146 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln146"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc194:2 %add_ln146 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc194:3 %br_ln146 = br i1 %icmp_ln146, void %for.inc194.split, void %for.end196.exitStub

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="6">
<![CDATA[
for.inc194.split:3 %trunc_ln146 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln146"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="5">
<![CDATA[
for.inc194.split:4 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.32i16.i5, i16 %stage2_real_read, i16 %stage2_real_18_read, i16 %stage2_real_20_read, i16 %stage2_real_22_read, i16 %stage2_real_24_read, i16 %stage2_real_26_read, i16 %stage2_real_28_read, i16 %stage2_real_30_read, i16 %stage2_real_32_read, i16 %stage2_real_34_read, i16 %stage2_real_36_read, i16 %stage2_real_38_read, i16 %stage2_real_40_read, i16 %stage2_real_42_read, i16 %stage2_real_44_read, i16 %stage2_real_46_read, i16 %stage2_real_17_read, i16 %stage2_real_19_read, i16 %stage2_real_21_read, i16 %stage2_real_23_read, i16 %stage2_real_25_read, i16 %stage2_real_27_read, i16 %stage2_real_29_read, i16 %stage2_real_31_read, i16 %stage2_real_33_read, i16 %stage2_real_35_read, i16 %stage2_real_37_read, i16 %stage2_real_39_read, i16 %stage2_real_41_read, i16 %stage2_real_43_read, i16 %stage2_real_45_read, i16 %stage2_real_47_read, i5 %trunc_ln146

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="5">
<![CDATA[
for.inc194.split:5 %tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.32i16.i5, i16 %stage2_imag_read, i16 %stage2_imag_18_read, i16 %stage2_imag_20_read, i16 %stage2_imag_22_read, i16 %stage2_imag_24_read, i16 %stage2_imag_26_read, i16 %stage2_imag_28_read, i16 %stage2_imag_30_read, i16 %stage2_imag_32_read, i16 %stage2_imag_34_read, i16 %stage2_imag_36_read, i16 %stage2_imag_38_read, i16 %stage2_imag_40_read, i16 %stage2_imag_42_read, i16 %stage2_imag_44_read, i16 %stage2_imag_46_read, i16 %stage2_imag_17_read, i16 %stage2_imag_19_read, i16 %stage2_imag_21_read, i16 %stage2_imag_23_read, i16 %stage2_imag_25_read, i16 %stage2_imag_27_read, i16 %stage2_imag_29_read, i16 %stage2_imag_31_read, i16 %stage2_imag_33_read, i16 %stage2_imag_35_read, i16 %stage2_imag_37_read, i16 %stage2_imag_39_read, i16 %stage2_imag_41_read, i16 %stage2_imag_43_read, i16 %stage2_imag_45_read, i16 %stage2_imag_47_read, i5 %trunc_ln146

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc194.split:6 %icmp_ln150 = icmp_eq  i6 %i, i6 31

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc194.split:10 %store_ln146 = store i6 %add_ln146, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0">
<![CDATA[
for.end196.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc194.split:0 %specpipeline_ln147 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln147"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc194.split:1 %speclooptripcount_ln146 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln146"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc194.split:2 %specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln146"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="16" op_3_bw="16">
<![CDATA[
for.inc194.split:7 %tmp_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %icmp_ln150, i16 %tmp_1, i16 %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="48" op_0_bw="33">
<![CDATA[
for.inc194.split:8 %zext_ln151 = zext i33 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
for.inc194.split:9 %write_ln151 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %out_stream, i48 %zext_ln151

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
for.inc194.split:11 %br_ln146 = br void %for.inc194

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
