ARM LB+PPO0261
"PodWW Rfe DpDatadW Rfe DpDatadW PosWR DpCtrldW PosWR DpCtrldW"
Cycle=Rfe DpDatadW Rfe DpDatadW PosWR DpCtrldW PosWR DpCtrldW PodWW
Relax=
Safe=Rfe PosWR Pod*W DpDatadW DpCtrldW
Prefetch=
Com=Rf Rf
Orig=PodWW Rfe DpDatadW Rfe DpDatadW PosWR DpCtrldW PosWR DpCtrldW
{
%b0=b; %x0=x;
%x1=x; %y1=y; %z1=z; %a1=a; %b1=b;
}
 P0           | P1           ;
 LDR R0,[%b0] | LDR R0,[%x1] ;
 EOR R1,R0,R0 | EOR R1,R0,R0 ;
 ADD R1,R1,#1 | ADD R1,R1,#1 ;
 STR R1,[%x0] | STR R1,[%y1] ;
              | LDR R2,[%y1] ;
              | CMP R2,R2    ;
              | BNE LC00     ;
              | LC00:        ;
              | MOV R3,#1    ;
              | STR R3,[%z1] ;
              | LDR R4,[%z1] ;
              | CMP R4,R4    ;
              | BNE LC01     ;
              | LC01:        ;
              | MOV R5,#1    ;
              | STR R5,[%a1] ;
              | MOV R6,#1    ;
              | STR R6,[%b1] ;
exists
(0:R0=1 /\ 1:R0=1)
