
---------- Begin Simulation Statistics ----------
final_tick                                14114138000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107776                       # Simulator instruction rate (inst/s)
host_mem_usage                                 910096                       # Number of bytes of host memory used
host_op_rate                                   215110                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.65                       # Real time elapsed on the host
host_tick_rate                              150716946                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10092874                       # Number of instructions simulated
sim_ops                                      20144335                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014114                       # Number of seconds simulated
sim_ticks                                 14114138000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3407983                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              53977                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            347840                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4001156                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1317092                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3407983                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2090891                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4001156                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  324285                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       231299                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12983796                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7856178                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            348153                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2198423                       # Number of branches committed
system.cpu.commit.bw_lim_events               1075250                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1419                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         9615275                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10092874                       # Number of instructions committed
system.cpu.commit.committedOps               20144335                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     12154857                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.657307                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.523010                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6715352     55.25%     55.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1382472     11.37%     66.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       886508      7.29%     73.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1071766      8.82%     82.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       437034      3.60%     86.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       251340      2.07%     88.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       179232      1.47%     89.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       155903      1.28%     91.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1075250      8.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12154857                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     451852                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               187337                       # Number of function calls committed.
system.cpu.commit.int_insts                  19853467                       # Number of committed integer instructions.
system.cpu.commit.loads                       2257581                       # Number of loads committed
system.cpu.commit.membars                         660                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       117929      0.59%      0.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15932171     79.09%     79.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           61522      0.31%     79.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37312      0.19%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5609      0.03%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            608      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           10746      0.05%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           54727      0.27%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           57656      0.29%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          82896      0.41%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          2066      0.01%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            7      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            1      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           95      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           44      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2201418     10.93%     92.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1350643      6.70%     98.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        56163      0.28%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       172721      0.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20144335                       # Class of committed instruction
system.cpu.commit.refs                        3780945                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10092874                       # Number of Instructions Simulated
system.cpu.committedOps                      20144335                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.398426                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.398426                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2556103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2556103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68068.299571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68068.299571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72669.303175                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72669.303175                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2468284                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2468284                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5977690000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5977690000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034357                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034357                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        87819                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         87819                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3142148000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3142148000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43239                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1523551                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1523551                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58882.488828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58882.488828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57125.329221                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57125.329221                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1491239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1491239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1902610979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1902610979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021208                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021208                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        32312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1796762980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1796762980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        31453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31453                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.335758                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.400000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              4399                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       115851                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          297                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4079654                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4079654                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65597.564151                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65597.564151                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66123.694372                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66123.694372                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3959523                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3959523                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   7880300979                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7880300979                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029446                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029446                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       120131                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         120131                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        45439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4938910980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4938910980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        74692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4079654                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4079654                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65597.564151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65597.564151                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66123.694372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66123.694372                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3959523                       # number of overall hits
system.cpu.dcache.overall_hits::total         3959523                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   7880300979                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7880300979                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029446                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029446                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       120131                       # number of overall misses
system.cpu.dcache.overall_misses::total        120131                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        45439                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45439                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4938910980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4938910980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018308                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018308                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74692                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  73655                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          541                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             54.020809                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          8233987                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.375194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             74679                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           8233987                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1019.375194                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4034220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            239000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        44481                       # number of writebacks
system.cpu.dcache.writebacks::total             44481                       # number of writebacks
system.cpu.decode.BlockedCycles               3921017                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               34030554                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4331439                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4535417                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 349130                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                483268                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2931943                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         45767                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1854210                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         19954                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     4001156                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2608350                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8310068                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                132385                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       18397140                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  389                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         2187                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          2881                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  698260                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.283486                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4955587                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1641377                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.303455                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           13620271                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.666644                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.478956                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7924493     58.18%     58.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   309821      2.27%     60.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   259507      1.91%     62.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   384067      2.82%     65.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   391620      2.88%     68.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   331655      2.44%     70.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   345252      2.53%     73.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   347738      2.55%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3326118     24.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13620271                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    752284                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   287619                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      2608349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2608349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28661.101449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28661.101449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27801.329606                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27801.329606                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2457711                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2457711                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4317451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4317451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.057752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.057752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       150638                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        150638                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        14357                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14357                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3788793000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3788793000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052248                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052248                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       136281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       136281                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          510                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      2608349                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2608349                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28661.101449                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28661.101449                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27801.329606                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27801.329606                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2457711                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2457711                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   4317451000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4317451000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.057752                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.057752                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       150638                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         150638                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        14357                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14357                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3788793000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3788793000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052248                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052248                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       136281                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       136281                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      2608349                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2608349                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28661.101449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28661.101449                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27801.329606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27801.329606                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2457711                       # number of overall hits
system.cpu.icache.overall_hits::total         2457711                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   4317451000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4317451000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.057752                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.057752                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       150638                       # number of overall misses
system.cpu.icache.overall_misses::total        150638                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        14357                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14357                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3788793000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3788793000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052248                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052248                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       136281                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       136281                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 136014                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             19.034275                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          5352978                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.744670                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            136280                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           5352978                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.744670                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2593991                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       136014                       # number of writebacks
system.cpu.icache.writebacks::total            136014                       # number of writebacks
system.cpu.idleCycles                          493868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               447894                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2614050                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.816236                       # Inst execution rate
system.cpu.iew.exec_refs                      4792382                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1853427                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1566012                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3481243                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4456                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             25539                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2242435                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            29754792                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2938955                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            763760                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25634605                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10345                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                415240                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 349130                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                431967                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          3860                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           319413                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         3585                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1536                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        16119                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1223662                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       719071                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1536                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       331005                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         116889                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  29965591                       # num instructions consuming a value
system.cpu.iew.wb_count                      25298322                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.606964                       # average fanout of values written-back
system.cpu.iew.wb_producers                  18188023                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.792410                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25458417                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36754619                       # number of integer regfile reads
system.cpu.int_regfile_writes                20645395                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.715090                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.715090                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            238573      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20754238     78.62%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                65008      0.25%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39146      0.15%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8240      0.03%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 656      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                12364      0.05%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81776      0.31%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                70836      0.27%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               92218      0.35%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4205      0.02%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              11      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               1      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             115      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             46      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2995312     11.35%     92.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1742915      6.60%     98.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           86238      0.33%     99.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         206466      0.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26398365                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  598561                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1177565                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       543794                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             814642                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      430358                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016302                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  366280     85.11%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   5853      1.36%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    291      0.07%     86.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    37      0.01%     86.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  103      0.02%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  24928      5.79%     92.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13535      3.15%     95.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               948      0.22%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            18382      4.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               25991589                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           65766959                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     24754528                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          38551900                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   29743036                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  26398365                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11756                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9610456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             97165                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          10337                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13755670                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13620271                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.938167                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.362873                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6596021     48.43%     48.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1098586      8.07%     56.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1189021      8.73%     65.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1136897      8.35%     73.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1067796      7.84%     81.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              894286      6.57%     87.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              931382      6.84%     94.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              470116      3.45%     98.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              236166      1.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13620271                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.870349                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     2608920                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1568                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            197726                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           165442                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3481243                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2242435                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10289241                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    342                       # number of misc regfile writes
system.cpu.numCycles                         14114139                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     14114138000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2327332                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              23195926                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               27                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 306045                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4623690                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  57911                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 38973                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              80740656                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               32559592                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            37061629                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4685385                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1166116                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 349130                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1626491                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 13865703                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            929660                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         48828640                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8243                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                559                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1603438                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            519                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     40839217                       # The number of ROB reads
system.cpu.rob.rob_writes                    61007179                       # The number of ROB writes
system.cpu.timesIdled                           49711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks         1610                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1610                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74848.892480                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74848.892480                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   4171253929                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   4171253929                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        55729                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          55729                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       136044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         136044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 121190.580504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 121190.580504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 101734.584450                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 101734.584450                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         131479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             131479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    553235000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    553235000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.033555                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033555                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         4565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           89                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            89                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    455364000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    455364000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.032901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.032901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4476                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4476                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         31448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109148.633694                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109148.633694                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89153.184605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89153.184605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             19701                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19701                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1282169000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1282169000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.373537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.373537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           11747                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11747                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1047015000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1047015000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.373442                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.373442                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        11744                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11744                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        43231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         43231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105610.795753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105610.795753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92157.531168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92157.531168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         18555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   2606051996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2606051996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.570794                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.570794                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        24676                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24676                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data         3677                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3677                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1935215997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1935215997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.485739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.485739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        20999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        20999                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data               13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks       133708                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       133708                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       133708                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           133708                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        44481                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44481                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        44481                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44481                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           136044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               210723                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 121190.580504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106751.805068                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108359.910120                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 101734.584450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91079.955930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92361.293882                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               131479                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38256                       # number of demand (read+write) hits
system.l2.demand_hits::total                   169735                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    553235000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3888220996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4441455996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.033555                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.487727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.194511                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               4565                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              36423                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40988                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data            3680                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3769                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    455364000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2982230997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3437594997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.032901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.438450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          4476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         32743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37219                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          136044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              210723                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 121190.580504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106751.805068                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108359.910120                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 101734.584450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91079.955930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74848.892480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81861.351788                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              131479                       # number of overall hits
system.l2.overall_hits::.cpu.data               38256                       # number of overall hits
system.l2.overall_hits::total                  169735                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    553235000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3888220996                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4441455996                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.033555                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.487727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.194511                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              4565                       # number of overall misses
system.l2.overall_misses::.cpu.data             36423                       # number of overall misses
system.l2.overall_misses::total                 40988                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data           3680                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3769                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    455364000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2982230997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   4171253929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7608848926                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.032901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.438450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.441091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         4476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        32743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        55729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            92948                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            74033                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3370                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               80033                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1943                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          92786                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         1198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          958                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.l2.tags.avg_refs                      4.823559                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  3441218                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     262.453855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       325.916036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1208.841192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2259.725434                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.064076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.079569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.295127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.551691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990463                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2622                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1474                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640137                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359863                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     96882                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   3441218                       # Number of tag accesses
system.l2.tags.tagsinuse                  4056.936517                       # Cycle average of tags in use
system.l2.tags.total_refs                      467316                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                     17418                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               39064                       # number of writebacks
system.l2.writebacks::total                     39064                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     107791.52                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                43595.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     39064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     32891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     54423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     24845.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       416.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    416.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       176.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    177.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         4.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     20291710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20291710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          20291710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         149442212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    246856025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             416589947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      177134162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         20291710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        149442212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    246856025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            593724108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      177134162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            177134162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        26729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.082569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.096741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.640423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5894     22.05%     22.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10931     40.90%     62.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2724     10.19%     73.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1881      7.04%     80.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          989      3.70%     83.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          554      2.07%     85.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          495      1.85%     87.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          354      1.32%     89.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2907     10.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26729                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                5874560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 5880000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    5440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2498048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2500096                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       286400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        286400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         286400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2109248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      3484160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5879808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2500096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2500096                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         4476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        32957                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        54442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     50254.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39191.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45646.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       286464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2105024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      3483072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 20296244.800780605525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 149142937.386611908674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 246778938.961770117283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    224939555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1291619766                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   2485102816                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        39064                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   8379274.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2498048                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 176989058.772133290768                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 327327983309                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2244                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              211595                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36909                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2244                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            4475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           32957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        54440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               91872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        39064                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              39064                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    79.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              5673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2474                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001783169750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.409982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.833360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    132.482267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2215     98.71%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           17      0.76%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.22%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   29531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     91875                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 91875                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       91875                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 83.83                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    76946                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     85                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  458950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   14114114000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              4001662137                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2280599637                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.393939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.333354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.479501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1021     45.50%     45.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      2.99%     48.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              682     30.39%     78.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              284     12.66%     91.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              136      6.06%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               37      1.65%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.49%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    39064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                39064                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      39064                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                69.46                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   27134                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1206554910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 98417760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2697406440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            503.415944                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     46830750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     363740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3180536500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2280787260                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2326836438                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5915407052                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             34707840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 52287510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       875826240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               345219000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         859881360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        830966280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7105282110                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          11376730812                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              103523040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1163123190                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 92520120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2802802290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            502.744470                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     45490250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     368160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3050103500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2275783262                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2227975524                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   6146625464                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             34538880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 49149045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       873895200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               310161600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         870330240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        798561600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             7095804825                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          11472190976                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              100224000                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       271009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       271009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 271009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8379904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8379904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8379904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           337161217                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          475809958                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             91875                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   91875    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               91875                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        179137                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              80128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        39064                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48198                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11744                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11744                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         80131                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       408338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       223039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                631377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     17411648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7626240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               25037888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  14114138000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          781716975                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         408869970                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         224138911                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2515264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           389664                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027834                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.164607                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 378825     97.22%     97.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10832      2.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             389664                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         2393                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       209724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       420702                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8441                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          178915                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            179511                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83545                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       136014                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           82896                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            85892                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31448                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31448                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        136281                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        43231                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
