
F103_VGAmono.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005290  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008fc  0800539c  0800539c  0001539c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c98  08005c98  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08005c98  08005c98  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005c98  08005c98  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c98  08005c98  00015c98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005c9c  08005c9c  00015c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08005ca0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003d70  2000007c  08005d1c  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003dec  08005d1c  00023dec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bf15  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002027  00000000  00000000  0002bfba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d50  00000000  00000000  0002dfe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c40  00000000  00000000  0002ed38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001893e  00000000  00000000  0002f978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dd79  00000000  00000000  000482b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bc5a  00000000  00000000  0005602f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e1c89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000424c  00000000  00000000  000e1cdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000007c 	.word	0x2000007c
 8000128:	00000000 	.word	0x00000000
 800012c:	08005384 	.word	0x08005384

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000080 	.word	0x20000080
 8000148:	08005384 	.word	0x08005384

0800014c <VGA_update>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void VGA_update(){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
	vga_voff[0]=VOFFSET;
 8000152:	4b10      	ldr	r3, [pc, #64]	; (8000194 <VGA_update+0x48>)
 8000154:	881a      	ldrh	r2, [r3, #0]
 8000156:	4b10      	ldr	r3, [pc, #64]	; (8000198 <VGA_update+0x4c>)
 8000158:	801a      	strh	r2, [r3, #0]
	for(int i=1;i<4;i++){
 800015a:	2301      	movs	r3, #1
 800015c:	607b      	str	r3, [r7, #4]
 800015e:	e00d      	b.n	800017c <VGA_update+0x30>
		vga_voff[i]=vga_voff[i-1]+VGA_LBUFFERSIZE;
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	3b01      	subs	r3, #1
 8000164:	4a0c      	ldr	r2, [pc, #48]	; (8000198 <VGA_update+0x4c>)
 8000166:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800016a:	3340      	adds	r3, #64	; 0x40
 800016c:	b299      	uxth	r1, r3
 800016e:	4a0a      	ldr	r2, [pc, #40]	; (8000198 <VGA_update+0x4c>)
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=1;i<4;i++){
 8000176:	687b      	ldr	r3, [r7, #4]
 8000178:	3301      	adds	r3, #1
 800017a:	607b      	str	r3, [r7, #4]
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	2b03      	cmp	r3, #3
 8000180:	ddee      	ble.n	8000160 <VGA_update+0x14>
	}
	TIM4->ARR = preVoffset;
 8000182:	4b06      	ldr	r3, [pc, #24]	; (800019c <VGA_update+0x50>)
 8000184:	881a      	ldrh	r2, [r3, #0]
 8000186:	4b06      	ldr	r3, [pc, #24]	; (80001a0 <VGA_update+0x54>)
 8000188:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800018a:	bf00      	nop
 800018c:	370c      	adds	r7, #12
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	2000020c 	.word	0x2000020c
 8000198:	20000210 	.word	0x20000210
 800019c:	20000000 	.word	0x20000000
 80001a0:	40000800 	.word	0x40000800

080001a4 <HAL_GPIO_EXTI_Callback>:

//Horizontal adjustment
char tmp[32];
void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin){
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b082      	sub	sp, #8
 80001a8:	af00      	add	r7, sp, #0
 80001aa:	4603      	mov	r3, r0
 80001ac:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_8){
 80001ae:	88fb      	ldrh	r3, [r7, #6]
 80001b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80001b4:	d10a      	bne.n	80001cc <HAL_GPIO_EXTI_Callback+0x28>
		if(preVoffset>0)preVoffset-=1;
 80001b6:	4b1a      	ldr	r3, [pc, #104]	; (8000220 <HAL_GPIO_EXTI_Callback+0x7c>)
 80001b8:	881b      	ldrh	r3, [r3, #0]
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d016      	beq.n	80001ec <HAL_GPIO_EXTI_Callback+0x48>
 80001be:	4b18      	ldr	r3, [pc, #96]	; (8000220 <HAL_GPIO_EXTI_Callback+0x7c>)
 80001c0:	881b      	ldrh	r3, [r3, #0]
 80001c2:	3b01      	subs	r3, #1
 80001c4:	b29a      	uxth	r2, r3
 80001c6:	4b16      	ldr	r3, [pc, #88]	; (8000220 <HAL_GPIO_EXTI_Callback+0x7c>)
 80001c8:	801a      	strh	r2, [r3, #0]
 80001ca:	e00f      	b.n	80001ec <HAL_GPIO_EXTI_Callback+0x48>
	}
	else if(GPIO_Pin==GPIO_PIN_9){
 80001cc:	88fb      	ldrh	r3, [r7, #6]
 80001ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80001d2:	d10b      	bne.n	80001ec <HAL_GPIO_EXTI_Callback+0x48>
		if(preVoffset<60000)
 80001d4:	4b12      	ldr	r3, [pc, #72]	; (8000220 <HAL_GPIO_EXTI_Callback+0x7c>)
 80001d6:	881b      	ldrh	r3, [r3, #0]
 80001d8:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80001dc:	4293      	cmp	r3, r2
 80001de:	d805      	bhi.n	80001ec <HAL_GPIO_EXTI_Callback+0x48>
		preVoffset+=1;
 80001e0:	4b0f      	ldr	r3, [pc, #60]	; (8000220 <HAL_GPIO_EXTI_Callback+0x7c>)
 80001e2:	881b      	ldrh	r3, [r3, #0]
 80001e4:	3301      	adds	r3, #1
 80001e6:	b29a      	uxth	r2, r3
 80001e8:	4b0d      	ldr	r3, [pc, #52]	; (8000220 <HAL_GPIO_EXTI_Callback+0x7c>)
 80001ea:	801a      	strh	r2, [r3, #0]
	}
	//Horizontal Line adjustment
	VGA_update();
 80001ec:	f7ff ffae 	bl	800014c <VGA_update>
	sprintf(tmp,"%d|%d",preVoffset,VOFFSET);
 80001f0:	4b0b      	ldr	r3, [pc, #44]	; (8000220 <HAL_GPIO_EXTI_Callback+0x7c>)
 80001f2:	881b      	ldrh	r3, [r3, #0]
 80001f4:	461a      	mov	r2, r3
 80001f6:	4b0b      	ldr	r3, [pc, #44]	; (8000224 <HAL_GPIO_EXTI_Callback+0x80>)
 80001f8:	881b      	ldrh	r3, [r3, #0]
 80001fa:	490b      	ldr	r1, [pc, #44]	; (8000228 <HAL_GPIO_EXTI_Callback+0x84>)
 80001fc:	480b      	ldr	r0, [pc, #44]	; (800022c <HAL_GPIO_EXTI_Callback+0x88>)
 80001fe:	f003 fef3 	bl	8003fe8 <siprintf>
	SetCursor(3,50);
 8000202:	2132      	movs	r1, #50	; 0x32
 8000204:	2003      	movs	r0, #3
 8000206:	f001 f8d7 	bl	80013b8 <SetCursor>
	WriteString(tmp,Font_7x10,VGA_WHITE);
 800020a:	4a09      	ldr	r2, [pc, #36]	; (8000230 <HAL_GPIO_EXTI_Callback+0x8c>)
 800020c:	2301      	movs	r3, #1
 800020e:	ca06      	ldmia	r2, {r1, r2}
 8000210:	4806      	ldr	r0, [pc, #24]	; (800022c <HAL_GPIO_EXTI_Callback+0x88>)
 8000212:	f001 f8ab 	bl	800136c <WriteString>
}
 8000216:	bf00      	nop
 8000218:	3708      	adds	r7, #8
 800021a:	46bd      	mov	sp, r7
 800021c:	bd80      	pop	{r7, pc}
 800021e:	bf00      	nop
 8000220:	20000000 	.word	0x20000000
 8000224:	2000020c 	.word	0x2000020c
 8000228:	0800539c 	.word	0x0800539c
 800022c:	20000218 	.word	0x20000218
 8000230:	20000008 	.word	0x20000008

08000234 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
	if(htim==&htim2){
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	4a11      	ldr	r2, [pc, #68]	; (8000284 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000240:	4293      	cmp	r3, r2
 8000242:	d105      	bne.n	8000250 <HAL_TIM_PeriodElapsedCallback+0x1c>
		line=0;
 8000244:	4b10      	ldr	r3, [pc, #64]	; (8000288 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000246:	2200      	movs	r2, #0
 8000248:	801a      	strh	r2, [r3, #0]
		firstTrig=1; //
 800024a:	4b10      	ldr	r3, [pc, #64]	; (800028c <HAL_TIM_PeriodElapsedCallback+0x58>)
 800024c:	2201      	movs	r2, #1
 800024e:	801a      	strh	r2, [r3, #0]
	}
	if(htim==&htim4){
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	4a0f      	ldr	r2, [pc, #60]	; (8000290 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000254:	4293      	cmp	r3, r2
 8000256:	d111      	bne.n	800027c <HAL_TIM_PeriodElapsedCallback+0x48>
		if(firstTrig){
 8000258:	4b0c      	ldr	r3, [pc, #48]	; (800028c <HAL_TIM_PeriodElapsedCallback+0x58>)
 800025a:	881b      	ldrh	r3, [r3, #0]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d003      	beq.n	8000268 <HAL_TIM_PeriodElapsedCallback+0x34>
			firstTrig=0;
 8000260:	4b0a      	ldr	r3, [pc, #40]	; (800028c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000262:	2200      	movs	r2, #0
 8000264:	801a      	strh	r2, [r3, #0]
		}else{
			if(line==0)
		        HAL_SPI_Transmit_DMA(&hspi1,VGA_obuffer,VGA_FULL);
		}
	}
}
 8000266:	e009      	b.n	800027c <HAL_TIM_PeriodElapsedCallback+0x48>
			if(line==0)
 8000268:	4b07      	ldr	r3, [pc, #28]	; (8000288 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800026a:	881b      	ldrh	r3, [r3, #0]
 800026c:	2b00      	cmp	r3, #0
 800026e:	d105      	bne.n	800027c <HAL_TIM_PeriodElapsedCallback+0x48>
		        HAL_SPI_Transmit_DMA(&hspi1,VGA_obuffer,VGA_FULL);
 8000270:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000274:	4907      	ldr	r1, [pc, #28]	; (8000294 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000276:	4808      	ldr	r0, [pc, #32]	; (8000298 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000278:	f002 fb92 	bl	80029a0 <HAL_SPI_Transmit_DMA>
}
 800027c:	bf00      	nop
 800027e:	3708      	adds	r7, #8
 8000280:	46bd      	mov	sp, r7
 8000282:	bd80      	pop	{r7, pc}
 8000284:	2000017c 	.word	0x2000017c
 8000288:	2000020e 	.word	0x2000020e
 800028c:	20000002 	.word	0x20000002
 8000290:	200001c4 	.word	0x200001c4
 8000294:	2000023c 	.word	0x2000023c
 8000298:	20000098 	.word	0x20000098

0800029c <HAL_SPI_TxHalfCpltCallback>:

void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi){
 800029c:	b580      	push	{r7, lr}
 800029e:	b082      	sub	sp, #8
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
     //fill in line1
	if(line<VGA_VBUFFER){
 80002a4:	4b1f      	ldr	r3, [pc, #124]	; (8000324 <HAL_SPI_TxHalfCpltCallback+0x88>)
 80002a6:	881b      	ldrh	r3, [r3, #0]
 80002a8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80002ac:	d221      	bcs.n	80002f2 <HAL_SPI_TxHalfCpltCallback+0x56>
	    memcpy(VGA_obuffer + vga_voff[0],VGA_buffer[line],VGA_LBUFFER);
 80002ae:	4b1e      	ldr	r3, [pc, #120]	; (8000328 <HAL_SPI_TxHalfCpltCallback+0x8c>)
 80002b0:	881b      	ldrh	r3, [r3, #0]
 80002b2:	461a      	mov	r2, r3
 80002b4:	4b1d      	ldr	r3, [pc, #116]	; (800032c <HAL_SPI_TxHalfCpltCallback+0x90>)
 80002b6:	18d0      	adds	r0, r2, r3
 80002b8:	4b1a      	ldr	r3, [pc, #104]	; (8000324 <HAL_SPI_TxHalfCpltCallback+0x88>)
 80002ba:	881b      	ldrh	r3, [r3, #0]
 80002bc:	461a      	mov	r2, r3
 80002be:	2332      	movs	r3, #50	; 0x32
 80002c0:	fb02 f303 	mul.w	r3, r2, r3
 80002c4:	4a1a      	ldr	r2, [pc, #104]	; (8000330 <HAL_SPI_TxHalfCpltCallback+0x94>)
 80002c6:	4413      	add	r3, r2
 80002c8:	2232      	movs	r2, #50	; 0x32
 80002ca:	4619      	mov	r1, r3
 80002cc:	f003 fe38 	bl	8003f40 <memcpy>
	    memcpy(VGA_obuffer + vga_voff[1],VGA_buffer[line],VGA_LBUFFER);
 80002d0:	4b15      	ldr	r3, [pc, #84]	; (8000328 <HAL_SPI_TxHalfCpltCallback+0x8c>)
 80002d2:	885b      	ldrh	r3, [r3, #2]
 80002d4:	461a      	mov	r2, r3
 80002d6:	4b15      	ldr	r3, [pc, #84]	; (800032c <HAL_SPI_TxHalfCpltCallback+0x90>)
 80002d8:	18d0      	adds	r0, r2, r3
 80002da:	4b12      	ldr	r3, [pc, #72]	; (8000324 <HAL_SPI_TxHalfCpltCallback+0x88>)
 80002dc:	881b      	ldrh	r3, [r3, #0]
 80002de:	461a      	mov	r2, r3
 80002e0:	2332      	movs	r3, #50	; 0x32
 80002e2:	fb02 f303 	mul.w	r3, r2, r3
 80002e6:	4a12      	ldr	r2, [pc, #72]	; (8000330 <HAL_SPI_TxHalfCpltCallback+0x94>)
 80002e8:	4413      	add	r3, r2
 80002ea:	2232      	movs	r2, #50	; 0x32
 80002ec:	4619      	mov	r1, r3
 80002ee:	f003 fe27 	bl	8003f40 <memcpy>
	}
	line++;
 80002f2:	4b0c      	ldr	r3, [pc, #48]	; (8000324 <HAL_SPI_TxHalfCpltCallback+0x88>)
 80002f4:	881b      	ldrh	r3, [r3, #0]
 80002f6:	3301      	adds	r3, #1
 80002f8:	b29a      	uxth	r2, r3
 80002fa:	4b0a      	ldr	r3, [pc, #40]	; (8000324 <HAL_SPI_TxHalfCpltCallback+0x88>)
 80002fc:	801a      	strh	r2, [r3, #0]
	if(line==VGA_VBUFFER){
 80002fe:	4b09      	ldr	r3, [pc, #36]	; (8000324 <HAL_SPI_TxHalfCpltCallback+0x88>)
 8000300:	881b      	ldrh	r3, [r3, #0]
 8000302:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000306:	d108      	bne.n	800031a <HAL_SPI_TxHalfCpltCallback+0x7e>
		HAL_SPI_DMAStop(&hspi1);
 8000308:	480a      	ldr	r0, [pc, #40]	; (8000334 <HAL_SPI_TxHalfCpltCallback+0x98>)
 800030a:	f002 fbff 	bl	8002b0c <HAL_SPI_DMAStop>
		memset(VGA_obuffer,0x0,VGA_FULL);
 800030e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000312:	2100      	movs	r1, #0
 8000314:	4805      	ldr	r0, [pc, #20]	; (800032c <HAL_SPI_TxHalfCpltCallback+0x90>)
 8000316:	f003 fe21 	bl	8003f5c <memset>
	}
}
 800031a:	bf00      	nop
 800031c:	3708      	adds	r7, #8
 800031e:	46bd      	mov	sp, r7
 8000320:	bd80      	pop	{r7, pc}
 8000322:	bf00      	nop
 8000324:	2000020e 	.word	0x2000020e
 8000328:	20000210 	.word	0x20000210
 800032c:	2000023c 	.word	0x2000023c
 8000330:	2000033c 	.word	0x2000033c
 8000334:	20000098 	.word	0x20000098

08000338 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi){
 8000338:	b580      	push	{r7, lr}
 800033a:	b082      	sub	sp, #8
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
    //fill in line2 (later half)
	if(line<VGA_VBUFFER){
 8000340:	4b1f      	ldr	r3, [pc, #124]	; (80003c0 <HAL_SPI_TxCpltCallback+0x88>)
 8000342:	881b      	ldrh	r3, [r3, #0]
 8000344:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000348:	d221      	bcs.n	800038e <HAL_SPI_TxCpltCallback+0x56>
	    memcpy(VGA_obuffer + vga_voff[2],VGA_buffer[line],VGA_LBUFFER);
 800034a:	4b1e      	ldr	r3, [pc, #120]	; (80003c4 <HAL_SPI_TxCpltCallback+0x8c>)
 800034c:	889b      	ldrh	r3, [r3, #4]
 800034e:	461a      	mov	r2, r3
 8000350:	4b1d      	ldr	r3, [pc, #116]	; (80003c8 <HAL_SPI_TxCpltCallback+0x90>)
 8000352:	18d0      	adds	r0, r2, r3
 8000354:	4b1a      	ldr	r3, [pc, #104]	; (80003c0 <HAL_SPI_TxCpltCallback+0x88>)
 8000356:	881b      	ldrh	r3, [r3, #0]
 8000358:	461a      	mov	r2, r3
 800035a:	2332      	movs	r3, #50	; 0x32
 800035c:	fb02 f303 	mul.w	r3, r2, r3
 8000360:	4a1a      	ldr	r2, [pc, #104]	; (80003cc <HAL_SPI_TxCpltCallback+0x94>)
 8000362:	4413      	add	r3, r2
 8000364:	2232      	movs	r2, #50	; 0x32
 8000366:	4619      	mov	r1, r3
 8000368:	f003 fdea 	bl	8003f40 <memcpy>
   	    memcpy(VGA_obuffer + vga_voff[3],VGA_buffer[line],VGA_LBUFFER);
 800036c:	4b15      	ldr	r3, [pc, #84]	; (80003c4 <HAL_SPI_TxCpltCallback+0x8c>)
 800036e:	88db      	ldrh	r3, [r3, #6]
 8000370:	461a      	mov	r2, r3
 8000372:	4b15      	ldr	r3, [pc, #84]	; (80003c8 <HAL_SPI_TxCpltCallback+0x90>)
 8000374:	18d0      	adds	r0, r2, r3
 8000376:	4b12      	ldr	r3, [pc, #72]	; (80003c0 <HAL_SPI_TxCpltCallback+0x88>)
 8000378:	881b      	ldrh	r3, [r3, #0]
 800037a:	461a      	mov	r2, r3
 800037c:	2332      	movs	r3, #50	; 0x32
 800037e:	fb02 f303 	mul.w	r3, r2, r3
 8000382:	4a12      	ldr	r2, [pc, #72]	; (80003cc <HAL_SPI_TxCpltCallback+0x94>)
 8000384:	4413      	add	r3, r2
 8000386:	2232      	movs	r2, #50	; 0x32
 8000388:	4619      	mov	r1, r3
 800038a:	f003 fdd9 	bl	8003f40 <memcpy>
	}
	line++;
 800038e:	4b0c      	ldr	r3, [pc, #48]	; (80003c0 <HAL_SPI_TxCpltCallback+0x88>)
 8000390:	881b      	ldrh	r3, [r3, #0]
 8000392:	3301      	adds	r3, #1
 8000394:	b29a      	uxth	r2, r3
 8000396:	4b0a      	ldr	r3, [pc, #40]	; (80003c0 <HAL_SPI_TxCpltCallback+0x88>)
 8000398:	801a      	strh	r2, [r3, #0]
	if(line==VGA_VBUFFER){
 800039a:	4b09      	ldr	r3, [pc, #36]	; (80003c0 <HAL_SPI_TxCpltCallback+0x88>)
 800039c:	881b      	ldrh	r3, [r3, #0]
 800039e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80003a2:	d108      	bne.n	80003b6 <HAL_SPI_TxCpltCallback+0x7e>
		HAL_SPI_DMAStop(&hspi1);
 80003a4:	480a      	ldr	r0, [pc, #40]	; (80003d0 <HAL_SPI_TxCpltCallback+0x98>)
 80003a6:	f002 fbb1 	bl	8002b0c <HAL_SPI_DMAStop>
		memset(VGA_obuffer,0x0,VGA_FULL);
 80003aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80003ae:	2100      	movs	r1, #0
 80003b0:	4805      	ldr	r0, [pc, #20]	; (80003c8 <HAL_SPI_TxCpltCallback+0x90>)
 80003b2:	f003 fdd3 	bl	8003f5c <memset>
	}
}
 80003b6:	bf00      	nop
 80003b8:	3708      	adds	r7, #8
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	2000020e 	.word	0x2000020e
 80003c4:	20000210 	.word	0x20000210
 80003c8:	2000023c 	.word	0x2000023c
 80003cc:	2000033c 	.word	0x2000033c
 80003d0:	20000098 	.word	0x20000098

080003d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b08e      	sub	sp, #56	; 0x38
 80003d8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003da:	f001 f905 	bl	80015e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003de:	f000 f8af 	bl	8000540 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003e2:	f000 fac3 	bl	800096c <MX_GPIO_Init>
  MX_DMA_Init();
 80003e6:	f000 faa3 	bl	8000930 <MX_DMA_Init>
  MX_TIM1_Init();
 80003ea:	f000 f925 	bl	8000638 <MX_TIM1_Init>
  MX_TIM2_Init();
 80003ee:	f000 f9c3 	bl	8000778 <MX_TIM2_Init>
  MX_SPI1_Init();
 80003f2:	f000 f8eb 	bl	80005cc <MX_SPI1_Init>
  MX_TIM4_Init();
 80003f6:	f000 fa37 	bl	8000868 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  //H-sync
  HAL_TIM_Base_Start_IT(&htim1);
 80003fa:	4849      	ldr	r0, [pc, #292]	; (8000520 <main+0x14c>)
 80003fc:	f002 fd46 	bl	8002e8c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000400:	2100      	movs	r1, #0
 8000402:	4847      	ldr	r0, [pc, #284]	; (8000520 <main+0x14c>)
 8000404:	f002 fdec 	bl	8002fe0 <HAL_TIM_PWM_Start>
  //V-sync
  HAL_TIM_Base_Start_IT(&htim2);
 8000408:	4846      	ldr	r0, [pc, #280]	; (8000524 <main+0x150>)
 800040a:	f002 fd3f 	bl	8002e8c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 800040e:	2100      	movs	r1, #0
 8000410:	4844      	ldr	r0, [pc, #272]	; (8000524 <main+0x150>)
 8000412:	f002 fde5 	bl	8002fe0 <HAL_TIM_PWM_Start>
  //Delay before drawing the first pixel for each frame
  HAL_TIM_Base_Start_IT(&htim4);
 8000416:	4844      	ldr	r0, [pc, #272]	; (8000528 <main+0x154>)
 8000418:	f002 fd38 	bl	8002e8c <HAL_TIM_Base_Start_IT>

  VGA_update();
 800041c:	f7ff fe96 	bl	800014c <VGA_update>
  ClearScreen(VGA_BLACK);
 8000420:	2000      	movs	r0, #0
 8000422:	f000 fd73 	bl	8000f0c <ClearScreen>
  DrawRectangle(0,0,VGA_WIDTH-1,VGA_HEIGHT-1,VGA_WHITE);
 8000426:	2301      	movs	r3, #1
 8000428:	9300      	str	r3, [sp, #0]
 800042a:	f240 1329 	movw	r3, #297	; 0x129
 800042e:	f240 128d 	movw	r2, #397	; 0x18d
 8000432:	2100      	movs	r1, #0
 8000434:	2000      	movs	r0, #0
 8000436:	f001 f869 	bl	800150c <DrawRectangle>

  char msg[32]="Testing";
 800043a:	4a3c      	ldr	r2, [pc, #240]	; (800052c <main+0x158>)
 800043c:	463b      	mov	r3, r7
 800043e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000442:	e883 0003 	stmia.w	r3, {r0, r1}
 8000446:	f107 0308 	add.w	r3, r7, #8
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
 800044e:	605a      	str	r2, [r3, #4]
 8000450:	609a      	str	r2, [r3, #8]
 8000452:	60da      	str	r2, [r3, #12]
 8000454:	611a      	str	r2, [r3, #16]
 8000456:	615a      	str	r2, [r3, #20]
  SetCursor(3,3);
 8000458:	2103      	movs	r1, #3
 800045a:	2003      	movs	r0, #3
 800045c:	f000 ffac 	bl	80013b8 <SetCursor>
  WriteString(msg,Font_7x10,VGA_WHITE);
 8000460:	4a33      	ldr	r2, [pc, #204]	; (8000530 <main+0x15c>)
 8000462:	4638      	mov	r0, r7
 8000464:	2301      	movs	r3, #1
 8000466:	ca06      	ldmia	r2, {r1, r2}
 8000468:	f000 ff80 	bl	800136c <WriteString>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int r,x,y,z=0;
 800046c:	2300      	movs	r3, #0
 800046e:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (1)
  {
	  r = rand()%50;
 8000470:	f003 fd7c 	bl	8003f6c <rand>
 8000474:	4603      	mov	r3, r0
 8000476:	4a2f      	ldr	r2, [pc, #188]	; (8000534 <main+0x160>)
 8000478:	fb82 1203 	smull	r1, r2, r2, r3
 800047c:	1111      	asrs	r1, r2, #4
 800047e:	17da      	asrs	r2, r3, #31
 8000480:	1a8a      	subs	r2, r1, r2
 8000482:	2132      	movs	r1, #50	; 0x32
 8000484:	fb01 f202 	mul.w	r2, r1, r2
 8000488:	1a9b      	subs	r3, r3, r2
 800048a:	62bb      	str	r3, [r7, #40]	; 0x28
	  x = rand()%VGA_WIDTH;
 800048c:	f003 fd6e 	bl	8003f6c <rand>
 8000490:	4603      	mov	r3, r0
 8000492:	4a29      	ldr	r2, [pc, #164]	; (8000538 <main+0x164>)
 8000494:	fb82 1203 	smull	r1, r2, r2, r3
 8000498:	11d1      	asrs	r1, r2, #7
 800049a:	17da      	asrs	r2, r3, #31
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	f44f 71c7 	mov.w	r1, #398	; 0x18e
 80004a2:	fb01 f202 	mul.w	r2, r1, r2
 80004a6:	1a9b      	subs	r3, r3, r2
 80004a8:	627b      	str	r3, [r7, #36]	; 0x24
	  y = rand()%VGA_HEIGHT;
 80004aa:	f003 fd5f 	bl	8003f6c <rand>
 80004ae:	4603      	mov	r3, r0
 80004b0:	4a22      	ldr	r2, [pc, #136]	; (800053c <main+0x168>)
 80004b2:	fb82 1203 	smull	r1, r2, r2, r3
 80004b6:	1111      	asrs	r1, r2, #4
 80004b8:	17da      	asrs	r2, r3, #31
 80004ba:	1a8a      	subs	r2, r1, r2
 80004bc:	f44f 7195 	mov.w	r1, #298	; 0x12a
 80004c0:	fb01 f202 	mul.w	r2, r1, r2
 80004c4:	1a9b      	subs	r3, r3, r2
 80004c6:	623b      	str	r3, [r7, #32]
	  DrawCircle(x,y,r,VGA_WHITE);
 80004c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004ca:	b218      	sxth	r0, r3
 80004cc:	6a3b      	ldr	r3, [r7, #32]
 80004ce:	b219      	sxth	r1, r3
 80004d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004d2:	b21a      	sxth	r2, r3
 80004d4:	2301      	movs	r3, #1
 80004d6:	f000 ff85 	bl	80013e4 <DrawCircle>
	  z=z+1;
 80004da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80004dc:	3301      	adds	r3, #1
 80004de:	62fb      	str	r3, [r7, #44]	; 0x2c
	  if(z>=100){
 80004e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80004e2:	2b63      	cmp	r3, #99	; 0x63
 80004e4:	dd18      	ble.n	8000518 <main+0x144>
		  z=0;
 80004e6:	2300      	movs	r3, #0
 80004e8:	62fb      	str	r3, [r7, #44]	; 0x2c
		  ClearScreen(VGA_BLACK);
 80004ea:	2000      	movs	r0, #0
 80004ec:	f000 fd0e 	bl	8000f0c <ClearScreen>
		  DrawRectangle(0,0,VGA_WIDTH-1,VGA_HEIGHT-1,VGA_WHITE);
 80004f0:	2301      	movs	r3, #1
 80004f2:	9300      	str	r3, [sp, #0]
 80004f4:	f240 1329 	movw	r3, #297	; 0x129
 80004f8:	f240 128d 	movw	r2, #397	; 0x18d
 80004fc:	2100      	movs	r1, #0
 80004fe:	2000      	movs	r0, #0
 8000500:	f001 f804 	bl	800150c <DrawRectangle>
		  SetCursor(3,3);
 8000504:	2103      	movs	r1, #3
 8000506:	2003      	movs	r0, #3
 8000508:	f000 ff56 	bl	80013b8 <SetCursor>
		  WriteString(msg,Font_7x10,VGA_WHITE);
 800050c:	4a08      	ldr	r2, [pc, #32]	; (8000530 <main+0x15c>)
 800050e:	4638      	mov	r0, r7
 8000510:	2301      	movs	r3, #1
 8000512:	ca06      	ldmia	r2, {r1, r2}
 8000514:	f000 ff2a 	bl	800136c <WriteString>
	  }
	  HAL_Delay(100);
 8000518:	2064      	movs	r0, #100	; 0x64
 800051a:	f001 f8c7 	bl	80016ac <HAL_Delay>
	  r = rand()%50;
 800051e:	e7a7      	b.n	8000470 <main+0x9c>
 8000520:	20000134 	.word	0x20000134
 8000524:	2000017c 	.word	0x2000017c
 8000528:	200001c4 	.word	0x200001c4
 800052c:	080053a4 	.word	0x080053a4
 8000530:	20000008 	.word	0x20000008
 8000534:	51eb851f 	.word	0x51eb851f
 8000538:	5254e78f 	.word	0x5254e78f
 800053c:	0dbeb61f 	.word	0x0dbeb61f

08000540 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b090      	sub	sp, #64	; 0x40
 8000544:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000546:	f107 0318 	add.w	r3, r7, #24
 800054a:	2228      	movs	r2, #40	; 0x28
 800054c:	2100      	movs	r1, #0
 800054e:	4618      	mov	r0, r3
 8000550:	f003 fd04 	bl	8003f5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000554:	1d3b      	adds	r3, r7, #4
 8000556:	2200      	movs	r2, #0
 8000558:	601a      	str	r2, [r3, #0]
 800055a:	605a      	str	r2, [r3, #4]
 800055c:	609a      	str	r2, [r3, #8]
 800055e:	60da      	str	r2, [r3, #12]
 8000560:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000562:	2301      	movs	r3, #1
 8000564:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000566:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800056a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800056c:	2300      	movs	r3, #0
 800056e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000570:	2301      	movs	r3, #1
 8000572:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000574:	2302      	movs	r3, #2
 8000576:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000578:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800057c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800057e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000582:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000584:	f107 0318 	add.w	r3, r7, #24
 8000588:	4618      	mov	r0, r3
 800058a:	f001 fd9d 	bl	80020c8 <HAL_RCC_OscConfig>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000594:	f000 fa5a 	bl	8000a4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000598:	230f      	movs	r3, #15
 800059a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800059c:	2302      	movs	r3, #2
 800059e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005a0:	2300      	movs	r3, #0
 80005a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005aa:	2300      	movs	r3, #0
 80005ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005ae:	1d3b      	adds	r3, r7, #4
 80005b0:	2102      	movs	r1, #2
 80005b2:	4618      	mov	r0, r3
 80005b4:	f002 f80a 	bl	80025cc <HAL_RCC_ClockConfig>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80005be:	f000 fa45 	bl	8000a4c <Error_Handler>
  }
}
 80005c2:	bf00      	nop
 80005c4:	3740      	adds	r7, #64	; 0x40
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
	...

080005cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80005d0:	4b17      	ldr	r3, [pc, #92]	; (8000630 <MX_SPI1_Init+0x64>)
 80005d2:	4a18      	ldr	r2, [pc, #96]	; (8000634 <MX_SPI1_Init+0x68>)
 80005d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80005d6:	4b16      	ldr	r3, [pc, #88]	; (8000630 <MX_SPI1_Init+0x64>)
 80005d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80005dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80005de:	4b14      	ldr	r3, [pc, #80]	; (8000630 <MX_SPI1_Init+0x64>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80005e4:	4b12      	ldr	r3, [pc, #72]	; (8000630 <MX_SPI1_Init+0x64>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005ea:	4b11      	ldr	r3, [pc, #68]	; (8000630 <MX_SPI1_Init+0x64>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005f0:	4b0f      	ldr	r3, [pc, #60]	; (8000630 <MX_SPI1_Init+0x64>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80005f6:	4b0e      	ldr	r3, [pc, #56]	; (8000630 <MX_SPI1_Init+0x64>)
 80005f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80005fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80005fe:	4b0c      	ldr	r3, [pc, #48]	; (8000630 <MX_SPI1_Init+0x64>)
 8000600:	2208      	movs	r2, #8
 8000602:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000604:	4b0a      	ldr	r3, [pc, #40]	; (8000630 <MX_SPI1_Init+0x64>)
 8000606:	2200      	movs	r2, #0
 8000608:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800060a:	4b09      	ldr	r3, [pc, #36]	; (8000630 <MX_SPI1_Init+0x64>)
 800060c:	2200      	movs	r2, #0
 800060e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000610:	4b07      	ldr	r3, [pc, #28]	; (8000630 <MX_SPI1_Init+0x64>)
 8000612:	2200      	movs	r2, #0
 8000614:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000616:	4b06      	ldr	r3, [pc, #24]	; (8000630 <MX_SPI1_Init+0x64>)
 8000618:	220a      	movs	r2, #10
 800061a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800061c:	4804      	ldr	r0, [pc, #16]	; (8000630 <MX_SPI1_Init+0x64>)
 800061e:	f002 f93b 	bl	8002898 <HAL_SPI_Init>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000628:	f000 fa10 	bl	8000a4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800062c:	bf00      	nop
 800062e:	bd80      	pop	{r7, pc}
 8000630:	20000098 	.word	0x20000098
 8000634:	40013000 	.word	0x40013000

08000638 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b096      	sub	sp, #88	; 0x58
 800063c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800063e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
 8000646:	605a      	str	r2, [r3, #4]
 8000648:	609a      	str	r2, [r3, #8]
 800064a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800064c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000656:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800065a:	2200      	movs	r2, #0
 800065c:	601a      	str	r2, [r3, #0]
 800065e:	605a      	str	r2, [r3, #4]
 8000660:	609a      	str	r2, [r3, #8]
 8000662:	60da      	str	r2, [r3, #12]
 8000664:	611a      	str	r2, [r3, #16]
 8000666:	615a      	str	r2, [r3, #20]
 8000668:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800066a:	1d3b      	adds	r3, r7, #4
 800066c:	2220      	movs	r2, #32
 800066e:	2100      	movs	r1, #0
 8000670:	4618      	mov	r0, r3
 8000672:	f003 fc73 	bl	8003f5c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000676:	4b3e      	ldr	r3, [pc, #248]	; (8000770 <MX_TIM1_Init+0x138>)
 8000678:	4a3e      	ldr	r2, [pc, #248]	; (8000774 <MX_TIM1_Init+0x13c>)
 800067a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2-1;
 800067c:	4b3c      	ldr	r3, [pc, #240]	; (8000770 <MX_TIM1_Init+0x138>)
 800067e:	2201      	movs	r2, #1
 8000680:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000682:	4b3b      	ldr	r3, [pc, #236]	; (8000770 <MX_TIM1_Init+0x138>)
 8000684:	2200      	movs	r2, #0
 8000686:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024-1;
 8000688:	4b39      	ldr	r3, [pc, #228]	; (8000770 <MX_TIM1_Init+0x138>)
 800068a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800068e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000690:	4b37      	ldr	r3, [pc, #220]	; (8000770 <MX_TIM1_Init+0x138>)
 8000692:	2200      	movs	r2, #0
 8000694:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000696:	4b36      	ldr	r3, [pc, #216]	; (8000770 <MX_TIM1_Init+0x138>)
 8000698:	2200      	movs	r2, #0
 800069a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800069c:	4b34      	ldr	r3, [pc, #208]	; (8000770 <MX_TIM1_Init+0x138>)
 800069e:	2280      	movs	r2, #128	; 0x80
 80006a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80006a2:	4833      	ldr	r0, [pc, #204]	; (8000770 <MX_TIM1_Init+0x138>)
 80006a4:	f002 fba2 	bl	8002dec <HAL_TIM_Base_Init>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80006ae:	f000 f9cd 	bl	8000a4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006b6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80006b8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80006bc:	4619      	mov	r1, r3
 80006be:	482c      	ldr	r0, [pc, #176]	; (8000770 <MX_TIM1_Init+0x138>)
 80006c0:	f002 fef6 	bl	80034b0 <HAL_TIM_ConfigClockSource>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80006ca:	f000 f9bf 	bl	8000a4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80006ce:	4828      	ldr	r0, [pc, #160]	; (8000770 <MX_TIM1_Init+0x138>)
 80006d0:	f002 fc2e 	bl	8002f30 <HAL_TIM_PWM_Init>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80006da:	f000 f9b7 	bl	8000a4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80006de:	2320      	movs	r3, #32
 80006e0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006e2:	2300      	movs	r3, #0
 80006e4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80006e6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80006ea:	4619      	mov	r1, r3
 80006ec:	4820      	ldr	r0, [pc, #128]	; (8000770 <MX_TIM1_Init+0x138>)
 80006ee:	f003 fb3b 	bl	8003d68 <HAL_TIMEx_MasterConfigSynchronization>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80006f8:	f000 f9a8 	bl	8000a4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006fc:	2360      	movs	r3, #96	; 0x60
 80006fe:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 72;
 8000700:	2348      	movs	r3, #72	; 0x48
 8000702:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000704:	2300      	movs	r3, #0
 8000706:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000708:	2300      	movs	r3, #0
 800070a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800070c:	2300      	movs	r3, #0
 800070e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000710:	2300      	movs	r3, #0
 8000712:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000714:	2300      	movs	r3, #0
 8000716:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000718:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800071c:	2200      	movs	r2, #0
 800071e:	4619      	mov	r1, r3
 8000720:	4813      	ldr	r0, [pc, #76]	; (8000770 <MX_TIM1_Init+0x138>)
 8000722:	f002 fe07 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800072c:	f000 f98e 	bl	8000a4c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000730:	2300      	movs	r3, #0
 8000732:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000734:	2300      	movs	r3, #0
 8000736:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000738:	2300      	movs	r3, #0
 800073a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800073c:	2300      	movs	r3, #0
 800073e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000744:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000748:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800074a:	2300      	movs	r3, #0
 800074c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800074e:	1d3b      	adds	r3, r7, #4
 8000750:	4619      	mov	r1, r3
 8000752:	4807      	ldr	r0, [pc, #28]	; (8000770 <MX_TIM1_Init+0x138>)
 8000754:	f003 fb66 	bl	8003e24 <HAL_TIMEx_ConfigBreakDeadTime>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800075e:	f000 f975 	bl	8000a4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000762:	4803      	ldr	r0, [pc, #12]	; (8000770 <MX_TIM1_Init+0x138>)
 8000764:	f000 fa68 	bl	8000c38 <HAL_TIM_MspPostInit>

}
 8000768:	bf00      	nop
 800076a:	3758      	adds	r7, #88	; 0x58
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	20000134 	.word	0x20000134
 8000774:	40012c00 	.word	0x40012c00

08000778 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b08e      	sub	sp, #56	; 0x38
 800077c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800077e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]
 800078a:	60da      	str	r2, [r3, #12]
 800078c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800078e:	f107 031c 	add.w	r3, r7, #28
 8000792:	2200      	movs	r2, #0
 8000794:	601a      	str	r2, [r3, #0]
 8000796:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000798:	463b      	mov	r3, r7
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	605a      	str	r2, [r3, #4]
 80007a0:	609a      	str	r2, [r3, #8]
 80007a2:	60da      	str	r2, [r3, #12]
 80007a4:	611a      	str	r2, [r3, #16]
 80007a6:	615a      	str	r2, [r3, #20]
 80007a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007aa:	4b2e      	ldr	r3, [pc, #184]	; (8000864 <MX_TIM2_Init+0xec>)
 80007ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80007b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80007b2:	4b2c      	ldr	r3, [pc, #176]	; (8000864 <MX_TIM2_Init+0xec>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007b8:	4b2a      	ldr	r3, [pc, #168]	; (8000864 <MX_TIM2_Init+0xec>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 625-1;
 80007be:	4b29      	ldr	r3, [pc, #164]	; (8000864 <MX_TIM2_Init+0xec>)
 80007c0:	f44f 721c 	mov.w	r2, #624	; 0x270
 80007c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007c6:	4b27      	ldr	r3, [pc, #156]	; (8000864 <MX_TIM2_Init+0xec>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007cc:	4b25      	ldr	r3, [pc, #148]	; (8000864 <MX_TIM2_Init+0xec>)
 80007ce:	2280      	movs	r2, #128	; 0x80
 80007d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007d2:	4824      	ldr	r0, [pc, #144]	; (8000864 <MX_TIM2_Init+0xec>)
 80007d4:	f002 fb0a 	bl	8002dec <HAL_TIM_Base_Init>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80007de:	f000 f935 	bl	8000a4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80007e2:	4820      	ldr	r0, [pc, #128]	; (8000864 <MX_TIM2_Init+0xec>)
 80007e4:	f002 fba4 	bl	8002f30 <HAL_TIM_PWM_Init>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80007ee:	f000 f92d 	bl	8000a4c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80007f2:	2307      	movs	r3, #7
 80007f4:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80007fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007fe:	4619      	mov	r1, r3
 8000800:	4818      	ldr	r0, [pc, #96]	; (8000864 <MX_TIM2_Init+0xec>)
 8000802:	f002 ff19 	bl	8003638 <HAL_TIM_SlaveConfigSynchro>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800080c:	f000 f91e 	bl	8000a4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000810:	2320      	movs	r3, #32
 8000812:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000814:	2300      	movs	r3, #0
 8000816:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000818:	f107 031c 	add.w	r3, r7, #28
 800081c:	4619      	mov	r1, r3
 800081e:	4811      	ldr	r0, [pc, #68]	; (8000864 <MX_TIM2_Init+0xec>)
 8000820:	f003 faa2 	bl	8003d68 <HAL_TIMEx_MasterConfigSynchronization>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 800082a:	f000 f90f 	bl	8000a4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800082e:	2360      	movs	r3, #96	; 0x60
 8000830:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2;
 8000832:	2302      	movs	r3, #2
 8000834:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000836:	2300      	movs	r3, #0
 8000838:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800083a:	2300      	movs	r3, #0
 800083c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800083e:	463b      	mov	r3, r7
 8000840:	2200      	movs	r2, #0
 8000842:	4619      	mov	r1, r3
 8000844:	4807      	ldr	r0, [pc, #28]	; (8000864 <MX_TIM2_Init+0xec>)
 8000846:	f002 fd75 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8000850:	f000 f8fc 	bl	8000a4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000854:	4803      	ldr	r0, [pc, #12]	; (8000864 <MX_TIM2_Init+0xec>)
 8000856:	f000 f9ef 	bl	8000c38 <HAL_TIM_MspPostInit>

}
 800085a:	bf00      	nop
 800085c:	3738      	adds	r7, #56	; 0x38
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	2000017c 	.word	0x2000017c

08000868 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08c      	sub	sp, #48	; 0x30
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800086e:	f107 0320 	add.w	r3, r7, #32
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800087c:	f107 030c 	add.w	r3, r7, #12
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	605a      	str	r2, [r3, #4]
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	60da      	str	r2, [r3, #12]
 800088a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000894:	4b24      	ldr	r3, [pc, #144]	; (8000928 <MX_TIM4_Init+0xc0>)
 8000896:	4a25      	ldr	r2, [pc, #148]	; (800092c <MX_TIM4_Init+0xc4>)
 8000898:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2-1;
 800089a:	4b23      	ldr	r3, [pc, #140]	; (8000928 <MX_TIM4_Init+0xc0>)
 800089c:	2201      	movs	r2, #1
 800089e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008a0:	4b21      	ldr	r3, [pc, #132]	; (8000928 <MX_TIM4_Init+0xc0>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 16182;
 80008a6:	4b20      	ldr	r3, [pc, #128]	; (8000928 <MX_TIM4_Init+0xc0>)
 80008a8:	f643 7236 	movw	r2, #16182	; 0x3f36
 80008ac:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ae:	4b1e      	ldr	r3, [pc, #120]	; (8000928 <MX_TIM4_Init+0xc0>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80008b4:	4b1c      	ldr	r3, [pc, #112]	; (8000928 <MX_TIM4_Init+0xc0>)
 80008b6:	2280      	movs	r2, #128	; 0x80
 80008b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80008ba:	481b      	ldr	r0, [pc, #108]	; (8000928 <MX_TIM4_Init+0xc0>)
 80008bc:	f002 fa96 	bl	8002dec <HAL_TIM_Base_Init>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 80008c6:	f000 f8c1 	bl	8000a4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008ce:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80008d0:	f107 0320 	add.w	r3, r7, #32
 80008d4:	4619      	mov	r1, r3
 80008d6:	4814      	ldr	r0, [pc, #80]	; (8000928 <MX_TIM4_Init+0xc0>)
 80008d8:	f002 fdea 	bl	80034b0 <HAL_TIM_ConfigClockSource>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80008e2:	f000 f8b3 	bl	8000a4c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80008e6:	2304      	movs	r3, #4
 80008e8:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80008ea:	2310      	movs	r3, #16
 80008ec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 80008ee:	f107 030c 	add.w	r3, r7, #12
 80008f2:	4619      	mov	r1, r3
 80008f4:	480c      	ldr	r0, [pc, #48]	; (8000928 <MX_TIM4_Init+0xc0>)
 80008f6:	f002 fe9f 	bl	8003638 <HAL_TIM_SlaveConfigSynchro>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8000900:	f000 f8a4 	bl	8000a4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000904:	2300      	movs	r3, #0
 8000906:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000908:	2300      	movs	r3, #0
 800090a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800090c:	1d3b      	adds	r3, r7, #4
 800090e:	4619      	mov	r1, r3
 8000910:	4805      	ldr	r0, [pc, #20]	; (8000928 <MX_TIM4_Init+0xc0>)
 8000912:	f003 fa29 	bl	8003d68 <HAL_TIMEx_MasterConfigSynchronization>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_TIM4_Init+0xb8>
  {
    Error_Handler();
 800091c:	f000 f896 	bl	8000a4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000920:	bf00      	nop
 8000922:	3730      	adds	r7, #48	; 0x30
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	200001c4 	.word	0x200001c4
 800092c:	40000800 	.word	0x40000800

08000930 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000936:	4b0c      	ldr	r3, [pc, #48]	; (8000968 <MX_DMA_Init+0x38>)
 8000938:	695b      	ldr	r3, [r3, #20]
 800093a:	4a0b      	ldr	r2, [pc, #44]	; (8000968 <MX_DMA_Init+0x38>)
 800093c:	f043 0301 	orr.w	r3, r3, #1
 8000940:	6153      	str	r3, [r2, #20]
 8000942:	4b09      	ldr	r3, [pc, #36]	; (8000968 <MX_DMA_Init+0x38>)
 8000944:	695b      	ldr	r3, [r3, #20]
 8000946:	f003 0301 	and.w	r3, r3, #1
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800094e:	2200      	movs	r2, #0
 8000950:	2100      	movs	r1, #0
 8000952:	200d      	movs	r0, #13
 8000954:	f000 ffa5 	bl	80018a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000958:	200d      	movs	r0, #13
 800095a:	f000 ffbe 	bl	80018da <HAL_NVIC_EnableIRQ>

}
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40021000 	.word	0x40021000

0800096c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b088      	sub	sp, #32
 8000970:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000972:	f107 0310 	add.w	r3, r7, #16
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	605a      	str	r2, [r3, #4]
 800097c:	609a      	str	r2, [r3, #8]
 800097e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000980:	4b2e      	ldr	r3, [pc, #184]	; (8000a3c <MX_GPIO_Init+0xd0>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	4a2d      	ldr	r2, [pc, #180]	; (8000a3c <MX_GPIO_Init+0xd0>)
 8000986:	f043 0310 	orr.w	r3, r3, #16
 800098a:	6193      	str	r3, [r2, #24]
 800098c:	4b2b      	ldr	r3, [pc, #172]	; (8000a3c <MX_GPIO_Init+0xd0>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	f003 0310 	and.w	r3, r3, #16
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000998:	4b28      	ldr	r3, [pc, #160]	; (8000a3c <MX_GPIO_Init+0xd0>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	4a27      	ldr	r2, [pc, #156]	; (8000a3c <MX_GPIO_Init+0xd0>)
 800099e:	f043 0320 	orr.w	r3, r3, #32
 80009a2:	6193      	str	r3, [r2, #24]
 80009a4:	4b25      	ldr	r3, [pc, #148]	; (8000a3c <MX_GPIO_Init+0xd0>)
 80009a6:	699b      	ldr	r3, [r3, #24]
 80009a8:	f003 0320 	and.w	r3, r3, #32
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b0:	4b22      	ldr	r3, [pc, #136]	; (8000a3c <MX_GPIO_Init+0xd0>)
 80009b2:	699b      	ldr	r3, [r3, #24]
 80009b4:	4a21      	ldr	r2, [pc, #132]	; (8000a3c <MX_GPIO_Init+0xd0>)
 80009b6:	f043 0304 	orr.w	r3, r3, #4
 80009ba:	6193      	str	r3, [r2, #24]
 80009bc:	4b1f      	ldr	r3, [pc, #124]	; (8000a3c <MX_GPIO_Init+0xd0>)
 80009be:	699b      	ldr	r3, [r3, #24]
 80009c0:	f003 0304 	and.w	r3, r3, #4
 80009c4:	607b      	str	r3, [r7, #4]
 80009c6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c8:	4b1c      	ldr	r3, [pc, #112]	; (8000a3c <MX_GPIO_Init+0xd0>)
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	4a1b      	ldr	r2, [pc, #108]	; (8000a3c <MX_GPIO_Init+0xd0>)
 80009ce:	f043 0308 	orr.w	r3, r3, #8
 80009d2:	6193      	str	r3, [r2, #24]
 80009d4:	4b19      	ldr	r3, [pc, #100]	; (8000a3c <MX_GPIO_Init+0xd0>)
 80009d6:	699b      	ldr	r3, [r3, #24]
 80009d8:	f003 0308 	and.w	r3, r3, #8
 80009dc:	603b      	str	r3, [r7, #0]
 80009de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80009e0:	2200      	movs	r2, #0
 80009e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e6:	4816      	ldr	r0, [pc, #88]	; (8000a40 <MX_GPIO_Init+0xd4>)
 80009e8:	f001 fb3e 	bl	8002068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80009ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f2:	2301      	movs	r3, #1
 80009f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	2300      	movs	r3, #0
 80009f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fa:	2302      	movs	r3, #2
 80009fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009fe:	f107 0310 	add.w	r3, r7, #16
 8000a02:	4619      	mov	r1, r3
 8000a04:	480e      	ldr	r0, [pc, #56]	; (8000a40 <MX_GPIO_Init+0xd4>)
 8000a06:	f001 f9ab 	bl	8001d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a0a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000a0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a10:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <MX_GPIO_Init+0xd8>)
 8000a12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a14:	2301      	movs	r3, #1
 8000a16:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a18:	f107 0310 	add.w	r3, r7, #16
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	480a      	ldr	r0, [pc, #40]	; (8000a48 <MX_GPIO_Init+0xdc>)
 8000a20:	f001 f99e 	bl	8001d60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000a24:	2200      	movs	r2, #0
 8000a26:	2100      	movs	r1, #0
 8000a28:	2017      	movs	r0, #23
 8000a2a:	f000 ff3a 	bl	80018a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a2e:	2017      	movs	r0, #23
 8000a30:	f000 ff53 	bl	80018da <HAL_NVIC_EnableIRQ>

}
 8000a34:	bf00      	nop
 8000a36:	3720      	adds	r7, #32
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40021000 	.word	0x40021000
 8000a40:	40011000 	.word	0x40011000
 8000a44:	10110000 	.word	0x10110000
 8000a48:	40010c00 	.word	0x40010c00

08000a4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a50:	b672      	cpsid	i
}
 8000a52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a54:	e7fe      	b.n	8000a54 <Error_Handler+0x8>
	...

08000a58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b085      	sub	sp, #20
 8000a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a5e:	4b15      	ldr	r3, [pc, #84]	; (8000ab4 <HAL_MspInit+0x5c>)
 8000a60:	699b      	ldr	r3, [r3, #24]
 8000a62:	4a14      	ldr	r2, [pc, #80]	; (8000ab4 <HAL_MspInit+0x5c>)
 8000a64:	f043 0301 	orr.w	r3, r3, #1
 8000a68:	6193      	str	r3, [r2, #24]
 8000a6a:	4b12      	ldr	r3, [pc, #72]	; (8000ab4 <HAL_MspInit+0x5c>)
 8000a6c:	699b      	ldr	r3, [r3, #24]
 8000a6e:	f003 0301 	and.w	r3, r3, #1
 8000a72:	60bb      	str	r3, [r7, #8]
 8000a74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a76:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <HAL_MspInit+0x5c>)
 8000a78:	69db      	ldr	r3, [r3, #28]
 8000a7a:	4a0e      	ldr	r2, [pc, #56]	; (8000ab4 <HAL_MspInit+0x5c>)
 8000a7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a80:	61d3      	str	r3, [r2, #28]
 8000a82:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <HAL_MspInit+0x5c>)
 8000a84:	69db      	ldr	r3, [r3, #28]
 8000a86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a8e:	4b0a      	ldr	r3, [pc, #40]	; (8000ab8 <HAL_MspInit+0x60>)
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a9a:	60fb      	str	r3, [r7, #12]
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000aa2:	60fb      	str	r3, [r7, #12]
 8000aa4:	4a04      	ldr	r2, [pc, #16]	; (8000ab8 <HAL_MspInit+0x60>)
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aaa:	bf00      	nop
 8000aac:	3714      	adds	r7, #20
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bc80      	pop	{r7}
 8000ab2:	4770      	bx	lr
 8000ab4:	40021000 	.word	0x40021000
 8000ab8:	40010000 	.word	0x40010000

08000abc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b088      	sub	sp, #32
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac4:	f107 0310 	add.w	r3, r7, #16
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	609a      	str	r2, [r3, #8]
 8000ad0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a29      	ldr	r2, [pc, #164]	; (8000b7c <HAL_SPI_MspInit+0xc0>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d14a      	bne.n	8000b72 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000adc:	4b28      	ldr	r3, [pc, #160]	; (8000b80 <HAL_SPI_MspInit+0xc4>)
 8000ade:	699b      	ldr	r3, [r3, #24]
 8000ae0:	4a27      	ldr	r2, [pc, #156]	; (8000b80 <HAL_SPI_MspInit+0xc4>)
 8000ae2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ae6:	6193      	str	r3, [r2, #24]
 8000ae8:	4b25      	ldr	r3, [pc, #148]	; (8000b80 <HAL_SPI_MspInit+0xc4>)
 8000aea:	699b      	ldr	r3, [r3, #24]
 8000aec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000af0:	60fb      	str	r3, [r7, #12]
 8000af2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af4:	4b22      	ldr	r3, [pc, #136]	; (8000b80 <HAL_SPI_MspInit+0xc4>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	4a21      	ldr	r2, [pc, #132]	; (8000b80 <HAL_SPI_MspInit+0xc4>)
 8000afa:	f043 0304 	orr.w	r3, r3, #4
 8000afe:	6193      	str	r3, [r2, #24]
 8000b00:	4b1f      	ldr	r3, [pc, #124]	; (8000b80 <HAL_SPI_MspInit+0xc4>)
 8000b02:	699b      	ldr	r3, [r3, #24]
 8000b04:	f003 0304 	and.w	r3, r3, #4
 8000b08:	60bb      	str	r3, [r7, #8]
 8000b0a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000b0c:	23a0      	movs	r3, #160	; 0xa0
 8000b0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b10:	2302      	movs	r3, #2
 8000b12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b14:	2303      	movs	r3, #3
 8000b16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b18:	f107 0310 	add.w	r3, r7, #16
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4819      	ldr	r0, [pc, #100]	; (8000b84 <HAL_SPI_MspInit+0xc8>)
 8000b20:	f001 f91e 	bl	8001d60 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000b24:	4b18      	ldr	r3, [pc, #96]	; (8000b88 <HAL_SPI_MspInit+0xcc>)
 8000b26:	4a19      	ldr	r2, [pc, #100]	; (8000b8c <HAL_SPI_MspInit+0xd0>)
 8000b28:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b2a:	4b17      	ldr	r3, [pc, #92]	; (8000b88 <HAL_SPI_MspInit+0xcc>)
 8000b2c:	2210      	movs	r2, #16
 8000b2e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b30:	4b15      	ldr	r3, [pc, #84]	; (8000b88 <HAL_SPI_MspInit+0xcc>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b36:	4b14      	ldr	r3, [pc, #80]	; (8000b88 <HAL_SPI_MspInit+0xcc>)
 8000b38:	2280      	movs	r2, #128	; 0x80
 8000b3a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b3c:	4b12      	ldr	r3, [pc, #72]	; (8000b88 <HAL_SPI_MspInit+0xcc>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b42:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <HAL_SPI_MspInit+0xcc>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8000b48:	4b0f      	ldr	r3, [pc, #60]	; (8000b88 <HAL_SPI_MspInit+0xcc>)
 8000b4a:	2220      	movs	r2, #32
 8000b4c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <HAL_SPI_MspInit+0xcc>)
 8000b50:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000b54:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000b56:	480c      	ldr	r0, [pc, #48]	; (8000b88 <HAL_SPI_MspInit+0xcc>)
 8000b58:	f000 feda 	bl	8001910 <HAL_DMA_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <HAL_SPI_MspInit+0xaa>
    {
      Error_Handler();
 8000b62:	f7ff ff73 	bl	8000a4c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4a07      	ldr	r2, [pc, #28]	; (8000b88 <HAL_SPI_MspInit+0xcc>)
 8000b6a:	649a      	str	r2, [r3, #72]	; 0x48
 8000b6c:	4a06      	ldr	r2, [pc, #24]	; (8000b88 <HAL_SPI_MspInit+0xcc>)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b72:	bf00      	nop
 8000b74:	3720      	adds	r7, #32
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40013000 	.word	0x40013000
 8000b80:	40021000 	.word	0x40021000
 8000b84:	40010800 	.word	0x40010800
 8000b88:	200000f0 	.word	0x200000f0
 8000b8c:	40020030 	.word	0x40020030

08000b90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b086      	sub	sp, #24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a23      	ldr	r2, [pc, #140]	; (8000c2c <HAL_TIM_Base_MspInit+0x9c>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d10c      	bne.n	8000bbc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ba2:	4b23      	ldr	r3, [pc, #140]	; (8000c30 <HAL_TIM_Base_MspInit+0xa0>)
 8000ba4:	699b      	ldr	r3, [r3, #24]
 8000ba6:	4a22      	ldr	r2, [pc, #136]	; (8000c30 <HAL_TIM_Base_MspInit+0xa0>)
 8000ba8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000bac:	6193      	str	r3, [r2, #24]
 8000bae:	4b20      	ldr	r3, [pc, #128]	; (8000c30 <HAL_TIM_Base_MspInit+0xa0>)
 8000bb0:	699b      	ldr	r3, [r3, #24]
 8000bb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000bb6:	617b      	str	r3, [r7, #20]
 8000bb8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000bba:	e032      	b.n	8000c22 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM2)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000bc4:	d114      	bne.n	8000bf0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000bc6:	4b1a      	ldr	r3, [pc, #104]	; (8000c30 <HAL_TIM_Base_MspInit+0xa0>)
 8000bc8:	69db      	ldr	r3, [r3, #28]
 8000bca:	4a19      	ldr	r2, [pc, #100]	; (8000c30 <HAL_TIM_Base_MspInit+0xa0>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	61d3      	str	r3, [r2, #28]
 8000bd2:	4b17      	ldr	r3, [pc, #92]	; (8000c30 <HAL_TIM_Base_MspInit+0xa0>)
 8000bd4:	69db      	ldr	r3, [r3, #28]
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	613b      	str	r3, [r7, #16]
 8000bdc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000bde:	2200      	movs	r2, #0
 8000be0:	2100      	movs	r1, #0
 8000be2:	201c      	movs	r0, #28
 8000be4:	f000 fe5d 	bl	80018a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000be8:	201c      	movs	r0, #28
 8000bea:	f000 fe76 	bl	80018da <HAL_NVIC_EnableIRQ>
}
 8000bee:	e018      	b.n	8000c22 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM4)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a0f      	ldr	r2, [pc, #60]	; (8000c34 <HAL_TIM_Base_MspInit+0xa4>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d113      	bne.n	8000c22 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000bfa:	4b0d      	ldr	r3, [pc, #52]	; (8000c30 <HAL_TIM_Base_MspInit+0xa0>)
 8000bfc:	69db      	ldr	r3, [r3, #28]
 8000bfe:	4a0c      	ldr	r2, [pc, #48]	; (8000c30 <HAL_TIM_Base_MspInit+0xa0>)
 8000c00:	f043 0304 	orr.w	r3, r3, #4
 8000c04:	61d3      	str	r3, [r2, #28]
 8000c06:	4b0a      	ldr	r3, [pc, #40]	; (8000c30 <HAL_TIM_Base_MspInit+0xa0>)
 8000c08:	69db      	ldr	r3, [r3, #28]
 8000c0a:	f003 0304 	and.w	r3, r3, #4
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000c12:	2200      	movs	r2, #0
 8000c14:	2100      	movs	r1, #0
 8000c16:	201e      	movs	r0, #30
 8000c18:	f000 fe43 	bl	80018a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000c1c:	201e      	movs	r0, #30
 8000c1e:	f000 fe5c 	bl	80018da <HAL_NVIC_EnableIRQ>
}
 8000c22:	bf00      	nop
 8000c24:	3718      	adds	r7, #24
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40012c00 	.word	0x40012c00
 8000c30:	40021000 	.word	0x40021000
 8000c34:	40000800 	.word	0x40000800

08000c38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b088      	sub	sp, #32
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c40:	f107 0310 	add.w	r3, r7, #16
 8000c44:	2200      	movs	r2, #0
 8000c46:	601a      	str	r2, [r3, #0]
 8000c48:	605a      	str	r2, [r3, #4]
 8000c4a:	609a      	str	r2, [r3, #8]
 8000c4c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4a1f      	ldr	r2, [pc, #124]	; (8000cd0 <HAL_TIM_MspPostInit+0x98>)
 8000c54:	4293      	cmp	r3, r2
 8000c56:	d119      	bne.n	8000c8c <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c58:	4b1e      	ldr	r3, [pc, #120]	; (8000cd4 <HAL_TIM_MspPostInit+0x9c>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	4a1d      	ldr	r2, [pc, #116]	; (8000cd4 <HAL_TIM_MspPostInit+0x9c>)
 8000c5e:	f043 0304 	orr.w	r3, r3, #4
 8000c62:	6193      	str	r3, [r2, #24]
 8000c64:	4b1b      	ldr	r3, [pc, #108]	; (8000cd4 <HAL_TIM_MspPostInit+0x9c>)
 8000c66:	699b      	ldr	r3, [r3, #24]
 8000c68:	f003 0304 	and.w	r3, r3, #4
 8000c6c:	60fb      	str	r3, [r7, #12]
 8000c6e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000c70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c74:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c76:	2302      	movs	r3, #2
 8000c78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7e:	f107 0310 	add.w	r3, r7, #16
 8000c82:	4619      	mov	r1, r3
 8000c84:	4814      	ldr	r0, [pc, #80]	; (8000cd8 <HAL_TIM_MspPostInit+0xa0>)
 8000c86:	f001 f86b 	bl	8001d60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000c8a:	e01c      	b.n	8000cc6 <HAL_TIM_MspPostInit+0x8e>
  else if(htim->Instance==TIM2)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c94:	d117      	bne.n	8000cc6 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c96:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <HAL_TIM_MspPostInit+0x9c>)
 8000c98:	699b      	ldr	r3, [r3, #24]
 8000c9a:	4a0e      	ldr	r2, [pc, #56]	; (8000cd4 <HAL_TIM_MspPostInit+0x9c>)
 8000c9c:	f043 0304 	orr.w	r3, r3, #4
 8000ca0:	6193      	str	r3, [r2, #24]
 8000ca2:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <HAL_TIM_MspPostInit+0x9c>)
 8000ca4:	699b      	ldr	r3, [r3, #24]
 8000ca6:	f003 0304 	and.w	r3, r3, #4
 8000caa:	60bb      	str	r3, [r7, #8]
 8000cac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cba:	f107 0310 	add.w	r3, r7, #16
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4805      	ldr	r0, [pc, #20]	; (8000cd8 <HAL_TIM_MspPostInit+0xa0>)
 8000cc2:	f001 f84d 	bl	8001d60 <HAL_GPIO_Init>
}
 8000cc6:	bf00      	nop
 8000cc8:	3720      	adds	r7, #32
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40012c00 	.word	0x40012c00
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	40010800 	.word	0x40010800

08000cdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ce0:	e7fe      	b.n	8000ce0 <NMI_Handler+0x4>

08000ce2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ce6:	e7fe      	b.n	8000ce6 <HardFault_Handler+0x4>

08000ce8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cec:	e7fe      	b.n	8000cec <MemManage_Handler+0x4>

08000cee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cf2:	e7fe      	b.n	8000cf2 <BusFault_Handler+0x4>

08000cf4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cf8:	e7fe      	b.n	8000cf8 <UsageFault_Handler+0x4>

08000cfa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cfa:	b480      	push	{r7}
 8000cfc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bc80      	pop	{r7}
 8000d04:	4770      	bx	lr

08000d06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d06:	b480      	push	{r7}
 8000d08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bc80      	pop	{r7}
 8000d10:	4770      	bx	lr

08000d12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d12:	b480      	push	{r7}
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d16:	bf00      	nop
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bc80      	pop	{r7}
 8000d1c:	4770      	bx	lr

08000d1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d22:	f000 fca7 	bl	8001674 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
	...

08000d2c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000d30:	4802      	ldr	r0, [pc, #8]	; (8000d3c <DMA1_Channel3_IRQHandler+0x10>)
 8000d32:	f000 fee1 	bl	8001af8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	200000f0 	.word	0x200000f0

08000d40 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000d44:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000d48:	f001 f9a6 	bl	8002098 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000d4c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000d50:	f001 f9a2 	bl	8002098 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000d54:	bf00      	nop
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d5c:	4802      	ldr	r0, [pc, #8]	; (8000d68 <TIM2_IRQHandler+0x10>)
 8000d5e:	f002 f9e1 	bl	8003124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d62:	bf00      	nop
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	2000017c 	.word	0x2000017c

08000d6c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000d70:	4802      	ldr	r0, [pc, #8]	; (8000d7c <TIM4_IRQHandler+0x10>)
 8000d72:	f002 f9d7 	bl	8003124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	200001c4 	.word	0x200001c4

08000d80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
	return 1;
 8000d84:	2301      	movs	r3, #1
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bc80      	pop	{r7}
 8000d8c:	4770      	bx	lr

08000d8e <_kill>:

int _kill(int pid, int sig)
{
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b082      	sub	sp, #8
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	6078      	str	r0, [r7, #4]
 8000d96:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000d98:	f003 f8a8 	bl	8003eec <__errno>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2216      	movs	r2, #22
 8000da0:	601a      	str	r2, [r3, #0]
	return -1;
 8000da2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}

08000dae <_exit>:

void _exit (int status)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b082      	sub	sp, #8
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000db6:	f04f 31ff 	mov.w	r1, #4294967295
 8000dba:	6878      	ldr	r0, [r7, #4]
 8000dbc:	f7ff ffe7 	bl	8000d8e <_kill>
	while (1) {}		/* Make sure we hang here */
 8000dc0:	e7fe      	b.n	8000dc0 <_exit+0x12>

08000dc2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000dc2:	b580      	push	{r7, lr}
 8000dc4:	b086      	sub	sp, #24
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	60f8      	str	r0, [r7, #12]
 8000dca:	60b9      	str	r1, [r7, #8]
 8000dcc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dce:	2300      	movs	r3, #0
 8000dd0:	617b      	str	r3, [r7, #20]
 8000dd2:	e00a      	b.n	8000dea <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000dd4:	f3af 8000 	nop.w
 8000dd8:	4601      	mov	r1, r0
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	1c5a      	adds	r2, r3, #1
 8000dde:	60ba      	str	r2, [r7, #8]
 8000de0:	b2ca      	uxtb	r2, r1
 8000de2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	3301      	adds	r3, #1
 8000de8:	617b      	str	r3, [r7, #20]
 8000dea:	697a      	ldr	r2, [r7, #20]
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	dbf0      	blt.n	8000dd4 <_read+0x12>
	}

return len;
 8000df2:	687b      	ldr	r3, [r7, #4]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3718      	adds	r7, #24
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e08:	2300      	movs	r3, #0
 8000e0a:	617b      	str	r3, [r7, #20]
 8000e0c:	e009      	b.n	8000e22 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	1c5a      	adds	r2, r3, #1
 8000e12:	60ba      	str	r2, [r7, #8]
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	4618      	mov	r0, r3
 8000e18:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	617b      	str	r3, [r7, #20]
 8000e22:	697a      	ldr	r2, [r7, #20]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	429a      	cmp	r2, r3
 8000e28:	dbf1      	blt.n	8000e0e <_write+0x12>
	}
	return len;
 8000e2a:	687b      	ldr	r3, [r7, #4]
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3718      	adds	r7, #24
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <_close>:

int _close(int file)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
	return -1;
 8000e3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bc80      	pop	{r7}
 8000e48:	4770      	bx	lr

08000e4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	b083      	sub	sp, #12
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
 8000e52:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e5a:	605a      	str	r2, [r3, #4]
	return 0;
 8000e5c:	2300      	movs	r3, #0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bc80      	pop	{r7}
 8000e66:	4770      	bx	lr

08000e68 <_isatty>:

int _isatty(int file)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
	return 1;
 8000e70:	2301      	movs	r3, #1
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	370c      	adds	r7, #12
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bc80      	pop	{r7}
 8000e7a:	4770      	bx	lr

08000e7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	60f8      	str	r0, [r7, #12]
 8000e84:	60b9      	str	r1, [r7, #8]
 8000e86:	607a      	str	r2, [r7, #4]
	return 0;
 8000e88:	2300      	movs	r3, #0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3714      	adds	r7, #20
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bc80      	pop	{r7}
 8000e92:	4770      	bx	lr

08000e94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e9c:	4a14      	ldr	r2, [pc, #80]	; (8000ef0 <_sbrk+0x5c>)
 8000e9e:	4b15      	ldr	r3, [pc, #84]	; (8000ef4 <_sbrk+0x60>)
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ea8:	4b13      	ldr	r3, [pc, #76]	; (8000ef8 <_sbrk+0x64>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d102      	bne.n	8000eb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000eb0:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <_sbrk+0x64>)
 8000eb2:	4a12      	ldr	r2, [pc, #72]	; (8000efc <_sbrk+0x68>)
 8000eb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eb6:	4b10      	ldr	r3, [pc, #64]	; (8000ef8 <_sbrk+0x64>)
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	693a      	ldr	r2, [r7, #16]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	d207      	bcs.n	8000ed4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ec4:	f003 f812 	bl	8003eec <__errno>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	220c      	movs	r2, #12
 8000ecc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ece:	f04f 33ff 	mov.w	r3, #4294967295
 8000ed2:	e009      	b.n	8000ee8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ed4:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <_sbrk+0x64>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eda:	4b07      	ldr	r3, [pc, #28]	; (8000ef8 <_sbrk+0x64>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	4a05      	ldr	r2, [pc, #20]	; (8000ef8 <_sbrk+0x64>)
 8000ee4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3718      	adds	r7, #24
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	20005000 	.word	0x20005000
 8000ef4:	00000400 	.word	0x00000400
 8000ef8:	20000238 	.word	0x20000238
 8000efc:	20003df0 	.word	0x20003df0

08000f00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr

08000f0c <ClearScreen>:

uint8_t VGA_obuffer[VGA_FULL];
uint8_t VGA_buffer[VGA_VBUFFER][VGA_LBUFFER];
VGA_t VGA;

void ClearScreen(VGA_COLOR color){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	71fb      	strb	r3, [r7, #7]
	memset((uint8_t *)VGA_buffer,(color==VGA_WHITE)? 0xff:0x00,VGA_VBUFFER*50);
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d101      	bne.n	8000f20 <ClearScreen+0x14>
 8000f1c:	23ff      	movs	r3, #255	; 0xff
 8000f1e:	e000      	b.n	8000f22 <ClearScreen+0x16>
 8000f20:	2300      	movs	r3, #0
 8000f22:	f643 2298 	movw	r2, #15000	; 0x3a98
 8000f26:	4619      	mov	r1, r3
 8000f28:	4803      	ldr	r0, [pc, #12]	; (8000f38 <ClearScreen+0x2c>)
 8000f2a:	f003 f817 	bl	8003f5c <memset>
}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	2000033c 	.word	0x2000033c

08000f3c <DrawPixel>:

void DrawPixel(int16_t x, int16_t y, VGA_COLOR color) {
 8000f3c:	b490      	push	{r4, r7}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	80fb      	strh	r3, [r7, #6]
 8000f46:	460b      	mov	r3, r1
 8000f48:	80bb      	strh	r3, [r7, #4]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	70fb      	strb	r3, [r7, #3]
	if ((x <0) || (y <0)||
 8000f4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	db72      	blt.n	800103c <DrawPixel+0x100>
 8000f56:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	db6e      	blt.n	800103c <DrawPixel+0x100>
 8000f5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f62:	f5b3 7fc7 	cmp.w	r3, #398	; 0x18e
 8000f66:	da69      	bge.n	800103c <DrawPixel+0x100>
	    (x >= VGA_WIDTH) || (y >= VGA_HEIGHT)) {
 8000f68:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000f6c:	f5b3 7f95 	cmp.w	r3, #298	; 0x12a
 8000f70:	da64      	bge.n	800103c <DrawPixel+0x100>
		/* Error */
		return;
	}

	/* Set color */
	if (color == VGA_WHITE) {
 8000f72:	78fb      	ldrb	r3, [r7, #3]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d12f      	bne.n	8000fd8 <DrawPixel+0x9c>
		VGA_buffer[y][(x>>3)] |= 0x80 >> (x % 8);
 8000f78:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000f7c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000f80:	10d2      	asrs	r2, r2, #3
 8000f82:	b212      	sxth	r2, r2
 8000f84:	4610      	mov	r0, r2
 8000f86:	4a30      	ldr	r2, [pc, #192]	; (8001048 <DrawPixel+0x10c>)
 8000f88:	2132      	movs	r1, #50	; 0x32
 8000f8a:	fb01 f303 	mul.w	r3, r1, r3
 8000f8e:	4413      	add	r3, r2
 8000f90:	4403      	add	r3, r0
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	b25a      	sxtb	r2, r3
 8000f96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f9a:	4259      	negs	r1, r3
 8000f9c:	f003 0307 	and.w	r3, r3, #7
 8000fa0:	f001 0107 	and.w	r1, r1, #7
 8000fa4:	bf58      	it	pl
 8000fa6:	424b      	negpl	r3, r1
 8000fa8:	b21b      	sxth	r3, r3
 8000faa:	4619      	mov	r1, r3
 8000fac:	2380      	movs	r3, #128	; 0x80
 8000fae:	410b      	asrs	r3, r1
 8000fb0:	b25b      	sxtb	r3, r3
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	b259      	sxtb	r1, r3
 8000fb6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000fbe:	10d2      	asrs	r2, r2, #3
 8000fc0:	b212      	sxth	r2, r2
 8000fc2:	4614      	mov	r4, r2
 8000fc4:	b2c8      	uxtb	r0, r1
 8000fc6:	4a20      	ldr	r2, [pc, #128]	; (8001048 <DrawPixel+0x10c>)
 8000fc8:	2132      	movs	r1, #50	; 0x32
 8000fca:	fb01 f303 	mul.w	r3, r1, r3
 8000fce:	4413      	add	r3, r2
 8000fd0:	4423      	add	r3, r4
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	701a      	strb	r2, [r3, #0]
 8000fd6:	e032      	b.n	800103e <DrawPixel+0x102>
	} else {
		VGA_buffer[y][(x>>3)] &= ~(0x80 >> (x % 8));
 8000fd8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fdc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000fe0:	10d2      	asrs	r2, r2, #3
 8000fe2:	b212      	sxth	r2, r2
 8000fe4:	4610      	mov	r0, r2
 8000fe6:	4a18      	ldr	r2, [pc, #96]	; (8001048 <DrawPixel+0x10c>)
 8000fe8:	2132      	movs	r1, #50	; 0x32
 8000fea:	fb01 f303 	mul.w	r3, r1, r3
 8000fee:	4413      	add	r3, r2
 8000ff0:	4403      	add	r3, r0
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	b25a      	sxtb	r2, r3
 8000ff6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ffa:	4259      	negs	r1, r3
 8000ffc:	f003 0307 	and.w	r3, r3, #7
 8001000:	f001 0107 	and.w	r1, r1, #7
 8001004:	bf58      	it	pl
 8001006:	424b      	negpl	r3, r1
 8001008:	b21b      	sxth	r3, r3
 800100a:	4619      	mov	r1, r3
 800100c:	2380      	movs	r3, #128	; 0x80
 800100e:	410b      	asrs	r3, r1
 8001010:	b25b      	sxtb	r3, r3
 8001012:	43db      	mvns	r3, r3
 8001014:	b25b      	sxtb	r3, r3
 8001016:	4013      	ands	r3, r2
 8001018:	b259      	sxtb	r1, r3
 800101a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800101e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001022:	10d2      	asrs	r2, r2, #3
 8001024:	b212      	sxth	r2, r2
 8001026:	4614      	mov	r4, r2
 8001028:	b2c8      	uxtb	r0, r1
 800102a:	4a07      	ldr	r2, [pc, #28]	; (8001048 <DrawPixel+0x10c>)
 800102c:	2132      	movs	r1, #50	; 0x32
 800102e:	fb01 f303 	mul.w	r3, r1, r3
 8001032:	4413      	add	r3, r2
 8001034:	4423      	add	r3, r4
 8001036:	4602      	mov	r2, r0
 8001038:	701a      	strb	r2, [r3, #0]
 800103a:	e000      	b.n	800103e <DrawPixel+0x102>
		return;
 800103c:	bf00      	nop
	}
}
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bc90      	pop	{r4, r7}
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	2000033c 	.word	0x2000033c

0800104c <DrawLine>:

void DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, VGA_COLOR c) {
 800104c:	b590      	push	{r4, r7, lr}
 800104e:	b087      	sub	sp, #28
 8001050:	af00      	add	r7, sp, #0
 8001052:	4604      	mov	r4, r0
 8001054:	4608      	mov	r0, r1
 8001056:	4611      	mov	r1, r2
 8001058:	461a      	mov	r2, r3
 800105a:	4623      	mov	r3, r4
 800105c:	80fb      	strh	r3, [r7, #6]
 800105e:	4603      	mov	r3, r0
 8001060:	80bb      	strh	r3, [r7, #4]
 8001062:	460b      	mov	r3, r1
 8001064:	807b      	strh	r3, [r7, #2]
 8001066:	4613      	mov	r3, r2
 8001068:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 800106a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800106e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001072:	429a      	cmp	r2, r3
 8001074:	da05      	bge.n	8001082 <DrawLine+0x36>
 8001076:	887a      	ldrh	r2, [r7, #2]
 8001078:	88fb      	ldrh	r3, [r7, #6]
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	b29b      	uxth	r3, r3
 800107e:	b21b      	sxth	r3, r3
 8001080:	e004      	b.n	800108c <DrawLine+0x40>
 8001082:	88fa      	ldrh	r2, [r7, #6]
 8001084:	887b      	ldrh	r3, [r7, #2]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	b29b      	uxth	r3, r3
 800108a:	b21b      	sxth	r3, r3
 800108c:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 800108e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001092:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001096:	429a      	cmp	r2, r3
 8001098:	da05      	bge.n	80010a6 <DrawLine+0x5a>
 800109a:	883a      	ldrh	r2, [r7, #0]
 800109c:	88bb      	ldrh	r3, [r7, #4]
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	b29b      	uxth	r3, r3
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	e004      	b.n	80010b0 <DrawLine+0x64>
 80010a6:	88ba      	ldrh	r2, [r7, #4]
 80010a8:	883b      	ldrh	r3, [r7, #0]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	b21b      	sxth	r3, r3
 80010b0:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 80010b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80010b6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	da01      	bge.n	80010c2 <DrawLine+0x76>
 80010be:	2301      	movs	r3, #1
 80010c0:	e001      	b.n	80010c6 <DrawLine+0x7a>
 80010c2:	f04f 33ff 	mov.w	r3, #4294967295
 80010c6:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 80010c8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80010cc:	f9b7 3000 	ldrsh.w	r3, [r7]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	da01      	bge.n	80010d8 <DrawLine+0x8c>
 80010d4:	2301      	movs	r3, #1
 80010d6:	e001      	b.n	80010dc <DrawLine+0x90>
 80010d8:	f04f 33ff 	mov.w	r3, #4294967295
 80010dc:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 80010de:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80010e2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80010e6:	429a      	cmp	r2, r3
 80010e8:	dd06      	ble.n	80010f8 <DrawLine+0xac>
 80010ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80010ee:	0fda      	lsrs	r2, r3, #31
 80010f0:	4413      	add	r3, r2
 80010f2:	105b      	asrs	r3, r3, #1
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	e006      	b.n	8001106 <DrawLine+0xba>
 80010f8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80010fc:	0fda      	lsrs	r2, r3, #31
 80010fe:	4413      	add	r3, r2
 8001100:	105b      	asrs	r3, r3, #1
 8001102:	425b      	negs	r3, r3
 8001104:	b21b      	sxth	r3, r3
 8001106:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8001108:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d130      	bne.n	8001172 <DrawLine+0x126>
		if (y1 < y0) {
 8001110:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001114:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001118:	429a      	cmp	r2, r3
 800111a:	da05      	bge.n	8001128 <DrawLine+0xdc>
			tmp = y1;
 800111c:	883b      	ldrh	r3, [r7, #0]
 800111e:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001120:	88bb      	ldrh	r3, [r7, #4]
 8001122:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001124:	893b      	ldrh	r3, [r7, #8]
 8001126:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8001128:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800112c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001130:	429a      	cmp	r2, r3
 8001132:	da05      	bge.n	8001140 <DrawLine+0xf4>
			tmp = x1;
 8001134:	887b      	ldrh	r3, [r7, #2]
 8001136:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001138:	88fb      	ldrh	r3, [r7, #6]
 800113a:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 800113c:	893b      	ldrh	r3, [r7, #8]
 800113e:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8001140:	88bb      	ldrh	r3, [r7, #4]
 8001142:	82bb      	strh	r3, [r7, #20]
 8001144:	e00e      	b.n	8001164 <DrawLine+0x118>
			DrawPixel(x0, i, c);
 8001146:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800114a:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 800114e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff fef2 	bl	8000f3c <DrawPixel>
		for (i = y0; i <= y1; i++) {
 8001158:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800115c:	b29b      	uxth	r3, r3
 800115e:	3301      	adds	r3, #1
 8001160:	b29b      	uxth	r3, r3
 8001162:	82bb      	strh	r3, [r7, #20]
 8001164:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001168:	f9b7 3000 	ldrsh.w	r3, [r7]
 800116c:	429a      	cmp	r2, r3
 800116e:	ddea      	ble.n	8001146 <DrawLine+0xfa>
		}

		/* Return from function */
		return;
 8001170:	e06e      	b.n	8001250 <DrawLine+0x204>
	}

	if (dy == 0) {
 8001172:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d130      	bne.n	80011dc <DrawLine+0x190>
		if (y1 < y0) {
 800117a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800117e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001182:	429a      	cmp	r2, r3
 8001184:	da05      	bge.n	8001192 <DrawLine+0x146>
			tmp = y1;
 8001186:	883b      	ldrh	r3, [r7, #0]
 8001188:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 800118a:	88bb      	ldrh	r3, [r7, #4]
 800118c:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 800118e:	893b      	ldrh	r3, [r7, #8]
 8001190:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8001192:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001196:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800119a:	429a      	cmp	r2, r3
 800119c:	da05      	bge.n	80011aa <DrawLine+0x15e>
			tmp = x1;
 800119e:	887b      	ldrh	r3, [r7, #2]
 80011a0:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80011a6:	893b      	ldrh	r3, [r7, #8]
 80011a8:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 80011aa:	88fb      	ldrh	r3, [r7, #6]
 80011ac:	82bb      	strh	r3, [r7, #20]
 80011ae:	e00e      	b.n	80011ce <DrawLine+0x182>
			DrawPixel(i, y0, c);
 80011b0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80011b4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80011b8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff febd 	bl	8000f3c <DrawPixel>
		for (i = x0; i <= x1; i++) {
 80011c2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	3301      	adds	r3, #1
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	82bb      	strh	r3, [r7, #20]
 80011ce:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80011d2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	ddea      	ble.n	80011b0 <DrawLine+0x164>
		}

		/* Return from function */
		return;
 80011da:	e039      	b.n	8001250 <DrawLine+0x204>
	}

	while (1) {
		DrawPixel(x0, y0, c);
 80011dc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80011e0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80011e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff fea7 	bl	8000f3c <DrawPixel>
		if (x0 == x1 && y0 == y1) {
 80011ee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d105      	bne.n	8001206 <DrawLine+0x1ba>
 80011fa:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80011fe:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001202:	429a      	cmp	r2, r3
 8001204:	d023      	beq.n	800124e <DrawLine+0x202>
			break;
		}
		e2 = err;
 8001206:	8afb      	ldrh	r3, [r7, #22]
 8001208:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 800120a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800120e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001212:	425b      	negs	r3, r3
 8001214:	429a      	cmp	r2, r3
 8001216:	dd09      	ble.n	800122c <DrawLine+0x1e0>
			err -= dy;
 8001218:	8afa      	ldrh	r2, [r7, #22]
 800121a:	8a3b      	ldrh	r3, [r7, #16]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	b29b      	uxth	r3, r3
 8001220:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8001222:	88fa      	ldrh	r2, [r7, #6]
 8001224:	89fb      	ldrh	r3, [r7, #14]
 8001226:	4413      	add	r3, r2
 8001228:	b29b      	uxth	r3, r3
 800122a:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 800122c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001230:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001234:	429a      	cmp	r2, r3
 8001236:	dad1      	bge.n	80011dc <DrawLine+0x190>
			err += dx;
 8001238:	8afa      	ldrh	r2, [r7, #22]
 800123a:	8a7b      	ldrh	r3, [r7, #18]
 800123c:	4413      	add	r3, r2
 800123e:	b29b      	uxth	r3, r3
 8001240:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001242:	88ba      	ldrh	r2, [r7, #4]
 8001244:	89bb      	ldrh	r3, [r7, #12]
 8001246:	4413      	add	r3, r2
 8001248:	b29b      	uxth	r3, r3
 800124a:	80bb      	strh	r3, [r7, #4]
		DrawPixel(x0, y0, c);
 800124c:	e7c6      	b.n	80011dc <DrawLine+0x190>
			break;
 800124e:	bf00      	nop
		}
	}
}
 8001250:	371c      	adds	r7, #28
 8001252:	46bd      	mov	sp, r7
 8001254:	bd90      	pop	{r4, r7, pc}
	...

08001258 <WriteChar>:

char WriteChar(char ch, FontDef Font, VGA_COLOR color) {
 8001258:	b590      	push	{r4, r7, lr}
 800125a:	b089      	sub	sp, #36	; 0x24
 800125c:	af00      	add	r7, sp, #0
 800125e:	4604      	mov	r4, r0
 8001260:	1d38      	adds	r0, r7, #4
 8001262:	e880 0006 	stmia.w	r0, {r1, r2}
 8001266:	461a      	mov	r2, r3
 8001268:	4623      	mov	r3, r4
 800126a:	73fb      	strb	r3, [r7, #15]
 800126c:	4613      	mov	r3, r2
 800126e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001270:	7bfb      	ldrb	r3, [r7, #15]
 8001272:	2b1f      	cmp	r3, #31
 8001274:	d902      	bls.n	800127c <WriteChar+0x24>
 8001276:	7bfb      	ldrb	r3, [r7, #15]
 8001278:	2b7e      	cmp	r3, #126	; 0x7e
 800127a:	d901      	bls.n	8001280 <WriteChar+0x28>
        return 0;
 800127c:	2300      	movs	r3, #0
 800127e:	e06f      	b.n	8001360 <WriteChar+0x108>

    // Check remaining space on current line
    if (VGA_WIDTH < (VGA.CurrentX + Font.FontWidth) ||
 8001280:	4b39      	ldr	r3, [pc, #228]	; (8001368 <WriteChar+0x110>)
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	461a      	mov	r2, r3
 8001286:	793b      	ldrb	r3, [r7, #4]
 8001288:	4413      	add	r3, r2
 800128a:	f5b3 7fc7 	cmp.w	r3, #398	; 0x18e
 800128e:	dc07      	bgt.n	80012a0 <WriteChar+0x48>
        VGA_HEIGHT < (VGA.CurrentY + Font.FontHeight))
 8001290:	4b35      	ldr	r3, [pc, #212]	; (8001368 <WriteChar+0x110>)
 8001292:	885b      	ldrh	r3, [r3, #2]
 8001294:	461a      	mov	r2, r3
 8001296:	797b      	ldrb	r3, [r7, #5]
 8001298:	4413      	add	r3, r2
    if (VGA_WIDTH < (VGA.CurrentX + Font.FontWidth) ||
 800129a:	f5b3 7f95 	cmp.w	r3, #298	; 0x12a
 800129e:	dd01      	ble.n	80012a4 <WriteChar+0x4c>
    {
        // Not enough space on current line
        return 0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	e05d      	b.n	8001360 <WriteChar+0x108>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80012a4:	2300      	movs	r3, #0
 80012a6:	61fb      	str	r3, [r7, #28]
 80012a8:	e04c      	b.n	8001344 <WriteChar+0xec>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80012aa:	68ba      	ldr	r2, [r7, #8]
 80012ac:	7bfb      	ldrb	r3, [r7, #15]
 80012ae:	3b20      	subs	r3, #32
 80012b0:	7979      	ldrb	r1, [r7, #5]
 80012b2:	fb01 f303 	mul.w	r3, r1, r3
 80012b6:	4619      	mov	r1, r3
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	440b      	add	r3, r1
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	4413      	add	r3, r2
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80012c4:	2300      	movs	r3, #0
 80012c6:	61bb      	str	r3, [r7, #24]
 80012c8:	e034      	b.n	8001334 <WriteChar+0xdc>
            if((b << j) & 0x8000)  {
 80012ca:	697a      	ldr	r2, [r7, #20]
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	fa02 f303 	lsl.w	r3, r2, r3
 80012d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d012      	beq.n	8001300 <WriteChar+0xa8>
                DrawPixel(VGA.CurrentX + j, (VGA.CurrentY + i), (VGA_COLOR) color);
 80012da:	4b23      	ldr	r3, [pc, #140]	; (8001368 <WriteChar+0x110>)
 80012dc:	881a      	ldrh	r2, [r3, #0]
 80012de:	69bb      	ldr	r3, [r7, #24]
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	4413      	add	r3, r2
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	b218      	sxth	r0, r3
 80012e8:	4b1f      	ldr	r3, [pc, #124]	; (8001368 <WriteChar+0x110>)
 80012ea:	885a      	ldrh	r2, [r3, #2]
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	4413      	add	r3, r2
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	b21b      	sxth	r3, r3
 80012f6:	7bba      	ldrb	r2, [r7, #14]
 80012f8:	4619      	mov	r1, r3
 80012fa:	f7ff fe1f 	bl	8000f3c <DrawPixel>
 80012fe:	e016      	b.n	800132e <WriteChar+0xd6>
            } else {
                DrawPixel(VGA.CurrentX + j, (VGA.CurrentY + i), (VGA_COLOR)!color);
 8001300:	4b19      	ldr	r3, [pc, #100]	; (8001368 <WriteChar+0x110>)
 8001302:	881a      	ldrh	r2, [r3, #0]
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	b29b      	uxth	r3, r3
 8001308:	4413      	add	r3, r2
 800130a:	b29b      	uxth	r3, r3
 800130c:	b218      	sxth	r0, r3
 800130e:	4b16      	ldr	r3, [pc, #88]	; (8001368 <WriteChar+0x110>)
 8001310:	885a      	ldrh	r2, [r3, #2]
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	b29b      	uxth	r3, r3
 8001316:	4413      	add	r3, r2
 8001318:	b29b      	uxth	r3, r3
 800131a:	b219      	sxth	r1, r3
 800131c:	7bbb      	ldrb	r3, [r7, #14]
 800131e:	2b00      	cmp	r3, #0
 8001320:	bf0c      	ite	eq
 8001322:	2301      	moveq	r3, #1
 8001324:	2300      	movne	r3, #0
 8001326:	b2db      	uxtb	r3, r3
 8001328:	461a      	mov	r2, r3
 800132a:	f7ff fe07 	bl	8000f3c <DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	3301      	adds	r3, #1
 8001332:	61bb      	str	r3, [r7, #24]
 8001334:	793b      	ldrb	r3, [r7, #4]
 8001336:	461a      	mov	r2, r3
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	4293      	cmp	r3, r2
 800133c:	d3c5      	bcc.n	80012ca <WriteChar+0x72>
    for(i = 0; i < Font.FontHeight; i++) {
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	3301      	adds	r3, #1
 8001342:	61fb      	str	r3, [r7, #28]
 8001344:	797b      	ldrb	r3, [r7, #5]
 8001346:	461a      	mov	r2, r3
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	4293      	cmp	r3, r2
 800134c:	d3ad      	bcc.n	80012aa <WriteChar+0x52>
            }
        }
    }

    // The current space is now taken
    VGA.CurrentX += Font.FontWidth;
 800134e:	4b06      	ldr	r3, [pc, #24]	; (8001368 <WriteChar+0x110>)
 8001350:	881a      	ldrh	r2, [r3, #0]
 8001352:	793b      	ldrb	r3, [r7, #4]
 8001354:	b29b      	uxth	r3, r3
 8001356:	4413      	add	r3, r2
 8001358:	b29a      	uxth	r2, r3
 800135a:	4b03      	ldr	r3, [pc, #12]	; (8001368 <WriteChar+0x110>)
 800135c:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 800135e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001360:	4618      	mov	r0, r3
 8001362:	3724      	adds	r7, #36	; 0x24
 8001364:	46bd      	mov	sp, r7
 8001366:	bd90      	pop	{r4, r7, pc}
 8001368:	20003dd4 	.word	0x20003dd4

0800136c <WriteString>:

char WriteString(char* str, FontDef Font, VGA_COLOR color) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	60f8      	str	r0, [r7, #12]
 8001374:	1d38      	adds	r0, r7, #4
 8001376:	e880 0006 	stmia.w	r0, {r1, r2}
 800137a:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 800137c:	e012      	b.n	80013a4 <WriteString+0x38>
        if (WriteChar(*str, Font, color) != *str) {
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	7818      	ldrb	r0, [r3, #0]
 8001382:	78fb      	ldrb	r3, [r7, #3]
 8001384:	1d3a      	adds	r2, r7, #4
 8001386:	ca06      	ldmia	r2, {r1, r2}
 8001388:	f7ff ff66 	bl	8001258 <WriteChar>
 800138c:	4603      	mov	r3, r0
 800138e:	461a      	mov	r2, r3
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	429a      	cmp	r2, r3
 8001396:	d002      	beq.n	800139e <WriteString+0x32>
            // Char could not be written
            return *str;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	e008      	b.n	80013b0 <WriteString+0x44>
        }

        // Next char
        str++;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	3301      	adds	r3, #1
 80013a2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1e8      	bne.n	800137e <WriteString+0x12>
    }

    // Everything ok
    return *str;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	781b      	ldrb	r3, [r3, #0]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3710      	adds	r7, #16
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <SetCursor>:

// Position the cursor
void SetCursor(int16_t x, int16_t y) {
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	460a      	mov	r2, r1
 80013c2:	80fb      	strh	r3, [r7, #6]
 80013c4:	4613      	mov	r3, r2
 80013c6:	80bb      	strh	r3, [r7, #4]
    VGA.CurrentX = x;
 80013c8:	88fa      	ldrh	r2, [r7, #6]
 80013ca:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <SetCursor+0x28>)
 80013cc:	801a      	strh	r2, [r3, #0]
    VGA.CurrentY = y;
 80013ce:	88ba      	ldrh	r2, [r7, #4]
 80013d0:	4b03      	ldr	r3, [pc, #12]	; (80013e0 <SetCursor+0x28>)
 80013d2:	805a      	strh	r2, [r3, #2]
}
 80013d4:	bf00      	nop
 80013d6:	370c      	adds	r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	bc80      	pop	{r7}
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	20003dd4 	.word	0x20003dd4

080013e4 <DrawCircle>:
    }

    return;
}

void DrawCircle(int16_t par_x,int16_t par_y,int16_t par_r,VGA_COLOR par_color) {
 80013e4:	b590      	push	{r4, r7, lr}
 80013e6:	b087      	sub	sp, #28
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4604      	mov	r4, r0
 80013ec:	4608      	mov	r0, r1
 80013ee:	4611      	mov	r1, r2
 80013f0:	461a      	mov	r2, r3
 80013f2:	4623      	mov	r3, r4
 80013f4:	80fb      	strh	r3, [r7, #6]
 80013f6:	4603      	mov	r3, r0
 80013f8:	80bb      	strh	r3, [r7, #4]
 80013fa:	460b      	mov	r3, r1
 80013fc:	807b      	strh	r3, [r7, #2]
 80013fe:	4613      	mov	r3, r2
 8001400:	707b      	strb	r3, [r7, #1]
  int32_t x = -par_r;
 8001402:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001406:	425b      	negs	r3, r3
 8001408:	617b      	str	r3, [r7, #20]
  int32_t y = 0;
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
  int32_t err = 2 - 2 * par_r;
 800140e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001412:	f1c3 0301 	rsb	r3, r3, #1
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	60fb      	str	r3, [r7, #12]
  int32_t e2;

  if (par_x >= VGA_WIDTH || par_y >= VGA_HEIGHT) {
 800141a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800141e:	f5b3 7fc7 	cmp.w	r3, #398	; 0x18e
 8001422:	da6f      	bge.n	8001504 <DrawCircle+0x120>
 8001424:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001428:	f5b3 7f95 	cmp.w	r3, #298	; 0x12a
 800142c:	da6a      	bge.n	8001504 <DrawCircle+0x120>
    return;
  }

    do {
      DrawPixel(par_x - x, par_y + y, par_color);
 800142e:	88fa      	ldrh	r2, [r7, #6]
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	b29b      	uxth	r3, r3
 8001434:	1ad3      	subs	r3, r2, r3
 8001436:	b29b      	uxth	r3, r3
 8001438:	b218      	sxth	r0, r3
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	b29a      	uxth	r2, r3
 800143e:	88bb      	ldrh	r3, [r7, #4]
 8001440:	4413      	add	r3, r2
 8001442:	b29b      	uxth	r3, r3
 8001444:	b21b      	sxth	r3, r3
 8001446:	787a      	ldrb	r2, [r7, #1]
 8001448:	4619      	mov	r1, r3
 800144a:	f7ff fd77 	bl	8000f3c <DrawPixel>
      DrawPixel(par_x + x, par_y + y, par_color);
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	b29a      	uxth	r2, r3
 8001452:	88fb      	ldrh	r3, [r7, #6]
 8001454:	4413      	add	r3, r2
 8001456:	b29b      	uxth	r3, r3
 8001458:	b218      	sxth	r0, r3
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	b29a      	uxth	r2, r3
 800145e:	88bb      	ldrh	r3, [r7, #4]
 8001460:	4413      	add	r3, r2
 8001462:	b29b      	uxth	r3, r3
 8001464:	b21b      	sxth	r3, r3
 8001466:	787a      	ldrb	r2, [r7, #1]
 8001468:	4619      	mov	r1, r3
 800146a:	f7ff fd67 	bl	8000f3c <DrawPixel>
      DrawPixel(par_x + x, par_y - y, par_color);
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	b29a      	uxth	r2, r3
 8001472:	88fb      	ldrh	r3, [r7, #6]
 8001474:	4413      	add	r3, r2
 8001476:	b29b      	uxth	r3, r3
 8001478:	b218      	sxth	r0, r3
 800147a:	88ba      	ldrh	r2, [r7, #4]
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	b29b      	uxth	r3, r3
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	b29b      	uxth	r3, r3
 8001484:	b21b      	sxth	r3, r3
 8001486:	787a      	ldrb	r2, [r7, #1]
 8001488:	4619      	mov	r1, r3
 800148a:	f7ff fd57 	bl	8000f3c <DrawPixel>
      DrawPixel(par_x - x, par_y - y, par_color);
 800148e:	88fa      	ldrh	r2, [r7, #6]
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	b29b      	uxth	r3, r3
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	b29b      	uxth	r3, r3
 8001498:	b218      	sxth	r0, r3
 800149a:	88ba      	ldrh	r2, [r7, #4]
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	b29b      	uxth	r3, r3
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	b21b      	sxth	r3, r3
 80014a6:	787a      	ldrb	r2, [r7, #1]
 80014a8:	4619      	mov	r1, r3
 80014aa:	f7ff fd47 	bl	8000f3c <DrawPixel>
        e2 = err;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	60bb      	str	r3, [r7, #8]
        if (e2 <= y) {
 80014b2:	68ba      	ldr	r2, [r7, #8]
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	429a      	cmp	r2, r3
 80014b8:	dc13      	bgt.n	80014e2 <DrawCircle+0xfe>
            y++;
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	3301      	adds	r3, #1
 80014be:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	3301      	adds	r3, #1
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	4413      	add	r3, r2
 80014ca:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	425b      	negs	r3, r3
 80014d0:	693a      	ldr	r2, [r7, #16]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d105      	bne.n	80014e2 <DrawCircle+0xfe>
 80014d6:	68ba      	ldr	r2, [r7, #8]
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	429a      	cmp	r2, r3
 80014dc:	dc01      	bgt.n	80014e2 <DrawCircle+0xfe>
              e2 = 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          /*nothing to do*/
        }
        if(e2 > x) {
 80014e2:	68ba      	ldr	r2, [r7, #8]
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	dd08      	ble.n	80014fc <DrawCircle+0x118>
          x++;
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	3301      	adds	r3, #1
 80014ee:	617b      	str	r3, [r7, #20]
          err = err + (x * 2 + 1);
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	3301      	adds	r3, #1
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	4413      	add	r3, r2
 80014fa:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          /*nothing to do*/
        }
    } while(x <= 0);
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	dd95      	ble.n	800142e <DrawCircle+0x4a>

    return;
 8001502:	e000      	b.n	8001506 <DrawCircle+0x122>
    return;
 8001504:	bf00      	nop
}
 8001506:	371c      	adds	r7, #28
 8001508:	46bd      	mov	sp, r7
 800150a:	bd90      	pop	{r4, r7, pc}

0800150c <DrawRectangle>:

void DrawRectangle(int16_t x1, int16_t y1, int16_t x2, int16_t y2, VGA_COLOR color) {
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b085      	sub	sp, #20
 8001510:	af02      	add	r7, sp, #8
 8001512:	4604      	mov	r4, r0
 8001514:	4608      	mov	r0, r1
 8001516:	4611      	mov	r1, r2
 8001518:	461a      	mov	r2, r3
 800151a:	4623      	mov	r3, r4
 800151c:	80fb      	strh	r3, [r7, #6]
 800151e:	4603      	mov	r3, r0
 8001520:	80bb      	strh	r3, [r7, #4]
 8001522:	460b      	mov	r3, r1
 8001524:	807b      	strh	r3, [r7, #2]
 8001526:	4613      	mov	r3, r2
 8001528:	803b      	strh	r3, [r7, #0]
  DrawLine(x1,y1,x2,y1,color);
 800152a:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 800152e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001532:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001536:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800153a:	7e3b      	ldrb	r3, [r7, #24]
 800153c:	9300      	str	r3, [sp, #0]
 800153e:	4623      	mov	r3, r4
 8001540:	f7ff fd84 	bl	800104c <DrawLine>
  DrawLine(x2,y1,x2,y2,color);
 8001544:	f9b7 4000 	ldrsh.w	r4, [r7]
 8001548:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800154c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001550:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8001554:	7e3b      	ldrb	r3, [r7, #24]
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	4623      	mov	r3, r4
 800155a:	f7ff fd77 	bl	800104c <DrawLine>
  DrawLine(x2,y2,x1,y2,color);
 800155e:	f9b7 4000 	ldrsh.w	r4, [r7]
 8001562:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001566:	f9b7 1000 	ldrsh.w	r1, [r7]
 800156a:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 800156e:	7e3b      	ldrb	r3, [r7, #24]
 8001570:	9300      	str	r3, [sp, #0]
 8001572:	4623      	mov	r3, r4
 8001574:	f7ff fd6a 	bl	800104c <DrawLine>
  DrawLine(x1,y2,x1,y1,color);
 8001578:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 800157c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001580:	f9b7 1000 	ldrsh.w	r1, [r7]
 8001584:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001588:	7e3b      	ldrb	r3, [r7, #24]
 800158a:	9300      	str	r3, [sp, #0]
 800158c:	4623      	mov	r3, r4
 800158e:	f7ff fd5d 	bl	800104c <DrawLine>
  return;
 8001592:	bf00      	nop
}
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	bd90      	pop	{r4, r7, pc}
	...

0800159c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800159c:	480c      	ldr	r0, [pc, #48]	; (80015d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800159e:	490d      	ldr	r1, [pc, #52]	; (80015d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015a0:	4a0d      	ldr	r2, [pc, #52]	; (80015d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015a4:	e002      	b.n	80015ac <LoopCopyDataInit>

080015a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015aa:	3304      	adds	r3, #4

080015ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015b0:	d3f9      	bcc.n	80015a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015b2:	4a0a      	ldr	r2, [pc, #40]	; (80015dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015b4:	4c0a      	ldr	r4, [pc, #40]	; (80015e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015b8:	e001      	b.n	80015be <LoopFillZerobss>

080015ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015bc:	3204      	adds	r2, #4

080015be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015c0:	d3fb      	bcc.n	80015ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80015c2:	f7ff fc9d 	bl	8000f00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015c6:	f002 fc97 	bl	8003ef8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015ca:	f7fe ff03 	bl	80003d4 <main>
  bx lr
 80015ce:	4770      	bx	lr
  ldr r0, =_sdata
 80015d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015d4:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80015d8:	08005ca0 	.word	0x08005ca0
  ldr r2, =_sbss
 80015dc:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80015e0:	20003dec 	.word	0x20003dec

080015e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015e4:	e7fe      	b.n	80015e4 <ADC1_2_IRQHandler>
	...

080015e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015ec:	4b08      	ldr	r3, [pc, #32]	; (8001610 <HAL_Init+0x28>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a07      	ldr	r2, [pc, #28]	; (8001610 <HAL_Init+0x28>)
 80015f2:	f043 0310 	orr.w	r3, r3, #16
 80015f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015f8:	2003      	movs	r0, #3
 80015fa:	f000 f947 	bl	800188c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015fe:	200f      	movs	r0, #15
 8001600:	f000 f808 	bl	8001614 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001604:	f7ff fa28 	bl	8000a58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001608:	2300      	movs	r3, #0
}
 800160a:	4618      	mov	r0, r3
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40022000 	.word	0x40022000

08001614 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800161c:	4b12      	ldr	r3, [pc, #72]	; (8001668 <HAL_InitTick+0x54>)
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	4b12      	ldr	r3, [pc, #72]	; (800166c <HAL_InitTick+0x58>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	4619      	mov	r1, r3
 8001626:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800162a:	fbb3 f3f1 	udiv	r3, r3, r1
 800162e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001632:	4618      	mov	r0, r3
 8001634:	f000 f95f 	bl	80018f6 <HAL_SYSTICK_Config>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	e00e      	b.n	8001660 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2b0f      	cmp	r3, #15
 8001646:	d80a      	bhi.n	800165e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001648:	2200      	movs	r2, #0
 800164a:	6879      	ldr	r1, [r7, #4]
 800164c:	f04f 30ff 	mov.w	r0, #4294967295
 8001650:	f000 f927 	bl	80018a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001654:	4a06      	ldr	r2, [pc, #24]	; (8001670 <HAL_InitTick+0x5c>)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800165a:	2300      	movs	r3, #0
 800165c:	e000      	b.n	8001660 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
}
 8001660:	4618      	mov	r0, r3
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20000004 	.word	0x20000004
 800166c:	20000014 	.word	0x20000014
 8001670:	20000010 	.word	0x20000010

08001674 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001678:	4b05      	ldr	r3, [pc, #20]	; (8001690 <HAL_IncTick+0x1c>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	461a      	mov	r2, r3
 800167e:	4b05      	ldr	r3, [pc, #20]	; (8001694 <HAL_IncTick+0x20>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4413      	add	r3, r2
 8001684:	4a03      	ldr	r2, [pc, #12]	; (8001694 <HAL_IncTick+0x20>)
 8001686:	6013      	str	r3, [r2, #0]
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	bc80      	pop	{r7}
 800168e:	4770      	bx	lr
 8001690:	20000014 	.word	0x20000014
 8001694:	20003dd8 	.word	0x20003dd8

08001698 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  return uwTick;
 800169c:	4b02      	ldr	r3, [pc, #8]	; (80016a8 <HAL_GetTick+0x10>)
 800169e:	681b      	ldr	r3, [r3, #0]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bc80      	pop	{r7}
 80016a6:	4770      	bx	lr
 80016a8:	20003dd8 	.word	0x20003dd8

080016ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016b4:	f7ff fff0 	bl	8001698 <HAL_GetTick>
 80016b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016c4:	d005      	beq.n	80016d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016c6:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <HAL_Delay+0x44>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	461a      	mov	r2, r3
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	4413      	add	r3, r2
 80016d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016d2:	bf00      	nop
 80016d4:	f7ff ffe0 	bl	8001698 <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	68fa      	ldr	r2, [r7, #12]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d8f7      	bhi.n	80016d4 <HAL_Delay+0x28>
  {
  }
}
 80016e4:	bf00      	nop
 80016e6:	bf00      	nop
 80016e8:	3710      	adds	r7, #16
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	20000014 	.word	0x20000014

080016f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f003 0307 	and.w	r3, r3, #7
 8001702:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001704:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <__NVIC_SetPriorityGrouping+0x44>)
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800170a:	68ba      	ldr	r2, [r7, #8]
 800170c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001710:	4013      	ands	r3, r2
 8001712:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800171c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001720:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001724:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001726:	4a04      	ldr	r2, [pc, #16]	; (8001738 <__NVIC_SetPriorityGrouping+0x44>)
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	60d3      	str	r3, [r2, #12]
}
 800172c:	bf00      	nop
 800172e:	3714      	adds	r7, #20
 8001730:	46bd      	mov	sp, r7
 8001732:	bc80      	pop	{r7}
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001740:	4b04      	ldr	r3, [pc, #16]	; (8001754 <__NVIC_GetPriorityGrouping+0x18>)
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	0a1b      	lsrs	r3, r3, #8
 8001746:	f003 0307 	and.w	r3, r3, #7
}
 800174a:	4618      	mov	r0, r3
 800174c:	46bd      	mov	sp, r7
 800174e:	bc80      	pop	{r7}
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	e000ed00 	.word	0xe000ed00

08001758 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001766:	2b00      	cmp	r3, #0
 8001768:	db0b      	blt.n	8001782 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	f003 021f 	and.w	r2, r3, #31
 8001770:	4906      	ldr	r1, [pc, #24]	; (800178c <__NVIC_EnableIRQ+0x34>)
 8001772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001776:	095b      	lsrs	r3, r3, #5
 8001778:	2001      	movs	r0, #1
 800177a:	fa00 f202 	lsl.w	r2, r0, r2
 800177e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001782:	bf00      	nop
 8001784:	370c      	adds	r7, #12
 8001786:	46bd      	mov	sp, r7
 8001788:	bc80      	pop	{r7}
 800178a:	4770      	bx	lr
 800178c:	e000e100 	.word	0xe000e100

08001790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	6039      	str	r1, [r7, #0]
 800179a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800179c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	db0a      	blt.n	80017ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	490c      	ldr	r1, [pc, #48]	; (80017dc <__NVIC_SetPriority+0x4c>)
 80017aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ae:	0112      	lsls	r2, r2, #4
 80017b0:	b2d2      	uxtb	r2, r2
 80017b2:	440b      	add	r3, r1
 80017b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017b8:	e00a      	b.n	80017d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	b2da      	uxtb	r2, r3
 80017be:	4908      	ldr	r1, [pc, #32]	; (80017e0 <__NVIC_SetPriority+0x50>)
 80017c0:	79fb      	ldrb	r3, [r7, #7]
 80017c2:	f003 030f 	and.w	r3, r3, #15
 80017c6:	3b04      	subs	r3, #4
 80017c8:	0112      	lsls	r2, r2, #4
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	440b      	add	r3, r1
 80017ce:	761a      	strb	r2, [r3, #24]
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	e000e100 	.word	0xe000e100
 80017e0:	e000ed00 	.word	0xe000ed00

080017e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b089      	sub	sp, #36	; 0x24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	f003 0307 	and.w	r3, r3, #7
 80017f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	f1c3 0307 	rsb	r3, r3, #7
 80017fe:	2b04      	cmp	r3, #4
 8001800:	bf28      	it	cs
 8001802:	2304      	movcs	r3, #4
 8001804:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	3304      	adds	r3, #4
 800180a:	2b06      	cmp	r3, #6
 800180c:	d902      	bls.n	8001814 <NVIC_EncodePriority+0x30>
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	3b03      	subs	r3, #3
 8001812:	e000      	b.n	8001816 <NVIC_EncodePriority+0x32>
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001818:	f04f 32ff 	mov.w	r2, #4294967295
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43da      	mvns	r2, r3
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	401a      	ands	r2, r3
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800182c:	f04f 31ff 	mov.w	r1, #4294967295
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	fa01 f303 	lsl.w	r3, r1, r3
 8001836:	43d9      	mvns	r1, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800183c:	4313      	orrs	r3, r2
         );
}
 800183e:	4618      	mov	r0, r3
 8001840:	3724      	adds	r7, #36	; 0x24
 8001842:	46bd      	mov	sp, r7
 8001844:	bc80      	pop	{r7}
 8001846:	4770      	bx	lr

08001848 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3b01      	subs	r3, #1
 8001854:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001858:	d301      	bcc.n	800185e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800185a:	2301      	movs	r3, #1
 800185c:	e00f      	b.n	800187e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800185e:	4a0a      	ldr	r2, [pc, #40]	; (8001888 <SysTick_Config+0x40>)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3b01      	subs	r3, #1
 8001864:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001866:	210f      	movs	r1, #15
 8001868:	f04f 30ff 	mov.w	r0, #4294967295
 800186c:	f7ff ff90 	bl	8001790 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001870:	4b05      	ldr	r3, [pc, #20]	; (8001888 <SysTick_Config+0x40>)
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001876:	4b04      	ldr	r3, [pc, #16]	; (8001888 <SysTick_Config+0x40>)
 8001878:	2207      	movs	r2, #7
 800187a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800187c:	2300      	movs	r3, #0
}
 800187e:	4618      	mov	r0, r3
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	e000e010 	.word	0xe000e010

0800188c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f7ff ff2d 	bl	80016f4 <__NVIC_SetPriorityGrouping>
}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b086      	sub	sp, #24
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	4603      	mov	r3, r0
 80018aa:	60b9      	str	r1, [r7, #8]
 80018ac:	607a      	str	r2, [r7, #4]
 80018ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018b0:	2300      	movs	r3, #0
 80018b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018b4:	f7ff ff42 	bl	800173c <__NVIC_GetPriorityGrouping>
 80018b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	68b9      	ldr	r1, [r7, #8]
 80018be:	6978      	ldr	r0, [r7, #20]
 80018c0:	f7ff ff90 	bl	80017e4 <NVIC_EncodePriority>
 80018c4:	4602      	mov	r2, r0
 80018c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ca:	4611      	mov	r1, r2
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff ff5f 	bl	8001790 <__NVIC_SetPriority>
}
 80018d2:	bf00      	nop
 80018d4:	3718      	adds	r7, #24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b082      	sub	sp, #8
 80018de:	af00      	add	r7, sp, #0
 80018e0:	4603      	mov	r3, r0
 80018e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff35 	bl	8001758 <__NVIC_EnableIRQ>
}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b082      	sub	sp, #8
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f7ff ffa2 	bl	8001848 <SysTick_Config>
 8001904:	4603      	mov	r3, r0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
	...

08001910 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001910:	b480      	push	{r7}
 8001912:	b085      	sub	sp, #20
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001918:	2300      	movs	r3, #0
 800191a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d101      	bne.n	8001926 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e043      	b.n	80019ae <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	461a      	mov	r2, r3
 800192c:	4b22      	ldr	r3, [pc, #136]	; (80019b8 <HAL_DMA_Init+0xa8>)
 800192e:	4413      	add	r3, r2
 8001930:	4a22      	ldr	r2, [pc, #136]	; (80019bc <HAL_DMA_Init+0xac>)
 8001932:	fba2 2303 	umull	r2, r3, r2, r3
 8001936:	091b      	lsrs	r3, r3, #4
 8001938:	009a      	lsls	r2, r3, #2
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4a1f      	ldr	r2, [pc, #124]	; (80019c0 <HAL_DMA_Init+0xb0>)
 8001942:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2202      	movs	r2, #2
 8001948:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800195a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800195e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001968:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001974:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001980:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	69db      	ldr	r3, [r3, #28]
 8001986:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	4313      	orrs	r3, r2
 800198c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	68fa      	ldr	r2, [r7, #12]
 8001994:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2201      	movs	r2, #1
 80019a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2200      	movs	r2, #0
 80019a8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3714      	adds	r7, #20
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr
 80019b8:	bffdfff8 	.word	0xbffdfff8
 80019bc:	cccccccd 	.word	0xcccccccd
 80019c0:	40020000 	.word	0x40020000

080019c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
 80019d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019d2:	2300      	movs	r3, #0
 80019d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d101      	bne.n	80019e4 <HAL_DMA_Start_IT+0x20>
 80019e0:	2302      	movs	r3, #2
 80019e2:	e04a      	b.n	8001a7a <HAL_DMA_Start_IT+0xb6>
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2201      	movs	r2, #1
 80019e8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d13a      	bne.n	8001a6c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2202      	movs	r2, #2
 80019fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2200      	movs	r2, #0
 8001a02:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f022 0201 	bic.w	r2, r2, #1
 8001a12:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	68b9      	ldr	r1, [r7, #8]
 8001a1a:	68f8      	ldr	r0, [r7, #12]
 8001a1c:	f000 f972 	bl	8001d04 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d008      	beq.n	8001a3a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f042 020e 	orr.w	r2, r2, #14
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	e00f      	b.n	8001a5a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f022 0204 	bic.w	r2, r2, #4
 8001a48:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f042 020a 	orr.w	r2, r2, #10
 8001a58:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f042 0201 	orr.w	r2, r2, #1
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	e005      	b.n	8001a78 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a74:	2302      	movs	r3, #2
 8001a76:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a82:	b480      	push	{r7}
 8001a84:	b085      	sub	sp, #20
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d008      	beq.n	8001aaa <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2204      	movs	r2, #4
 8001a9c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e020      	b.n	8001aec <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f022 020e 	bic.w	r2, r2, #14
 8001ab8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f022 0201 	bic.w	r2, r2, #1
 8001ac8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ad2:	2101      	movs	r1, #1
 8001ad4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ad8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2201      	movs	r2, #1
 8001ade:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3714      	adds	r7, #20
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bc80      	pop	{r7}
 8001af4:	4770      	bx	lr
	...

08001af8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b14:	2204      	movs	r2, #4
 8001b16:	409a      	lsls	r2, r3
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d04f      	beq.n	8001bc0 <HAL_DMA_IRQHandler+0xc8>
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	f003 0304 	and.w	r3, r3, #4
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d04a      	beq.n	8001bc0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0320 	and.w	r3, r3, #32
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d107      	bne.n	8001b48 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f022 0204 	bic.w	r2, r2, #4
 8001b46:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a66      	ldr	r2, [pc, #408]	; (8001ce8 <HAL_DMA_IRQHandler+0x1f0>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d029      	beq.n	8001ba6 <HAL_DMA_IRQHandler+0xae>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a65      	ldr	r2, [pc, #404]	; (8001cec <HAL_DMA_IRQHandler+0x1f4>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d022      	beq.n	8001ba2 <HAL_DMA_IRQHandler+0xaa>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a63      	ldr	r2, [pc, #396]	; (8001cf0 <HAL_DMA_IRQHandler+0x1f8>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d01a      	beq.n	8001b9c <HAL_DMA_IRQHandler+0xa4>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a62      	ldr	r2, [pc, #392]	; (8001cf4 <HAL_DMA_IRQHandler+0x1fc>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d012      	beq.n	8001b96 <HAL_DMA_IRQHandler+0x9e>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a60      	ldr	r2, [pc, #384]	; (8001cf8 <HAL_DMA_IRQHandler+0x200>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d00a      	beq.n	8001b90 <HAL_DMA_IRQHandler+0x98>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a5f      	ldr	r2, [pc, #380]	; (8001cfc <HAL_DMA_IRQHandler+0x204>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d102      	bne.n	8001b8a <HAL_DMA_IRQHandler+0x92>
 8001b84:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b88:	e00e      	b.n	8001ba8 <HAL_DMA_IRQHandler+0xb0>
 8001b8a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001b8e:	e00b      	b.n	8001ba8 <HAL_DMA_IRQHandler+0xb0>
 8001b90:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001b94:	e008      	b.n	8001ba8 <HAL_DMA_IRQHandler+0xb0>
 8001b96:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b9a:	e005      	b.n	8001ba8 <HAL_DMA_IRQHandler+0xb0>
 8001b9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ba0:	e002      	b.n	8001ba8 <HAL_DMA_IRQHandler+0xb0>
 8001ba2:	2340      	movs	r3, #64	; 0x40
 8001ba4:	e000      	b.n	8001ba8 <HAL_DMA_IRQHandler+0xb0>
 8001ba6:	2304      	movs	r3, #4
 8001ba8:	4a55      	ldr	r2, [pc, #340]	; (8001d00 <HAL_DMA_IRQHandler+0x208>)
 8001baa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	f000 8094 	beq.w	8001cde <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001bbe:	e08e      	b.n	8001cde <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc4:	2202      	movs	r2, #2
 8001bc6:	409a      	lsls	r2, r3
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d056      	beq.n	8001c7e <HAL_DMA_IRQHandler+0x186>
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d051      	beq.n	8001c7e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0320 	and.w	r3, r3, #32
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d10b      	bne.n	8001c00 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f022 020a 	bic.w	r2, r2, #10
 8001bf6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a38      	ldr	r2, [pc, #224]	; (8001ce8 <HAL_DMA_IRQHandler+0x1f0>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d029      	beq.n	8001c5e <HAL_DMA_IRQHandler+0x166>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a37      	ldr	r2, [pc, #220]	; (8001cec <HAL_DMA_IRQHandler+0x1f4>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d022      	beq.n	8001c5a <HAL_DMA_IRQHandler+0x162>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a35      	ldr	r2, [pc, #212]	; (8001cf0 <HAL_DMA_IRQHandler+0x1f8>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d01a      	beq.n	8001c54 <HAL_DMA_IRQHandler+0x15c>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a34      	ldr	r2, [pc, #208]	; (8001cf4 <HAL_DMA_IRQHandler+0x1fc>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d012      	beq.n	8001c4e <HAL_DMA_IRQHandler+0x156>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a32      	ldr	r2, [pc, #200]	; (8001cf8 <HAL_DMA_IRQHandler+0x200>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d00a      	beq.n	8001c48 <HAL_DMA_IRQHandler+0x150>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a31      	ldr	r2, [pc, #196]	; (8001cfc <HAL_DMA_IRQHandler+0x204>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d102      	bne.n	8001c42 <HAL_DMA_IRQHandler+0x14a>
 8001c3c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001c40:	e00e      	b.n	8001c60 <HAL_DMA_IRQHandler+0x168>
 8001c42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c46:	e00b      	b.n	8001c60 <HAL_DMA_IRQHandler+0x168>
 8001c48:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c4c:	e008      	b.n	8001c60 <HAL_DMA_IRQHandler+0x168>
 8001c4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c52:	e005      	b.n	8001c60 <HAL_DMA_IRQHandler+0x168>
 8001c54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c58:	e002      	b.n	8001c60 <HAL_DMA_IRQHandler+0x168>
 8001c5a:	2320      	movs	r3, #32
 8001c5c:	e000      	b.n	8001c60 <HAL_DMA_IRQHandler+0x168>
 8001c5e:	2302      	movs	r3, #2
 8001c60:	4a27      	ldr	r2, [pc, #156]	; (8001d00 <HAL_DMA_IRQHandler+0x208>)
 8001c62:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d034      	beq.n	8001cde <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001c7c:	e02f      	b.n	8001cde <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c82:	2208      	movs	r2, #8
 8001c84:	409a      	lsls	r2, r3
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d028      	beq.n	8001ce0 <HAL_DMA_IRQHandler+0x1e8>
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	f003 0308 	and.w	r3, r3, #8
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d023      	beq.n	8001ce0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f022 020e 	bic.w	r2, r2, #14
 8001ca6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	fa01 f202 	lsl.w	r2, r1, r2
 8001cb6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d004      	beq.n	8001ce0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	4798      	blx	r3
    }
  }
  return;
 8001cde:	bf00      	nop
 8001ce0:	bf00      	nop
}
 8001ce2:	3710      	adds	r7, #16
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40020008 	.word	0x40020008
 8001cec:	4002001c 	.word	0x4002001c
 8001cf0:	40020030 	.word	0x40020030
 8001cf4:	40020044 	.word	0x40020044
 8001cf8:	40020058 	.word	0x40020058
 8001cfc:	4002006c 	.word	0x4002006c
 8001d00:	40020000 	.word	0x40020000

08001d04 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	60b9      	str	r1, [r7, #8]
 8001d0e:	607a      	str	r2, [r7, #4]
 8001d10:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d1a:	2101      	movs	r1, #1
 8001d1c:	fa01 f202 	lsl.w	r2, r1, r2
 8001d20:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	683a      	ldr	r2, [r7, #0]
 8001d28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	2b10      	cmp	r3, #16
 8001d30:	d108      	bne.n	8001d44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	68ba      	ldr	r2, [r7, #8]
 8001d40:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001d42:	e007      	b.n	8001d54 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	68ba      	ldr	r2, [r7, #8]
 8001d4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	60da      	str	r2, [r3, #12]
}
 8001d54:	bf00      	nop
 8001d56:	3714      	adds	r7, #20
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bc80      	pop	{r7}
 8001d5c:	4770      	bx	lr
	...

08001d60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b08b      	sub	sp, #44	; 0x2c
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d72:	e169      	b.n	8002048 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d74:	2201      	movs	r2, #1
 8001d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	69fa      	ldr	r2, [r7, #28]
 8001d84:	4013      	ands	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	f040 8158 	bne.w	8002042 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	4a9a      	ldr	r2, [pc, #616]	; (8002000 <HAL_GPIO_Init+0x2a0>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d05e      	beq.n	8001e5a <HAL_GPIO_Init+0xfa>
 8001d9c:	4a98      	ldr	r2, [pc, #608]	; (8002000 <HAL_GPIO_Init+0x2a0>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d875      	bhi.n	8001e8e <HAL_GPIO_Init+0x12e>
 8001da2:	4a98      	ldr	r2, [pc, #608]	; (8002004 <HAL_GPIO_Init+0x2a4>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d058      	beq.n	8001e5a <HAL_GPIO_Init+0xfa>
 8001da8:	4a96      	ldr	r2, [pc, #600]	; (8002004 <HAL_GPIO_Init+0x2a4>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d86f      	bhi.n	8001e8e <HAL_GPIO_Init+0x12e>
 8001dae:	4a96      	ldr	r2, [pc, #600]	; (8002008 <HAL_GPIO_Init+0x2a8>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d052      	beq.n	8001e5a <HAL_GPIO_Init+0xfa>
 8001db4:	4a94      	ldr	r2, [pc, #592]	; (8002008 <HAL_GPIO_Init+0x2a8>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d869      	bhi.n	8001e8e <HAL_GPIO_Init+0x12e>
 8001dba:	4a94      	ldr	r2, [pc, #592]	; (800200c <HAL_GPIO_Init+0x2ac>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d04c      	beq.n	8001e5a <HAL_GPIO_Init+0xfa>
 8001dc0:	4a92      	ldr	r2, [pc, #584]	; (800200c <HAL_GPIO_Init+0x2ac>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d863      	bhi.n	8001e8e <HAL_GPIO_Init+0x12e>
 8001dc6:	4a92      	ldr	r2, [pc, #584]	; (8002010 <HAL_GPIO_Init+0x2b0>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d046      	beq.n	8001e5a <HAL_GPIO_Init+0xfa>
 8001dcc:	4a90      	ldr	r2, [pc, #576]	; (8002010 <HAL_GPIO_Init+0x2b0>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d85d      	bhi.n	8001e8e <HAL_GPIO_Init+0x12e>
 8001dd2:	2b12      	cmp	r3, #18
 8001dd4:	d82a      	bhi.n	8001e2c <HAL_GPIO_Init+0xcc>
 8001dd6:	2b12      	cmp	r3, #18
 8001dd8:	d859      	bhi.n	8001e8e <HAL_GPIO_Init+0x12e>
 8001dda:	a201      	add	r2, pc, #4	; (adr r2, 8001de0 <HAL_GPIO_Init+0x80>)
 8001ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001de0:	08001e5b 	.word	0x08001e5b
 8001de4:	08001e35 	.word	0x08001e35
 8001de8:	08001e47 	.word	0x08001e47
 8001dec:	08001e89 	.word	0x08001e89
 8001df0:	08001e8f 	.word	0x08001e8f
 8001df4:	08001e8f 	.word	0x08001e8f
 8001df8:	08001e8f 	.word	0x08001e8f
 8001dfc:	08001e8f 	.word	0x08001e8f
 8001e00:	08001e8f 	.word	0x08001e8f
 8001e04:	08001e8f 	.word	0x08001e8f
 8001e08:	08001e8f 	.word	0x08001e8f
 8001e0c:	08001e8f 	.word	0x08001e8f
 8001e10:	08001e8f 	.word	0x08001e8f
 8001e14:	08001e8f 	.word	0x08001e8f
 8001e18:	08001e8f 	.word	0x08001e8f
 8001e1c:	08001e8f 	.word	0x08001e8f
 8001e20:	08001e8f 	.word	0x08001e8f
 8001e24:	08001e3d 	.word	0x08001e3d
 8001e28:	08001e51 	.word	0x08001e51
 8001e2c:	4a79      	ldr	r2, [pc, #484]	; (8002014 <HAL_GPIO_Init+0x2b4>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d013      	beq.n	8001e5a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e32:	e02c      	b.n	8001e8e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	623b      	str	r3, [r7, #32]
          break;
 8001e3a:	e029      	b.n	8001e90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	3304      	adds	r3, #4
 8001e42:	623b      	str	r3, [r7, #32]
          break;
 8001e44:	e024      	b.n	8001e90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	3308      	adds	r3, #8
 8001e4c:	623b      	str	r3, [r7, #32]
          break;
 8001e4e:	e01f      	b.n	8001e90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	330c      	adds	r3, #12
 8001e56:	623b      	str	r3, [r7, #32]
          break;
 8001e58:	e01a      	b.n	8001e90 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d102      	bne.n	8001e68 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e62:	2304      	movs	r3, #4
 8001e64:	623b      	str	r3, [r7, #32]
          break;
 8001e66:	e013      	b.n	8001e90 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d105      	bne.n	8001e7c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e70:	2308      	movs	r3, #8
 8001e72:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	69fa      	ldr	r2, [r7, #28]
 8001e78:	611a      	str	r2, [r3, #16]
          break;
 8001e7a:	e009      	b.n	8001e90 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e7c:	2308      	movs	r3, #8
 8001e7e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	69fa      	ldr	r2, [r7, #28]
 8001e84:	615a      	str	r2, [r3, #20]
          break;
 8001e86:	e003      	b.n	8001e90 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	623b      	str	r3, [r7, #32]
          break;
 8001e8c:	e000      	b.n	8001e90 <HAL_GPIO_Init+0x130>
          break;
 8001e8e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e90:	69bb      	ldr	r3, [r7, #24]
 8001e92:	2bff      	cmp	r3, #255	; 0xff
 8001e94:	d801      	bhi.n	8001e9a <HAL_GPIO_Init+0x13a>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	e001      	b.n	8001e9e <HAL_GPIO_Init+0x13e>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	3304      	adds	r3, #4
 8001e9e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	2bff      	cmp	r3, #255	; 0xff
 8001ea4:	d802      	bhi.n	8001eac <HAL_GPIO_Init+0x14c>
 8001ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	e002      	b.n	8001eb2 <HAL_GPIO_Init+0x152>
 8001eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eae:	3b08      	subs	r3, #8
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	210f      	movs	r1, #15
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	401a      	ands	r2, r3
 8001ec4:	6a39      	ldr	r1, [r7, #32]
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	f000 80b1 	beq.w	8002042 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ee0:	4b4d      	ldr	r3, [pc, #308]	; (8002018 <HAL_GPIO_Init+0x2b8>)
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	4a4c      	ldr	r2, [pc, #304]	; (8002018 <HAL_GPIO_Init+0x2b8>)
 8001ee6:	f043 0301 	orr.w	r3, r3, #1
 8001eea:	6193      	str	r3, [r2, #24]
 8001eec:	4b4a      	ldr	r3, [pc, #296]	; (8002018 <HAL_GPIO_Init+0x2b8>)
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	f003 0301 	and.w	r3, r3, #1
 8001ef4:	60bb      	str	r3, [r7, #8]
 8001ef6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ef8:	4a48      	ldr	r2, [pc, #288]	; (800201c <HAL_GPIO_Init+0x2bc>)
 8001efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efc:	089b      	lsrs	r3, r3, #2
 8001efe:	3302      	adds	r3, #2
 8001f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f04:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f08:	f003 0303 	and.w	r3, r3, #3
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	220f      	movs	r2, #15
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	43db      	mvns	r3, r3
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a40      	ldr	r2, [pc, #256]	; (8002020 <HAL_GPIO_Init+0x2c0>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d013      	beq.n	8001f4c <HAL_GPIO_Init+0x1ec>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a3f      	ldr	r2, [pc, #252]	; (8002024 <HAL_GPIO_Init+0x2c4>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d00d      	beq.n	8001f48 <HAL_GPIO_Init+0x1e8>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4a3e      	ldr	r2, [pc, #248]	; (8002028 <HAL_GPIO_Init+0x2c8>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d007      	beq.n	8001f44 <HAL_GPIO_Init+0x1e4>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a3d      	ldr	r2, [pc, #244]	; (800202c <HAL_GPIO_Init+0x2cc>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d101      	bne.n	8001f40 <HAL_GPIO_Init+0x1e0>
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e006      	b.n	8001f4e <HAL_GPIO_Init+0x1ee>
 8001f40:	2304      	movs	r3, #4
 8001f42:	e004      	b.n	8001f4e <HAL_GPIO_Init+0x1ee>
 8001f44:	2302      	movs	r3, #2
 8001f46:	e002      	b.n	8001f4e <HAL_GPIO_Init+0x1ee>
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e000      	b.n	8001f4e <HAL_GPIO_Init+0x1ee>
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f50:	f002 0203 	and.w	r2, r2, #3
 8001f54:	0092      	lsls	r2, r2, #2
 8001f56:	4093      	lsls	r3, r2
 8001f58:	68fa      	ldr	r2, [r7, #12]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f5e:	492f      	ldr	r1, [pc, #188]	; (800201c <HAL_GPIO_Init+0x2bc>)
 8001f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f62:	089b      	lsrs	r3, r3, #2
 8001f64:	3302      	adds	r3, #2
 8001f66:	68fa      	ldr	r2, [r7, #12]
 8001f68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d006      	beq.n	8001f86 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f78:	4b2d      	ldr	r3, [pc, #180]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	492c      	ldr	r1, [pc, #176]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	600b      	str	r3, [r1, #0]
 8001f84:	e006      	b.n	8001f94 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f86:	4b2a      	ldr	r3, [pc, #168]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	43db      	mvns	r3, r3
 8001f8e:	4928      	ldr	r1, [pc, #160]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001f90:	4013      	ands	r3, r2
 8001f92:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d006      	beq.n	8001fae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fa0:	4b23      	ldr	r3, [pc, #140]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001fa2:	685a      	ldr	r2, [r3, #4]
 8001fa4:	4922      	ldr	r1, [pc, #136]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	604b      	str	r3, [r1, #4]
 8001fac:	e006      	b.n	8001fbc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fae:	4b20      	ldr	r3, [pc, #128]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	69bb      	ldr	r3, [r7, #24]
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	491e      	ldr	r1, [pc, #120]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001fb8:	4013      	ands	r3, r2
 8001fba:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d006      	beq.n	8001fd6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001fc8:	4b19      	ldr	r3, [pc, #100]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001fca:	689a      	ldr	r2, [r3, #8]
 8001fcc:	4918      	ldr	r1, [pc, #96]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	608b      	str	r3, [r1, #8]
 8001fd4:	e006      	b.n	8001fe4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001fd6:	4b16      	ldr	r3, [pc, #88]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001fd8:	689a      	ldr	r2, [r3, #8]
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	4914      	ldr	r1, [pc, #80]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d021      	beq.n	8002034 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ff0:	4b0f      	ldr	r3, [pc, #60]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001ff2:	68da      	ldr	r2, [r3, #12]
 8001ff4:	490e      	ldr	r1, [pc, #56]	; (8002030 <HAL_GPIO_Init+0x2d0>)
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	60cb      	str	r3, [r1, #12]
 8001ffc:	e021      	b.n	8002042 <HAL_GPIO_Init+0x2e2>
 8001ffe:	bf00      	nop
 8002000:	10320000 	.word	0x10320000
 8002004:	10310000 	.word	0x10310000
 8002008:	10220000 	.word	0x10220000
 800200c:	10210000 	.word	0x10210000
 8002010:	10120000 	.word	0x10120000
 8002014:	10110000 	.word	0x10110000
 8002018:	40021000 	.word	0x40021000
 800201c:	40010000 	.word	0x40010000
 8002020:	40010800 	.word	0x40010800
 8002024:	40010c00 	.word	0x40010c00
 8002028:	40011000 	.word	0x40011000
 800202c:	40011400 	.word	0x40011400
 8002030:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002034:	4b0b      	ldr	r3, [pc, #44]	; (8002064 <HAL_GPIO_Init+0x304>)
 8002036:	68da      	ldr	r2, [r3, #12]
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	43db      	mvns	r3, r3
 800203c:	4909      	ldr	r1, [pc, #36]	; (8002064 <HAL_GPIO_Init+0x304>)
 800203e:	4013      	ands	r3, r2
 8002040:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002044:	3301      	adds	r3, #1
 8002046:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800204e:	fa22 f303 	lsr.w	r3, r2, r3
 8002052:	2b00      	cmp	r3, #0
 8002054:	f47f ae8e 	bne.w	8001d74 <HAL_GPIO_Init+0x14>
  }
}
 8002058:	bf00      	nop
 800205a:	bf00      	nop
 800205c:	372c      	adds	r7, #44	; 0x2c
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr
 8002064:	40010400 	.word	0x40010400

08002068 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	460b      	mov	r3, r1
 8002072:	807b      	strh	r3, [r7, #2]
 8002074:	4613      	mov	r3, r2
 8002076:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002078:	787b      	ldrb	r3, [r7, #1]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800207e:	887a      	ldrh	r2, [r7, #2]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002084:	e003      	b.n	800208e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002086:	887b      	ldrh	r3, [r7, #2]
 8002088:	041a      	lsls	r2, r3, #16
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	611a      	str	r2, [r3, #16]
}
 800208e:	bf00      	nop
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr

08002098 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80020a2:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020a4:	695a      	ldr	r2, [r3, #20]
 80020a6:	88fb      	ldrh	r3, [r7, #6]
 80020a8:	4013      	ands	r3, r2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d006      	beq.n	80020bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020ae:	4a05      	ldr	r2, [pc, #20]	; (80020c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020b0:	88fb      	ldrh	r3, [r7, #6]
 80020b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020b4:	88fb      	ldrh	r3, [r7, #6]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7fe f874 	bl	80001a4 <HAL_GPIO_EXTI_Callback>
  }
}
 80020bc:	bf00      	nop
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	40010400 	.word	0x40010400

080020c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e272      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f000 8087 	beq.w	80021f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020e8:	4b92      	ldr	r3, [pc, #584]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f003 030c 	and.w	r3, r3, #12
 80020f0:	2b04      	cmp	r3, #4
 80020f2:	d00c      	beq.n	800210e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80020f4:	4b8f      	ldr	r3, [pc, #572]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f003 030c 	and.w	r3, r3, #12
 80020fc:	2b08      	cmp	r3, #8
 80020fe:	d112      	bne.n	8002126 <HAL_RCC_OscConfig+0x5e>
 8002100:	4b8c      	ldr	r3, [pc, #560]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800210c:	d10b      	bne.n	8002126 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800210e:	4b89      	ldr	r3, [pc, #548]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d06c      	beq.n	80021f4 <HAL_RCC_OscConfig+0x12c>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d168      	bne.n	80021f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e24c      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800212e:	d106      	bne.n	800213e <HAL_RCC_OscConfig+0x76>
 8002130:	4b80      	ldr	r3, [pc, #512]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a7f      	ldr	r2, [pc, #508]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002136:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800213a:	6013      	str	r3, [r2, #0]
 800213c:	e02e      	b.n	800219c <HAL_RCC_OscConfig+0xd4>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d10c      	bne.n	8002160 <HAL_RCC_OscConfig+0x98>
 8002146:	4b7b      	ldr	r3, [pc, #492]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a7a      	ldr	r2, [pc, #488]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 800214c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002150:	6013      	str	r3, [r2, #0]
 8002152:	4b78      	ldr	r3, [pc, #480]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a77      	ldr	r2, [pc, #476]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002158:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800215c:	6013      	str	r3, [r2, #0]
 800215e:	e01d      	b.n	800219c <HAL_RCC_OscConfig+0xd4>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002168:	d10c      	bne.n	8002184 <HAL_RCC_OscConfig+0xbc>
 800216a:	4b72      	ldr	r3, [pc, #456]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a71      	ldr	r2, [pc, #452]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002170:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002174:	6013      	str	r3, [r2, #0]
 8002176:	4b6f      	ldr	r3, [pc, #444]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a6e      	ldr	r2, [pc, #440]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 800217c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002180:	6013      	str	r3, [r2, #0]
 8002182:	e00b      	b.n	800219c <HAL_RCC_OscConfig+0xd4>
 8002184:	4b6b      	ldr	r3, [pc, #428]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a6a      	ldr	r2, [pc, #424]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 800218a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800218e:	6013      	str	r3, [r2, #0]
 8002190:	4b68      	ldr	r3, [pc, #416]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a67      	ldr	r2, [pc, #412]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002196:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800219a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d013      	beq.n	80021cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a4:	f7ff fa78 	bl	8001698 <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021ac:	f7ff fa74 	bl	8001698 <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b64      	cmp	r3, #100	; 0x64
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e200      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021be:	4b5d      	ldr	r3, [pc, #372]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d0f0      	beq.n	80021ac <HAL_RCC_OscConfig+0xe4>
 80021ca:	e014      	b.n	80021f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021cc:	f7ff fa64 	bl	8001698 <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021d4:	f7ff fa60 	bl	8001698 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b64      	cmp	r3, #100	; 0x64
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e1ec      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021e6:	4b53      	ldr	r3, [pc, #332]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1f0      	bne.n	80021d4 <HAL_RCC_OscConfig+0x10c>
 80021f2:	e000      	b.n	80021f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d063      	beq.n	80022ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002202:	4b4c      	ldr	r3, [pc, #304]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f003 030c 	and.w	r3, r3, #12
 800220a:	2b00      	cmp	r3, #0
 800220c:	d00b      	beq.n	8002226 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800220e:	4b49      	ldr	r3, [pc, #292]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f003 030c 	and.w	r3, r3, #12
 8002216:	2b08      	cmp	r3, #8
 8002218:	d11c      	bne.n	8002254 <HAL_RCC_OscConfig+0x18c>
 800221a:	4b46      	ldr	r3, [pc, #280]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d116      	bne.n	8002254 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002226:	4b43      	ldr	r3, [pc, #268]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	2b00      	cmp	r3, #0
 8002230:	d005      	beq.n	800223e <HAL_RCC_OscConfig+0x176>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	691b      	ldr	r3, [r3, #16]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d001      	beq.n	800223e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e1c0      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800223e:	4b3d      	ldr	r3, [pc, #244]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	695b      	ldr	r3, [r3, #20]
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	4939      	ldr	r1, [pc, #228]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 800224e:	4313      	orrs	r3, r2
 8002250:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002252:	e03a      	b.n	80022ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	691b      	ldr	r3, [r3, #16]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d020      	beq.n	800229e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800225c:	4b36      	ldr	r3, [pc, #216]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 800225e:	2201      	movs	r2, #1
 8002260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002262:	f7ff fa19 	bl	8001698 <HAL_GetTick>
 8002266:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002268:	e008      	b.n	800227c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800226a:	f7ff fa15 	bl	8001698 <HAL_GetTick>
 800226e:	4602      	mov	r2, r0
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	2b02      	cmp	r3, #2
 8002276:	d901      	bls.n	800227c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002278:	2303      	movs	r3, #3
 800227a:	e1a1      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800227c:	4b2d      	ldr	r3, [pc, #180]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0302 	and.w	r3, r3, #2
 8002284:	2b00      	cmp	r3, #0
 8002286:	d0f0      	beq.n	800226a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002288:	4b2a      	ldr	r3, [pc, #168]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	695b      	ldr	r3, [r3, #20]
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	4927      	ldr	r1, [pc, #156]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002298:	4313      	orrs	r3, r2
 800229a:	600b      	str	r3, [r1, #0]
 800229c:	e015      	b.n	80022ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800229e:	4b26      	ldr	r3, [pc, #152]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a4:	f7ff f9f8 	bl	8001698 <HAL_GetTick>
 80022a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022aa:	e008      	b.n	80022be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ac:	f7ff f9f4 	bl	8001698 <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d901      	bls.n	80022be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e180      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022be:	4b1d      	ldr	r3, [pc, #116]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d1f0      	bne.n	80022ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0308 	and.w	r3, r3, #8
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d03a      	beq.n	800234c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d019      	beq.n	8002312 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022de:	4b17      	ldr	r3, [pc, #92]	; (800233c <HAL_RCC_OscConfig+0x274>)
 80022e0:	2201      	movs	r2, #1
 80022e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022e4:	f7ff f9d8 	bl	8001698 <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022ec:	f7ff f9d4 	bl	8001698 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e160      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022fe:	4b0d      	ldr	r3, [pc, #52]	; (8002334 <HAL_RCC_OscConfig+0x26c>)
 8002300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d0f0      	beq.n	80022ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800230a:	2001      	movs	r0, #1
 800230c:	f000 faa6 	bl	800285c <RCC_Delay>
 8002310:	e01c      	b.n	800234c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002312:	4b0a      	ldr	r3, [pc, #40]	; (800233c <HAL_RCC_OscConfig+0x274>)
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002318:	f7ff f9be 	bl	8001698 <HAL_GetTick>
 800231c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800231e:	e00f      	b.n	8002340 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002320:	f7ff f9ba 	bl	8001698 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	2b02      	cmp	r3, #2
 800232c:	d908      	bls.n	8002340 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e146      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
 8002332:	bf00      	nop
 8002334:	40021000 	.word	0x40021000
 8002338:	42420000 	.word	0x42420000
 800233c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002340:	4b92      	ldr	r3, [pc, #584]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002344:	f003 0302 	and.w	r3, r3, #2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d1e9      	bne.n	8002320 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0304 	and.w	r3, r3, #4
 8002354:	2b00      	cmp	r3, #0
 8002356:	f000 80a6 	beq.w	80024a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800235a:	2300      	movs	r3, #0
 800235c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800235e:	4b8b      	ldr	r3, [pc, #556]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002360:	69db      	ldr	r3, [r3, #28]
 8002362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d10d      	bne.n	8002386 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800236a:	4b88      	ldr	r3, [pc, #544]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 800236c:	69db      	ldr	r3, [r3, #28]
 800236e:	4a87      	ldr	r2, [pc, #540]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002374:	61d3      	str	r3, [r2, #28]
 8002376:	4b85      	ldr	r3, [pc, #532]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800237e:	60bb      	str	r3, [r7, #8]
 8002380:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002382:	2301      	movs	r3, #1
 8002384:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002386:	4b82      	ldr	r3, [pc, #520]	; (8002590 <HAL_RCC_OscConfig+0x4c8>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800238e:	2b00      	cmp	r3, #0
 8002390:	d118      	bne.n	80023c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002392:	4b7f      	ldr	r3, [pc, #508]	; (8002590 <HAL_RCC_OscConfig+0x4c8>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a7e      	ldr	r2, [pc, #504]	; (8002590 <HAL_RCC_OscConfig+0x4c8>)
 8002398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800239c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800239e:	f7ff f97b 	bl	8001698 <HAL_GetTick>
 80023a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023a4:	e008      	b.n	80023b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023a6:	f7ff f977 	bl	8001698 <HAL_GetTick>
 80023aa:	4602      	mov	r2, r0
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	2b64      	cmp	r3, #100	; 0x64
 80023b2:	d901      	bls.n	80023b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e103      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023b8:	4b75      	ldr	r3, [pc, #468]	; (8002590 <HAL_RCC_OscConfig+0x4c8>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d0f0      	beq.n	80023a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d106      	bne.n	80023da <HAL_RCC_OscConfig+0x312>
 80023cc:	4b6f      	ldr	r3, [pc, #444]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 80023ce:	6a1b      	ldr	r3, [r3, #32]
 80023d0:	4a6e      	ldr	r2, [pc, #440]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 80023d2:	f043 0301 	orr.w	r3, r3, #1
 80023d6:	6213      	str	r3, [r2, #32]
 80023d8:	e02d      	b.n	8002436 <HAL_RCC_OscConfig+0x36e>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d10c      	bne.n	80023fc <HAL_RCC_OscConfig+0x334>
 80023e2:	4b6a      	ldr	r3, [pc, #424]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	4a69      	ldr	r2, [pc, #420]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 80023e8:	f023 0301 	bic.w	r3, r3, #1
 80023ec:	6213      	str	r3, [r2, #32]
 80023ee:	4b67      	ldr	r3, [pc, #412]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 80023f0:	6a1b      	ldr	r3, [r3, #32]
 80023f2:	4a66      	ldr	r2, [pc, #408]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 80023f4:	f023 0304 	bic.w	r3, r3, #4
 80023f8:	6213      	str	r3, [r2, #32]
 80023fa:	e01c      	b.n	8002436 <HAL_RCC_OscConfig+0x36e>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	2b05      	cmp	r3, #5
 8002402:	d10c      	bne.n	800241e <HAL_RCC_OscConfig+0x356>
 8002404:	4b61      	ldr	r3, [pc, #388]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002406:	6a1b      	ldr	r3, [r3, #32]
 8002408:	4a60      	ldr	r2, [pc, #384]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 800240a:	f043 0304 	orr.w	r3, r3, #4
 800240e:	6213      	str	r3, [r2, #32]
 8002410:	4b5e      	ldr	r3, [pc, #376]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002412:	6a1b      	ldr	r3, [r3, #32]
 8002414:	4a5d      	ldr	r2, [pc, #372]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002416:	f043 0301 	orr.w	r3, r3, #1
 800241a:	6213      	str	r3, [r2, #32]
 800241c:	e00b      	b.n	8002436 <HAL_RCC_OscConfig+0x36e>
 800241e:	4b5b      	ldr	r3, [pc, #364]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002420:	6a1b      	ldr	r3, [r3, #32]
 8002422:	4a5a      	ldr	r2, [pc, #360]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002424:	f023 0301 	bic.w	r3, r3, #1
 8002428:	6213      	str	r3, [r2, #32]
 800242a:	4b58      	ldr	r3, [pc, #352]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 800242c:	6a1b      	ldr	r3, [r3, #32]
 800242e:	4a57      	ldr	r2, [pc, #348]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002430:	f023 0304 	bic.w	r3, r3, #4
 8002434:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d015      	beq.n	800246a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800243e:	f7ff f92b 	bl	8001698 <HAL_GetTick>
 8002442:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002444:	e00a      	b.n	800245c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002446:	f7ff f927 	bl	8001698 <HAL_GetTick>
 800244a:	4602      	mov	r2, r0
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	f241 3288 	movw	r2, #5000	; 0x1388
 8002454:	4293      	cmp	r3, r2
 8002456:	d901      	bls.n	800245c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e0b1      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800245c:	4b4b      	ldr	r3, [pc, #300]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 800245e:	6a1b      	ldr	r3, [r3, #32]
 8002460:	f003 0302 	and.w	r3, r3, #2
 8002464:	2b00      	cmp	r3, #0
 8002466:	d0ee      	beq.n	8002446 <HAL_RCC_OscConfig+0x37e>
 8002468:	e014      	b.n	8002494 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800246a:	f7ff f915 	bl	8001698 <HAL_GetTick>
 800246e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002470:	e00a      	b.n	8002488 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002472:	f7ff f911 	bl	8001698 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002480:	4293      	cmp	r3, r2
 8002482:	d901      	bls.n	8002488 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002484:	2303      	movs	r3, #3
 8002486:	e09b      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002488:	4b40      	ldr	r3, [pc, #256]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 800248a:	6a1b      	ldr	r3, [r3, #32]
 800248c:	f003 0302 	and.w	r3, r3, #2
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1ee      	bne.n	8002472 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002494:	7dfb      	ldrb	r3, [r7, #23]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d105      	bne.n	80024a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800249a:	4b3c      	ldr	r3, [pc, #240]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	4a3b      	ldr	r2, [pc, #236]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 80024a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f000 8087 	beq.w	80025be <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024b0:	4b36      	ldr	r3, [pc, #216]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f003 030c 	and.w	r3, r3, #12
 80024b8:	2b08      	cmp	r3, #8
 80024ba:	d061      	beq.n	8002580 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	69db      	ldr	r3, [r3, #28]
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d146      	bne.n	8002552 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024c4:	4b33      	ldr	r3, [pc, #204]	; (8002594 <HAL_RCC_OscConfig+0x4cc>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ca:	f7ff f8e5 	bl	8001698 <HAL_GetTick>
 80024ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024d0:	e008      	b.n	80024e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024d2:	f7ff f8e1 	bl	8001698 <HAL_GetTick>
 80024d6:	4602      	mov	r2, r0
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d901      	bls.n	80024e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80024e0:	2303      	movs	r3, #3
 80024e2:	e06d      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024e4:	4b29      	ldr	r3, [pc, #164]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d1f0      	bne.n	80024d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6a1b      	ldr	r3, [r3, #32]
 80024f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024f8:	d108      	bne.n	800250c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80024fa:	4b24      	ldr	r3, [pc, #144]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	4921      	ldr	r1, [pc, #132]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002508:	4313      	orrs	r3, r2
 800250a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800250c:	4b1f      	ldr	r3, [pc, #124]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6a19      	ldr	r1, [r3, #32]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251c:	430b      	orrs	r3, r1
 800251e:	491b      	ldr	r1, [pc, #108]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002520:	4313      	orrs	r3, r2
 8002522:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002524:	4b1b      	ldr	r3, [pc, #108]	; (8002594 <HAL_RCC_OscConfig+0x4cc>)
 8002526:	2201      	movs	r2, #1
 8002528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800252a:	f7ff f8b5 	bl	8001698 <HAL_GetTick>
 800252e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002530:	e008      	b.n	8002544 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002532:	f7ff f8b1 	bl	8001698 <HAL_GetTick>
 8002536:	4602      	mov	r2, r0
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	1ad3      	subs	r3, r2, r3
 800253c:	2b02      	cmp	r3, #2
 800253e:	d901      	bls.n	8002544 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002540:	2303      	movs	r3, #3
 8002542:	e03d      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002544:	4b11      	ldr	r3, [pc, #68]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d0f0      	beq.n	8002532 <HAL_RCC_OscConfig+0x46a>
 8002550:	e035      	b.n	80025be <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002552:	4b10      	ldr	r3, [pc, #64]	; (8002594 <HAL_RCC_OscConfig+0x4cc>)
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002558:	f7ff f89e 	bl	8001698 <HAL_GetTick>
 800255c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800255e:	e008      	b.n	8002572 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002560:	f7ff f89a 	bl	8001698 <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b02      	cmp	r3, #2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e026      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002572:	4b06      	ldr	r3, [pc, #24]	; (800258c <HAL_RCC_OscConfig+0x4c4>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1f0      	bne.n	8002560 <HAL_RCC_OscConfig+0x498>
 800257e:	e01e      	b.n	80025be <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	69db      	ldr	r3, [r3, #28]
 8002584:	2b01      	cmp	r3, #1
 8002586:	d107      	bne.n	8002598 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e019      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
 800258c:	40021000 	.word	0x40021000
 8002590:	40007000 	.word	0x40007000
 8002594:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002598:	4b0b      	ldr	r3, [pc, #44]	; (80025c8 <HAL_RCC_OscConfig+0x500>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a1b      	ldr	r3, [r3, #32]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d106      	bne.n	80025ba <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d001      	beq.n	80025be <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e000      	b.n	80025c0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80025be:	2300      	movs	r3, #0
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3718      	adds	r7, #24
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40021000 	.word	0x40021000

080025cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d101      	bne.n	80025e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e0d0      	b.n	8002782 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025e0:	4b6a      	ldr	r3, [pc, #424]	; (800278c <HAL_RCC_ClockConfig+0x1c0>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0307 	and.w	r3, r3, #7
 80025e8:	683a      	ldr	r2, [r7, #0]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d910      	bls.n	8002610 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ee:	4b67      	ldr	r3, [pc, #412]	; (800278c <HAL_RCC_ClockConfig+0x1c0>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f023 0207 	bic.w	r2, r3, #7
 80025f6:	4965      	ldr	r1, [pc, #404]	; (800278c <HAL_RCC_ClockConfig+0x1c0>)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025fe:	4b63      	ldr	r3, [pc, #396]	; (800278c <HAL_RCC_ClockConfig+0x1c0>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0307 	and.w	r3, r3, #7
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	429a      	cmp	r2, r3
 800260a:	d001      	beq.n	8002610 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e0b8      	b.n	8002782 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d020      	beq.n	800265e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0304 	and.w	r3, r3, #4
 8002624:	2b00      	cmp	r3, #0
 8002626:	d005      	beq.n	8002634 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002628:	4b59      	ldr	r3, [pc, #356]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	4a58      	ldr	r2, [pc, #352]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 800262e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002632:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0308 	and.w	r3, r3, #8
 800263c:	2b00      	cmp	r3, #0
 800263e:	d005      	beq.n	800264c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002640:	4b53      	ldr	r3, [pc, #332]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	4a52      	ldr	r2, [pc, #328]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 8002646:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800264a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800264c:	4b50      	ldr	r3, [pc, #320]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	494d      	ldr	r1, [pc, #308]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 800265a:	4313      	orrs	r3, r2
 800265c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	2b00      	cmp	r3, #0
 8002668:	d040      	beq.n	80026ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d107      	bne.n	8002682 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002672:	4b47      	ldr	r3, [pc, #284]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d115      	bne.n	80026aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e07f      	b.n	8002782 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b02      	cmp	r3, #2
 8002688:	d107      	bne.n	800269a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800268a:	4b41      	ldr	r3, [pc, #260]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d109      	bne.n	80026aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e073      	b.n	8002782 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800269a:	4b3d      	ldr	r3, [pc, #244]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d101      	bne.n	80026aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e06b      	b.n	8002782 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026aa:	4b39      	ldr	r3, [pc, #228]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f023 0203 	bic.w	r2, r3, #3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	4936      	ldr	r1, [pc, #216]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 80026b8:	4313      	orrs	r3, r2
 80026ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026bc:	f7fe ffec 	bl	8001698 <HAL_GetTick>
 80026c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026c2:	e00a      	b.n	80026da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026c4:	f7fe ffe8 	bl	8001698 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e053      	b.n	8002782 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026da:	4b2d      	ldr	r3, [pc, #180]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f003 020c 	and.w	r2, r3, #12
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d1eb      	bne.n	80026c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026ec:	4b27      	ldr	r3, [pc, #156]	; (800278c <HAL_RCC_ClockConfig+0x1c0>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0307 	and.w	r3, r3, #7
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d210      	bcs.n	800271c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026fa:	4b24      	ldr	r3, [pc, #144]	; (800278c <HAL_RCC_ClockConfig+0x1c0>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f023 0207 	bic.w	r2, r3, #7
 8002702:	4922      	ldr	r1, [pc, #136]	; (800278c <HAL_RCC_ClockConfig+0x1c0>)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	4313      	orrs	r3, r2
 8002708:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800270a:	4b20      	ldr	r3, [pc, #128]	; (800278c <HAL_RCC_ClockConfig+0x1c0>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0307 	and.w	r3, r3, #7
 8002712:	683a      	ldr	r2, [r7, #0]
 8002714:	429a      	cmp	r2, r3
 8002716:	d001      	beq.n	800271c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e032      	b.n	8002782 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0304 	and.w	r3, r3, #4
 8002724:	2b00      	cmp	r3, #0
 8002726:	d008      	beq.n	800273a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002728:	4b19      	ldr	r3, [pc, #100]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	4916      	ldr	r1, [pc, #88]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 8002736:	4313      	orrs	r3, r2
 8002738:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0308 	and.w	r3, r3, #8
 8002742:	2b00      	cmp	r3, #0
 8002744:	d009      	beq.n	800275a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002746:	4b12      	ldr	r3, [pc, #72]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	00db      	lsls	r3, r3, #3
 8002754:	490e      	ldr	r1, [pc, #56]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 8002756:	4313      	orrs	r3, r2
 8002758:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800275a:	f000 f821 	bl	80027a0 <HAL_RCC_GetSysClockFreq>
 800275e:	4602      	mov	r2, r0
 8002760:	4b0b      	ldr	r3, [pc, #44]	; (8002790 <HAL_RCC_ClockConfig+0x1c4>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	091b      	lsrs	r3, r3, #4
 8002766:	f003 030f 	and.w	r3, r3, #15
 800276a:	490a      	ldr	r1, [pc, #40]	; (8002794 <HAL_RCC_ClockConfig+0x1c8>)
 800276c:	5ccb      	ldrb	r3, [r1, r3]
 800276e:	fa22 f303 	lsr.w	r3, r2, r3
 8002772:	4a09      	ldr	r2, [pc, #36]	; (8002798 <HAL_RCC_ClockConfig+0x1cc>)
 8002774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002776:	4b09      	ldr	r3, [pc, #36]	; (800279c <HAL_RCC_ClockConfig+0x1d0>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4618      	mov	r0, r3
 800277c:	f7fe ff4a 	bl	8001614 <HAL_InitTick>

  return HAL_OK;
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40022000 	.word	0x40022000
 8002790:	40021000 	.word	0x40021000
 8002794:	080053d4 	.word	0x080053d4
 8002798:	20000004 	.word	0x20000004
 800279c:	20000010 	.word	0x20000010

080027a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027a0:	b490      	push	{r4, r7}
 80027a2:	b08a      	sub	sp, #40	; 0x28
 80027a4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80027a6:	4b29      	ldr	r3, [pc, #164]	; (800284c <HAL_RCC_GetSysClockFreq+0xac>)
 80027a8:	1d3c      	adds	r4, r7, #4
 80027aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80027b0:	f240 2301 	movw	r3, #513	; 0x201
 80027b4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027b6:	2300      	movs	r3, #0
 80027b8:	61fb      	str	r3, [r7, #28]
 80027ba:	2300      	movs	r3, #0
 80027bc:	61bb      	str	r3, [r7, #24]
 80027be:	2300      	movs	r3, #0
 80027c0:	627b      	str	r3, [r7, #36]	; 0x24
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80027c6:	2300      	movs	r3, #0
 80027c8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80027ca:	4b21      	ldr	r3, [pc, #132]	; (8002850 <HAL_RCC_GetSysClockFreq+0xb0>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	f003 030c 	and.w	r3, r3, #12
 80027d6:	2b04      	cmp	r3, #4
 80027d8:	d002      	beq.n	80027e0 <HAL_RCC_GetSysClockFreq+0x40>
 80027da:	2b08      	cmp	r3, #8
 80027dc:	d003      	beq.n	80027e6 <HAL_RCC_GetSysClockFreq+0x46>
 80027de:	e02b      	b.n	8002838 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80027e0:	4b1c      	ldr	r3, [pc, #112]	; (8002854 <HAL_RCC_GetSysClockFreq+0xb4>)
 80027e2:	623b      	str	r3, [r7, #32]
      break;
 80027e4:	e02b      	b.n	800283e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	0c9b      	lsrs	r3, r3, #18
 80027ea:	f003 030f 	and.w	r3, r3, #15
 80027ee:	3328      	adds	r3, #40	; 0x28
 80027f0:	443b      	add	r3, r7
 80027f2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80027f6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d012      	beq.n	8002828 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002802:	4b13      	ldr	r3, [pc, #76]	; (8002850 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	0c5b      	lsrs	r3, r3, #17
 8002808:	f003 0301 	and.w	r3, r3, #1
 800280c:	3328      	adds	r3, #40	; 0x28
 800280e:	443b      	add	r3, r7
 8002810:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002814:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	4a0e      	ldr	r2, [pc, #56]	; (8002854 <HAL_RCC_GetSysClockFreq+0xb4>)
 800281a:	fb03 f202 	mul.w	r2, r3, r2
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	fbb2 f3f3 	udiv	r3, r2, r3
 8002824:	627b      	str	r3, [r7, #36]	; 0x24
 8002826:	e004      	b.n	8002832 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	4a0b      	ldr	r2, [pc, #44]	; (8002858 <HAL_RCC_GetSysClockFreq+0xb8>)
 800282c:	fb02 f303 	mul.w	r3, r2, r3
 8002830:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002834:	623b      	str	r3, [r7, #32]
      break;
 8002836:	e002      	b.n	800283e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002838:	4b06      	ldr	r3, [pc, #24]	; (8002854 <HAL_RCC_GetSysClockFreq+0xb4>)
 800283a:	623b      	str	r3, [r7, #32]
      break;
 800283c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800283e:	6a3b      	ldr	r3, [r7, #32]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3728      	adds	r7, #40	; 0x28
 8002844:	46bd      	mov	sp, r7
 8002846:	bc90      	pop	{r4, r7}
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	080053c4 	.word	0x080053c4
 8002850:	40021000 	.word	0x40021000
 8002854:	007a1200 	.word	0x007a1200
 8002858:	003d0900 	.word	0x003d0900

0800285c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800285c:	b480      	push	{r7}
 800285e:	b085      	sub	sp, #20
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002864:	4b0a      	ldr	r3, [pc, #40]	; (8002890 <RCC_Delay+0x34>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a0a      	ldr	r2, [pc, #40]	; (8002894 <RCC_Delay+0x38>)
 800286a:	fba2 2303 	umull	r2, r3, r2, r3
 800286e:	0a5b      	lsrs	r3, r3, #9
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	fb02 f303 	mul.w	r3, r2, r3
 8002876:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002878:	bf00      	nop
  }
  while (Delay --);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	1e5a      	subs	r2, r3, #1
 800287e:	60fa      	str	r2, [r7, #12]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d1f9      	bne.n	8002878 <RCC_Delay+0x1c>
}
 8002884:	bf00      	nop
 8002886:	bf00      	nop
 8002888:	3714      	adds	r7, #20
 800288a:	46bd      	mov	sp, r7
 800288c:	bc80      	pop	{r7}
 800288e:	4770      	bx	lr
 8002890:	20000004 	.word	0x20000004
 8002894:	10624dd3 	.word	0x10624dd3

08002898 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d101      	bne.n	80028aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e076      	b.n	8002998 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d108      	bne.n	80028c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80028ba:	d009      	beq.n	80028d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	61da      	str	r2, [r3, #28]
 80028c2:	e005      	b.n	80028d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d106      	bne.n	80028f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f7fe f8e6 	bl	8000abc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2202      	movs	r2, #2
 80028f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002906:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002918:	431a      	orrs	r2, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002922:	431a      	orrs	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	691b      	ldr	r3, [r3, #16]
 8002928:	f003 0302 	and.w	r3, r3, #2
 800292c:	431a      	orrs	r2, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	f003 0301 	and.w	r3, r3, #1
 8002936:	431a      	orrs	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002940:	431a      	orrs	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	69db      	ldr	r3, [r3, #28]
 8002946:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800294a:	431a      	orrs	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002954:	ea42 0103 	orr.w	r1, r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800295c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	430a      	orrs	r2, r1
 8002966:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	0c1a      	lsrs	r2, r3, #16
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f002 0204 	and.w	r2, r2, #4
 8002976:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	69da      	ldr	r2, [r3, #28]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002986:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2201      	movs	r2, #1
 8002992:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	4613      	mov	r3, r2
 80029ac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80029ae:	2300      	movs	r3, #0
 80029b0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d101      	bne.n	80029c0 <HAL_SPI_Transmit_DMA+0x20>
 80029bc:	2302      	movs	r3, #2
 80029be:	e09b      	b.n	8002af8 <HAL_SPI_Transmit_DMA+0x158>
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d002      	beq.n	80029da <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80029d4:	2302      	movs	r3, #2
 80029d6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80029d8:	e089      	b.n	8002aee <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d002      	beq.n	80029e6 <HAL_SPI_Transmit_DMA+0x46>
 80029e0:	88fb      	ldrh	r3, [r7, #6]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d102      	bne.n	80029ec <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80029ea:	e080      	b.n	8002aee <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2203      	movs	r2, #3
 80029f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2200      	movs	r2, #0
 80029f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	68ba      	ldr	r2, [r7, #8]
 80029fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	88fa      	ldrh	r2, [r7, #6]
 8002a04:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	88fa      	ldrh	r2, [r7, #6]
 8002a0a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2200      	movs	r2, #0
 8002a16:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2200      	movs	r2, #0
 8002a22:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a32:	d10f      	bne.n	8002a54 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a42:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a52:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a58:	4a29      	ldr	r2, [pc, #164]	; (8002b00 <HAL_SPI_Transmit_DMA+0x160>)
 8002a5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a60:	4a28      	ldr	r2, [pc, #160]	; (8002b04 <HAL_SPI_Transmit_DMA+0x164>)
 8002a62:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a68:	4a27      	ldr	r2, [pc, #156]	; (8002b08 <HAL_SPI_Transmit_DMA+0x168>)
 8002a6a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a70:	2200      	movs	r2, #0
 8002a72:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	330c      	adds	r3, #12
 8002a84:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a8a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002a8c:	f7fe ff9a 	bl	80019c4 <HAL_DMA_Start_IT>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00c      	beq.n	8002ab0 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a9a:	f043 0210 	orr.w	r2, r3, #16
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8002aae:	e01e      	b.n	8002aee <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aba:	2b40      	cmp	r3, #64	; 0x40
 8002abc:	d007      	beq.n	8002ace <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002acc:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	685a      	ldr	r2, [r3, #4]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f042 0220 	orr.w	r2, r2, #32
 8002adc:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	685a      	ldr	r2, [r3, #4]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f042 0202 	orr.w	r2, r2, #2
 8002aec:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002af6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3718      	adds	r7, #24
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	08002c43 	.word	0x08002c43
 8002b04:	08002b9d 	.word	0x08002b9d
 8002b08:	08002c5f 	.word	0x08002c5f

08002b0c <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002b14:	2300      	movs	r3, #0
 8002b16:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d00f      	beq.n	8002b40 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7fe ffac 	bl	8001a82 <HAL_DMA_Abort>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d007      	beq.n	8002b40 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b34:	f043 0210 	orr.w	r2, r3, #16
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d00f      	beq.n	8002b68 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7fe ff98 	bl	8001a82 <HAL_DMA_Abort>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d007      	beq.n	8002b68 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b5c:	f043 0210 	orr.w	r2, r3, #16
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	685a      	ldr	r2, [r3, #4]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f022 0203 	bic.w	r2, r2, #3
 8002b76:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  return errorcode;
 8002b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3710      	adds	r7, #16
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b083      	sub	sp, #12
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr

08002b9c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002baa:	f7fe fd75 	bl	8001698 <HAL_GetTick>
 8002bae:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0320 	and.w	r3, r3, #32
 8002bba:	2b20      	cmp	r3, #32
 8002bbc:	d03b      	beq.n	8002c36 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f022 0220 	bic.w	r2, r2, #32
 8002bcc:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 0202 	bic.w	r2, r2, #2
 8002bdc:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	2164      	movs	r1, #100	; 0x64
 8002be2:	6978      	ldr	r0, [r7, #20]
 8002be4:	f000 f8e4 	bl	8002db0 <SPI_EndRxTxTransaction>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d005      	beq.n	8002bfa <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bf2:	f043 0220 	orr.w	r2, r3, #32
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10a      	bne.n	8002c18 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c02:	2300      	movs	r3, #0
 8002c04:	60fb      	str	r3, [r7, #12]
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	60fb      	str	r3, [r7, #12]
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	60fb      	str	r3, [r7, #12]
 8002c16:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	2201      	movs	r2, #1
 8002c22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d003      	beq.n	8002c36 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8002c2e:	6978      	ldr	r0, [r7, #20]
 8002c30:	f7ff ffab 	bl	8002b8a <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8002c34:	e002      	b.n	8002c3c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8002c36:	6978      	ldr	r0, [r7, #20]
 8002c38:	f7fd fb7e 	bl	8000338 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002c3c:	3718      	adds	r7, #24
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b084      	sub	sp, #16
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	f7fd fb23 	bl	800029c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002c56:	bf00      	nop
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b084      	sub	sp, #16
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	685a      	ldr	r2, [r3, #4]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f022 0203 	bic.w	r2, r2, #3
 8002c7a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c80:	f043 0210 	orr.w	r2, r3, #16
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002c90:	68f8      	ldr	r0, [r7, #12]
 8002c92:	f7ff ff7a 	bl	8002b8a <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002c96:	bf00      	nop
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
	...

08002ca0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b088      	sub	sp, #32
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	603b      	str	r3, [r7, #0]
 8002cac:	4613      	mov	r3, r2
 8002cae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002cb0:	f7fe fcf2 	bl	8001698 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cb8:	1a9b      	subs	r3, r3, r2
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002cc0:	f7fe fcea 	bl	8001698 <HAL_GetTick>
 8002cc4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002cc6:	4b39      	ldr	r3, [pc, #228]	; (8002dac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	015b      	lsls	r3, r3, #5
 8002ccc:	0d1b      	lsrs	r3, r3, #20
 8002cce:	69fa      	ldr	r2, [r7, #28]
 8002cd0:	fb02 f303 	mul.w	r3, r2, r3
 8002cd4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cd6:	e054      	b.n	8002d82 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cde:	d050      	beq.n	8002d82 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002ce0:	f7fe fcda 	bl	8001698 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	69fa      	ldr	r2, [r7, #28]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d902      	bls.n	8002cf6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d13d      	bne.n	8002d72 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	685a      	ldr	r2, [r3, #4]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002d04:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d0e:	d111      	bne.n	8002d34 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d18:	d004      	beq.n	8002d24 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d22:	d107      	bne.n	8002d34 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d32:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d3c:	d10f      	bne.n	8002d5e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d4c:	601a      	str	r2, [r3, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d5c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e017      	b.n	8002da2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d101      	bne.n	8002d7c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	689a      	ldr	r2, [r3, #8]
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	68ba      	ldr	r2, [r7, #8]
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	bf0c      	ite	eq
 8002d92:	2301      	moveq	r3, #1
 8002d94:	2300      	movne	r3, #0
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	461a      	mov	r2, r3
 8002d9a:	79fb      	ldrb	r3, [r7, #7]
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d19b      	bne.n	8002cd8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3720      	adds	r7, #32
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	20000004 	.word	0x20000004

08002db0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af02      	add	r7, sp, #8
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	9300      	str	r3, [sp, #0]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	2180      	movs	r1, #128	; 0x80
 8002dc6:	68f8      	ldr	r0, [r7, #12]
 8002dc8:	f7ff ff6a 	bl	8002ca0 <SPI_WaitFlagStateUntilTimeout>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d007      	beq.n	8002de2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dd6:	f043 0220 	orr.w	r2, r3, #32
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e000      	b.n	8002de4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002de2:	2300      	movs	r3, #0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3710      	adds	r7, #16
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d101      	bne.n	8002dfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e041      	b.n	8002e82 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d106      	bne.n	8002e18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f7fd febc 	bl	8000b90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	3304      	adds	r3, #4
 8002e28:	4619      	mov	r1, r3
 8002e2a:	4610      	mov	r0, r2
 8002e2c:	f000 fc6a 	bl	8003704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
	...

08002e8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b085      	sub	sp, #20
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d001      	beq.n	8002ea4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e03a      	b.n	8002f1a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	68da      	ldr	r2, [r3, #12]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f042 0201 	orr.w	r2, r2, #1
 8002eba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a18      	ldr	r2, [pc, #96]	; (8002f24 <HAL_TIM_Base_Start_IT+0x98>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d00e      	beq.n	8002ee4 <HAL_TIM_Base_Start_IT+0x58>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ece:	d009      	beq.n	8002ee4 <HAL_TIM_Base_Start_IT+0x58>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a14      	ldr	r2, [pc, #80]	; (8002f28 <HAL_TIM_Base_Start_IT+0x9c>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d004      	beq.n	8002ee4 <HAL_TIM_Base_Start_IT+0x58>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a13      	ldr	r2, [pc, #76]	; (8002f2c <HAL_TIM_Base_Start_IT+0xa0>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d111      	bne.n	8002f08 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2b06      	cmp	r3, #6
 8002ef4:	d010      	beq.n	8002f18 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f042 0201 	orr.w	r2, r2, #1
 8002f04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f06:	e007      	b.n	8002f18 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f042 0201 	orr.w	r2, r2, #1
 8002f16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3714      	adds	r7, #20
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bc80      	pop	{r7}
 8002f22:	4770      	bx	lr
 8002f24:	40012c00 	.word	0x40012c00
 8002f28:	40000400 	.word	0x40000400
 8002f2c:	40000800 	.word	0x40000800

08002f30 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e041      	b.n	8002fc6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d106      	bne.n	8002f5c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f000 f839 	bl	8002fce <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2202      	movs	r2, #2
 8002f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	3304      	adds	r3, #4
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4610      	mov	r0, r2
 8002f70:	f000 fbc8 	bl	8003704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b083      	sub	sp, #12
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002fd6:	bf00      	nop
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bc80      	pop	{r7}
 8002fde:	4770      	bx	lr

08002fe0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d109      	bne.n	8003004 <HAL_TIM_PWM_Start+0x24>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	bf14      	ite	ne
 8002ffc:	2301      	movne	r3, #1
 8002ffe:	2300      	moveq	r3, #0
 8003000:	b2db      	uxtb	r3, r3
 8003002:	e022      	b.n	800304a <HAL_TIM_PWM_Start+0x6a>
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	2b04      	cmp	r3, #4
 8003008:	d109      	bne.n	800301e <HAL_TIM_PWM_Start+0x3e>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b01      	cmp	r3, #1
 8003014:	bf14      	ite	ne
 8003016:	2301      	movne	r3, #1
 8003018:	2300      	moveq	r3, #0
 800301a:	b2db      	uxtb	r3, r3
 800301c:	e015      	b.n	800304a <HAL_TIM_PWM_Start+0x6a>
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	2b08      	cmp	r3, #8
 8003022:	d109      	bne.n	8003038 <HAL_TIM_PWM_Start+0x58>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800302a:	b2db      	uxtb	r3, r3
 800302c:	2b01      	cmp	r3, #1
 800302e:	bf14      	ite	ne
 8003030:	2301      	movne	r3, #1
 8003032:	2300      	moveq	r3, #0
 8003034:	b2db      	uxtb	r3, r3
 8003036:	e008      	b.n	800304a <HAL_TIM_PWM_Start+0x6a>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800303e:	b2db      	uxtb	r3, r3
 8003040:	2b01      	cmp	r3, #1
 8003042:	bf14      	ite	ne
 8003044:	2301      	movne	r3, #1
 8003046:	2300      	moveq	r3, #0
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e05e      	b.n	8003110 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d104      	bne.n	8003062 <HAL_TIM_PWM_Start+0x82>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2202      	movs	r2, #2
 800305c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003060:	e013      	b.n	800308a <HAL_TIM_PWM_Start+0xaa>
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	2b04      	cmp	r3, #4
 8003066:	d104      	bne.n	8003072 <HAL_TIM_PWM_Start+0x92>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2202      	movs	r2, #2
 800306c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003070:	e00b      	b.n	800308a <HAL_TIM_PWM_Start+0xaa>
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	2b08      	cmp	r3, #8
 8003076:	d104      	bne.n	8003082 <HAL_TIM_PWM_Start+0xa2>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2202      	movs	r2, #2
 800307c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003080:	e003      	b.n	800308a <HAL_TIM_PWM_Start+0xaa>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2202      	movs	r2, #2
 8003086:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2201      	movs	r2, #1
 8003090:	6839      	ldr	r1, [r7, #0]
 8003092:	4618      	mov	r0, r3
 8003094:	f000 fe44 	bl	8003d20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a1e      	ldr	r2, [pc, #120]	; (8003118 <HAL_TIM_PWM_Start+0x138>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d107      	bne.n	80030b2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a18      	ldr	r2, [pc, #96]	; (8003118 <HAL_TIM_PWM_Start+0x138>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d00e      	beq.n	80030da <HAL_TIM_PWM_Start+0xfa>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030c4:	d009      	beq.n	80030da <HAL_TIM_PWM_Start+0xfa>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a14      	ldr	r2, [pc, #80]	; (800311c <HAL_TIM_PWM_Start+0x13c>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d004      	beq.n	80030da <HAL_TIM_PWM_Start+0xfa>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a12      	ldr	r2, [pc, #72]	; (8003120 <HAL_TIM_PWM_Start+0x140>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d111      	bne.n	80030fe <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f003 0307 	and.w	r3, r3, #7
 80030e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2b06      	cmp	r3, #6
 80030ea:	d010      	beq.n	800310e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0201 	orr.w	r2, r2, #1
 80030fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030fc:	e007      	b.n	800310e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f042 0201 	orr.w	r2, r2, #1
 800310c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3710      	adds	r7, #16
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	40012c00 	.word	0x40012c00
 800311c:	40000400 	.word	0x40000400
 8003120:	40000800 	.word	0x40000800

08003124 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	691b      	ldr	r3, [r3, #16]
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b02      	cmp	r3, #2
 8003138:	d122      	bne.n	8003180 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	f003 0302 	and.w	r3, r3, #2
 8003144:	2b02      	cmp	r3, #2
 8003146:	d11b      	bne.n	8003180 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f06f 0202 	mvn.w	r2, #2
 8003150:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2201      	movs	r2, #1
 8003156:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	699b      	ldr	r3, [r3, #24]
 800315e:	f003 0303 	and.w	r3, r3, #3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d003      	beq.n	800316e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f000 fab1 	bl	80036ce <HAL_TIM_IC_CaptureCallback>
 800316c:	e005      	b.n	800317a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f000 faa4 	bl	80036bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f000 fab3 	bl	80036e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	f003 0304 	and.w	r3, r3, #4
 800318a:	2b04      	cmp	r3, #4
 800318c:	d122      	bne.n	80031d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	f003 0304 	and.w	r3, r3, #4
 8003198:	2b04      	cmp	r3, #4
 800319a:	d11b      	bne.n	80031d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f06f 0204 	mvn.w	r2, #4
 80031a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2202      	movs	r2, #2
 80031aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d003      	beq.n	80031c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 fa87 	bl	80036ce <HAL_TIM_IC_CaptureCallback>
 80031c0:	e005      	b.n	80031ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 fa7a 	bl	80036bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 fa89 	bl	80036e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	f003 0308 	and.w	r3, r3, #8
 80031de:	2b08      	cmp	r3, #8
 80031e0:	d122      	bne.n	8003228 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	f003 0308 	and.w	r3, r3, #8
 80031ec:	2b08      	cmp	r3, #8
 80031ee:	d11b      	bne.n	8003228 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f06f 0208 	mvn.w	r2, #8
 80031f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2204      	movs	r2, #4
 80031fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	f003 0303 	and.w	r3, r3, #3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d003      	beq.n	8003216 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 fa5d 	bl	80036ce <HAL_TIM_IC_CaptureCallback>
 8003214:	e005      	b.n	8003222 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 fa50 	bl	80036bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f000 fa5f 	bl	80036e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	f003 0310 	and.w	r3, r3, #16
 8003232:	2b10      	cmp	r3, #16
 8003234:	d122      	bne.n	800327c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	f003 0310 	and.w	r3, r3, #16
 8003240:	2b10      	cmp	r3, #16
 8003242:	d11b      	bne.n	800327c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f06f 0210 	mvn.w	r2, #16
 800324c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2208      	movs	r2, #8
 8003252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800325e:	2b00      	cmp	r3, #0
 8003260:	d003      	beq.n	800326a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 fa33 	bl	80036ce <HAL_TIM_IC_CaptureCallback>
 8003268:	e005      	b.n	8003276 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f000 fa26 	bl	80036bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f000 fa35 	bl	80036e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	691b      	ldr	r3, [r3, #16]
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	2b01      	cmp	r3, #1
 8003288:	d10e      	bne.n	80032a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	2b01      	cmp	r3, #1
 8003296:	d107      	bne.n	80032a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f06f 0201 	mvn.w	r2, #1
 80032a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f7fc ffc6 	bl	8000234 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032b2:	2b80      	cmp	r3, #128	; 0x80
 80032b4:	d10e      	bne.n	80032d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032c0:	2b80      	cmp	r3, #128	; 0x80
 80032c2:	d107      	bne.n	80032d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80032cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 fe02 	bl	8003ed8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	691b      	ldr	r3, [r3, #16]
 80032da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032de:	2b40      	cmp	r3, #64	; 0x40
 80032e0:	d10e      	bne.n	8003300 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032ec:	2b40      	cmp	r3, #64	; 0x40
 80032ee:	d107      	bne.n	8003300 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80032f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 f9f9 	bl	80036f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	f003 0320 	and.w	r3, r3, #32
 800330a:	2b20      	cmp	r3, #32
 800330c:	d10e      	bne.n	800332c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	f003 0320 	and.w	r3, r3, #32
 8003318:	2b20      	cmp	r3, #32
 800331a:	d107      	bne.n	800332c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f06f 0220 	mvn.w	r2, #32
 8003324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 fdcd 	bl	8003ec6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800332c:	bf00      	nop
 800332e:	3708      	adds	r7, #8
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003346:	2b01      	cmp	r3, #1
 8003348:	d101      	bne.n	800334e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800334a:	2302      	movs	r3, #2
 800334c:	e0ac      	b.n	80034a8 <HAL_TIM_PWM_ConfigChannel+0x174>
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2b0c      	cmp	r3, #12
 800335a:	f200 809f 	bhi.w	800349c <HAL_TIM_PWM_ConfigChannel+0x168>
 800335e:	a201      	add	r2, pc, #4	; (adr r2, 8003364 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003364:	08003399 	.word	0x08003399
 8003368:	0800349d 	.word	0x0800349d
 800336c:	0800349d 	.word	0x0800349d
 8003370:	0800349d 	.word	0x0800349d
 8003374:	080033d9 	.word	0x080033d9
 8003378:	0800349d 	.word	0x0800349d
 800337c:	0800349d 	.word	0x0800349d
 8003380:	0800349d 	.word	0x0800349d
 8003384:	0800341b 	.word	0x0800341b
 8003388:	0800349d 	.word	0x0800349d
 800338c:	0800349d 	.word	0x0800349d
 8003390:	0800349d 	.word	0x0800349d
 8003394:	0800345b 	.word	0x0800345b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68b9      	ldr	r1, [r7, #8]
 800339e:	4618      	mov	r0, r3
 80033a0:	f000 fa12 	bl	80037c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	699a      	ldr	r2, [r3, #24]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 0208 	orr.w	r2, r2, #8
 80033b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	699a      	ldr	r2, [r3, #24]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f022 0204 	bic.w	r2, r2, #4
 80033c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6999      	ldr	r1, [r3, #24]
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	691a      	ldr	r2, [r3, #16]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	619a      	str	r2, [r3, #24]
      break;
 80033d6:	e062      	b.n	800349e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68b9      	ldr	r1, [r7, #8]
 80033de:	4618      	mov	r0, r3
 80033e0:	f000 fa58 	bl	8003894 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	699a      	ldr	r2, [r3, #24]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	699a      	ldr	r2, [r3, #24]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003402:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	6999      	ldr	r1, [r3, #24]
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	691b      	ldr	r3, [r3, #16]
 800340e:	021a      	lsls	r2, r3, #8
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	430a      	orrs	r2, r1
 8003416:	619a      	str	r2, [r3, #24]
      break;
 8003418:	e041      	b.n	800349e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68b9      	ldr	r1, [r7, #8]
 8003420:	4618      	mov	r0, r3
 8003422:	f000 faa1 	bl	8003968 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	69da      	ldr	r2, [r3, #28]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f042 0208 	orr.w	r2, r2, #8
 8003434:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	69da      	ldr	r2, [r3, #28]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 0204 	bic.w	r2, r2, #4
 8003444:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	69d9      	ldr	r1, [r3, #28]
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	691a      	ldr	r2, [r3, #16]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	430a      	orrs	r2, r1
 8003456:	61da      	str	r2, [r3, #28]
      break;
 8003458:	e021      	b.n	800349e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	68b9      	ldr	r1, [r7, #8]
 8003460:	4618      	mov	r0, r3
 8003462:	f000 faeb 	bl	8003a3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	69da      	ldr	r2, [r3, #28]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003474:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	69da      	ldr	r2, [r3, #28]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003484:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	69d9      	ldr	r1, [r3, #28]
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	021a      	lsls	r2, r3, #8
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	430a      	orrs	r2, r1
 8003498:	61da      	str	r2, [r3, #28]
      break;
 800349a:	e000      	b.n	800349e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800349c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3710      	adds	r7, #16
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d101      	bne.n	80034c8 <HAL_TIM_ConfigClockSource+0x18>
 80034c4:	2302      	movs	r3, #2
 80034c6:	e0b3      	b.n	8003630 <HAL_TIM_ConfigClockSource+0x180>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2202      	movs	r2, #2
 80034d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80034e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034ee:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68fa      	ldr	r2, [r7, #12]
 80034f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003500:	d03e      	beq.n	8003580 <HAL_TIM_ConfigClockSource+0xd0>
 8003502:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003506:	f200 8087 	bhi.w	8003618 <HAL_TIM_ConfigClockSource+0x168>
 800350a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800350e:	f000 8085 	beq.w	800361c <HAL_TIM_ConfigClockSource+0x16c>
 8003512:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003516:	d87f      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x168>
 8003518:	2b70      	cmp	r3, #112	; 0x70
 800351a:	d01a      	beq.n	8003552 <HAL_TIM_ConfigClockSource+0xa2>
 800351c:	2b70      	cmp	r3, #112	; 0x70
 800351e:	d87b      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x168>
 8003520:	2b60      	cmp	r3, #96	; 0x60
 8003522:	d050      	beq.n	80035c6 <HAL_TIM_ConfigClockSource+0x116>
 8003524:	2b60      	cmp	r3, #96	; 0x60
 8003526:	d877      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x168>
 8003528:	2b50      	cmp	r3, #80	; 0x50
 800352a:	d03c      	beq.n	80035a6 <HAL_TIM_ConfigClockSource+0xf6>
 800352c:	2b50      	cmp	r3, #80	; 0x50
 800352e:	d873      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x168>
 8003530:	2b40      	cmp	r3, #64	; 0x40
 8003532:	d058      	beq.n	80035e6 <HAL_TIM_ConfigClockSource+0x136>
 8003534:	2b40      	cmp	r3, #64	; 0x40
 8003536:	d86f      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x168>
 8003538:	2b30      	cmp	r3, #48	; 0x30
 800353a:	d064      	beq.n	8003606 <HAL_TIM_ConfigClockSource+0x156>
 800353c:	2b30      	cmp	r3, #48	; 0x30
 800353e:	d86b      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x168>
 8003540:	2b20      	cmp	r3, #32
 8003542:	d060      	beq.n	8003606 <HAL_TIM_ConfigClockSource+0x156>
 8003544:	2b20      	cmp	r3, #32
 8003546:	d867      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x168>
 8003548:	2b00      	cmp	r3, #0
 800354a:	d05c      	beq.n	8003606 <HAL_TIM_ConfigClockSource+0x156>
 800354c:	2b10      	cmp	r3, #16
 800354e:	d05a      	beq.n	8003606 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003550:	e062      	b.n	8003618 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6818      	ldr	r0, [r3, #0]
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	6899      	ldr	r1, [r3, #8]
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685a      	ldr	r2, [r3, #4]
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	f000 fbbe 	bl	8003ce2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003574:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	609a      	str	r2, [r3, #8]
      break;
 800357e:	e04e      	b.n	800361e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6818      	ldr	r0, [r3, #0]
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	6899      	ldr	r1, [r3, #8]
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685a      	ldr	r2, [r3, #4]
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	f000 fba7 	bl	8003ce2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035a2:	609a      	str	r2, [r3, #8]
      break;
 80035a4:	e03b      	b.n	800361e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6818      	ldr	r0, [r3, #0]
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	6859      	ldr	r1, [r3, #4]
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	461a      	mov	r2, r3
 80035b4:	f000 fb1e 	bl	8003bf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2150      	movs	r1, #80	; 0x50
 80035be:	4618      	mov	r0, r3
 80035c0:	f000 fb75 	bl	8003cae <TIM_ITRx_SetConfig>
      break;
 80035c4:	e02b      	b.n	800361e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6818      	ldr	r0, [r3, #0]
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	6859      	ldr	r1, [r3, #4]
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	461a      	mov	r2, r3
 80035d4:	f000 fb3c 	bl	8003c50 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2160      	movs	r1, #96	; 0x60
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 fb65 	bl	8003cae <TIM_ITRx_SetConfig>
      break;
 80035e4:	e01b      	b.n	800361e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6818      	ldr	r0, [r3, #0]
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	6859      	ldr	r1, [r3, #4]
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	461a      	mov	r2, r3
 80035f4:	f000 fafe 	bl	8003bf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2140      	movs	r1, #64	; 0x40
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 fb55 	bl	8003cae <TIM_ITRx_SetConfig>
      break;
 8003604:	e00b      	b.n	800361e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4619      	mov	r1, r3
 8003610:	4610      	mov	r0, r2
 8003612:	f000 fb4c 	bl	8003cae <TIM_ITRx_SetConfig>
        break;
 8003616:	e002      	b.n	800361e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003618:	bf00      	nop
 800361a:	e000      	b.n	800361e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800361c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3710      	adds	r7, #16
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003648:	2b01      	cmp	r3, #1
 800364a:	d101      	bne.n	8003650 <HAL_TIM_SlaveConfigSynchro+0x18>
 800364c:	2302      	movs	r3, #2
 800364e:	e031      	b.n	80036b4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2202      	movs	r2, #2
 800365c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003660:	6839      	ldr	r1, [r7, #0]
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 fa38 	bl	8003ad8 <TIM_SlaveTimer_SetConfig>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d009      	beq.n	8003682 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2201      	movs	r2, #1
 8003672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e018      	b.n	80036b4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	68da      	ldr	r2, [r3, #12]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003690:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68da      	ldr	r2, [r3, #12]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80036a0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2201      	movs	r2, #1
 80036a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3708      	adds	r7, #8
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bc80      	pop	{r7}
 80036cc:	4770      	bx	lr

080036ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036ce:	b480      	push	{r7}
 80036d0:	b083      	sub	sp, #12
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036d6:	bf00      	nop
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	bc80      	pop	{r7}
 80036de:	4770      	bx	lr

080036e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036e8:	bf00      	nop
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bc80      	pop	{r7}
 80036f0:	4770      	bx	lr

080036f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036f2:	b480      	push	{r7}
 80036f4:	b083      	sub	sp, #12
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036fa:	bf00      	nop
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	bc80      	pop	{r7}
 8003702:	4770      	bx	lr

08003704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a29      	ldr	r2, [pc, #164]	; (80037bc <TIM_Base_SetConfig+0xb8>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d00b      	beq.n	8003734 <TIM_Base_SetConfig+0x30>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003722:	d007      	beq.n	8003734 <TIM_Base_SetConfig+0x30>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	4a26      	ldr	r2, [pc, #152]	; (80037c0 <TIM_Base_SetConfig+0xbc>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d003      	beq.n	8003734 <TIM_Base_SetConfig+0x30>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	4a25      	ldr	r2, [pc, #148]	; (80037c4 <TIM_Base_SetConfig+0xc0>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d108      	bne.n	8003746 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800373a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	68fa      	ldr	r2, [r7, #12]
 8003742:	4313      	orrs	r3, r2
 8003744:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a1c      	ldr	r2, [pc, #112]	; (80037bc <TIM_Base_SetConfig+0xb8>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d00b      	beq.n	8003766 <TIM_Base_SetConfig+0x62>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003754:	d007      	beq.n	8003766 <TIM_Base_SetConfig+0x62>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a19      	ldr	r2, [pc, #100]	; (80037c0 <TIM_Base_SetConfig+0xbc>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d003      	beq.n	8003766 <TIM_Base_SetConfig+0x62>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a18      	ldr	r2, [pc, #96]	; (80037c4 <TIM_Base_SetConfig+0xc0>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d108      	bne.n	8003778 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800376c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	68fa      	ldr	r2, [r7, #12]
 8003774:	4313      	orrs	r3, r2
 8003776:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	4313      	orrs	r3, r2
 8003784:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	68fa      	ldr	r2, [r7, #12]
 800378a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	4a07      	ldr	r2, [pc, #28]	; (80037bc <TIM_Base_SetConfig+0xb8>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d103      	bne.n	80037ac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	691a      	ldr	r2, [r3, #16]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2201      	movs	r2, #1
 80037b0:	615a      	str	r2, [r3, #20]
}
 80037b2:	bf00      	nop
 80037b4:	3714      	adds	r7, #20
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr
 80037bc:	40012c00 	.word	0x40012c00
 80037c0:	40000400 	.word	0x40000400
 80037c4:	40000800 	.word	0x40000800

080037c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b087      	sub	sp, #28
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a1b      	ldr	r3, [r3, #32]
 80037d6:	f023 0201 	bic.w	r2, r3, #1
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a1b      	ldr	r3, [r3, #32]
 80037e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f023 0303 	bic.w	r3, r3, #3
 80037fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	68fa      	ldr	r2, [r7, #12]
 8003806:	4313      	orrs	r3, r2
 8003808:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	f023 0302 	bic.w	r3, r3, #2
 8003810:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	4313      	orrs	r3, r2
 800381a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	4a1c      	ldr	r2, [pc, #112]	; (8003890 <TIM_OC1_SetConfig+0xc8>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d10c      	bne.n	800383e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	f023 0308 	bic.w	r3, r3, #8
 800382a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	697a      	ldr	r2, [r7, #20]
 8003832:	4313      	orrs	r3, r2
 8003834:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	f023 0304 	bic.w	r3, r3, #4
 800383c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a13      	ldr	r2, [pc, #76]	; (8003890 <TIM_OC1_SetConfig+0xc8>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d111      	bne.n	800386a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800384c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003854:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	4313      	orrs	r3, r2
 800385e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	699b      	ldr	r3, [r3, #24]
 8003864:	693a      	ldr	r2, [r7, #16]
 8003866:	4313      	orrs	r3, r2
 8003868:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	68fa      	ldr	r2, [r7, #12]
 8003874:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	685a      	ldr	r2, [r3, #4]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	697a      	ldr	r2, [r7, #20]
 8003882:	621a      	str	r2, [r3, #32]
}
 8003884:	bf00      	nop
 8003886:	371c      	adds	r7, #28
 8003888:	46bd      	mov	sp, r7
 800388a:	bc80      	pop	{r7}
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	40012c00 	.word	0x40012c00

08003894 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003894:	b480      	push	{r7}
 8003896:	b087      	sub	sp, #28
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a1b      	ldr	r3, [r3, #32]
 80038a2:	f023 0210 	bic.w	r2, r3, #16
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a1b      	ldr	r3, [r3, #32]
 80038ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	699b      	ldr	r3, [r3, #24]
 80038ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	021b      	lsls	r3, r3, #8
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	f023 0320 	bic.w	r3, r3, #32
 80038de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	011b      	lsls	r3, r3, #4
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	4a1d      	ldr	r2, [pc, #116]	; (8003964 <TIM_OC2_SetConfig+0xd0>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d10d      	bne.n	8003910 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	011b      	lsls	r3, r3, #4
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	4313      	orrs	r3, r2
 8003906:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800390e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	4a14      	ldr	r2, [pc, #80]	; (8003964 <TIM_OC2_SetConfig+0xd0>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d113      	bne.n	8003940 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800391e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003926:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	695b      	ldr	r3, [r3, #20]
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	4313      	orrs	r3, r2
 8003932:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	4313      	orrs	r3, r2
 800393e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	693a      	ldr	r2, [r7, #16]
 8003944:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	685a      	ldr	r2, [r3, #4]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	621a      	str	r2, [r3, #32]
}
 800395a:	bf00      	nop
 800395c:	371c      	adds	r7, #28
 800395e:	46bd      	mov	sp, r7
 8003960:	bc80      	pop	{r7}
 8003962:	4770      	bx	lr
 8003964:	40012c00 	.word	0x40012c00

08003968 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003968:	b480      	push	{r7}
 800396a:	b087      	sub	sp, #28
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a1b      	ldr	r3, [r3, #32]
 8003976:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a1b      	ldr	r3, [r3, #32]
 8003982:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	69db      	ldr	r3, [r3, #28]
 800398e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f023 0303 	bic.w	r3, r3, #3
 800399e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68fa      	ldr	r2, [r7, #12]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	021b      	lsls	r3, r3, #8
 80039b8:	697a      	ldr	r2, [r7, #20]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a1d      	ldr	r2, [pc, #116]	; (8003a38 <TIM_OC3_SetConfig+0xd0>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d10d      	bne.n	80039e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	021b      	lsls	r3, r3, #8
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a14      	ldr	r2, [pc, #80]	; (8003a38 <TIM_OC3_SetConfig+0xd0>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d113      	bne.n	8003a12 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80039f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80039f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	695b      	ldr	r3, [r3, #20]
 80039fe:	011b      	lsls	r3, r3, #4
 8003a00:	693a      	ldr	r2, [r7, #16]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	699b      	ldr	r3, [r3, #24]
 8003a0a:	011b      	lsls	r3, r3, #4
 8003a0c:	693a      	ldr	r2, [r7, #16]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	697a      	ldr	r2, [r7, #20]
 8003a2a:	621a      	str	r2, [r3, #32]
}
 8003a2c:	bf00      	nop
 8003a2e:	371c      	adds	r7, #28
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bc80      	pop	{r7}
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	40012c00 	.word	0x40012c00

08003a3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b087      	sub	sp, #28
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a1b      	ldr	r3, [r3, #32]
 8003a56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	69db      	ldr	r3, [r3, #28]
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	021b      	lsls	r3, r3, #8
 8003a7a:	68fa      	ldr	r2, [r7, #12]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	031b      	lsls	r3, r3, #12
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a0f      	ldr	r2, [pc, #60]	; (8003ad4 <TIM_OC4_SetConfig+0x98>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d109      	bne.n	8003ab0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003aa2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	695b      	ldr	r3, [r3, #20]
 8003aa8:	019b      	lsls	r3, r3, #6
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	685a      	ldr	r2, [r3, #4]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	621a      	str	r2, [r3, #32]
}
 8003aca:	bf00      	nop
 8003acc:	371c      	adds	r7, #28
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bc80      	pop	{r7}
 8003ad2:	4770      	bx	lr
 8003ad4:	40012c00 	.word	0x40012c00

08003ad8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003af0:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	f023 0307 	bic.w	r3, r3, #7
 8003b02:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	697a      	ldr	r2, [r7, #20]
 8003b14:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	2b70      	cmp	r3, #112	; 0x70
 8003b1c:	d01a      	beq.n	8003b54 <TIM_SlaveTimer_SetConfig+0x7c>
 8003b1e:	2b70      	cmp	r3, #112	; 0x70
 8003b20:	d860      	bhi.n	8003be4 <TIM_SlaveTimer_SetConfig+0x10c>
 8003b22:	2b60      	cmp	r3, #96	; 0x60
 8003b24:	d054      	beq.n	8003bd0 <TIM_SlaveTimer_SetConfig+0xf8>
 8003b26:	2b60      	cmp	r3, #96	; 0x60
 8003b28:	d85c      	bhi.n	8003be4 <TIM_SlaveTimer_SetConfig+0x10c>
 8003b2a:	2b50      	cmp	r3, #80	; 0x50
 8003b2c:	d046      	beq.n	8003bbc <TIM_SlaveTimer_SetConfig+0xe4>
 8003b2e:	2b50      	cmp	r3, #80	; 0x50
 8003b30:	d858      	bhi.n	8003be4 <TIM_SlaveTimer_SetConfig+0x10c>
 8003b32:	2b40      	cmp	r3, #64	; 0x40
 8003b34:	d019      	beq.n	8003b6a <TIM_SlaveTimer_SetConfig+0x92>
 8003b36:	2b40      	cmp	r3, #64	; 0x40
 8003b38:	d854      	bhi.n	8003be4 <TIM_SlaveTimer_SetConfig+0x10c>
 8003b3a:	2b30      	cmp	r3, #48	; 0x30
 8003b3c:	d054      	beq.n	8003be8 <TIM_SlaveTimer_SetConfig+0x110>
 8003b3e:	2b30      	cmp	r3, #48	; 0x30
 8003b40:	d850      	bhi.n	8003be4 <TIM_SlaveTimer_SetConfig+0x10c>
 8003b42:	2b20      	cmp	r3, #32
 8003b44:	d050      	beq.n	8003be8 <TIM_SlaveTimer_SetConfig+0x110>
 8003b46:	2b20      	cmp	r3, #32
 8003b48:	d84c      	bhi.n	8003be4 <TIM_SlaveTimer_SetConfig+0x10c>
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d04c      	beq.n	8003be8 <TIM_SlaveTimer_SetConfig+0x110>
 8003b4e:	2b10      	cmp	r3, #16
 8003b50:	d04a      	beq.n	8003be8 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8003b52:	e047      	b.n	8003be4 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6818      	ldr	r0, [r3, #0]
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	68d9      	ldr	r1, [r3, #12]
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	689a      	ldr	r2, [r3, #8]
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	691b      	ldr	r3, [r3, #16]
 8003b64:	f000 f8bd 	bl	8003ce2 <TIM_ETR_SetConfig>
      break;
 8003b68:	e03f      	b.n	8003bea <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2b05      	cmp	r3, #5
 8003b70:	d101      	bne.n	8003b76 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e03a      	b.n	8003bec <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	6a1b      	ldr	r3, [r3, #32]
 8003b7c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6a1a      	ldr	r2, [r3, #32]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f022 0201 	bic.w	r2, r2, #1
 8003b8c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b9c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	011b      	lsls	r3, r3, #4
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	621a      	str	r2, [r3, #32]
      break;
 8003bba:	e016      	b.n	8003bea <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6818      	ldr	r0, [r3, #0]
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	6899      	ldr	r1, [r3, #8]
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	461a      	mov	r2, r3
 8003bca:	f000 f813 	bl	8003bf4 <TIM_TI1_ConfigInputStage>
      break;
 8003bce:	e00c      	b.n	8003bea <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6818      	ldr	r0, [r3, #0]
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	6899      	ldr	r1, [r3, #8]
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	691b      	ldr	r3, [r3, #16]
 8003bdc:	461a      	mov	r2, r3
 8003bde:	f000 f837 	bl	8003c50 <TIM_TI2_ConfigInputStage>
      break;
 8003be2:	e002      	b.n	8003bea <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8003be4:	bf00      	nop
 8003be6:	e000      	b.n	8003bea <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8003be8:	bf00      	nop
  }
  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3718      	adds	r7, #24
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}

08003bf4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b087      	sub	sp, #28
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6a1b      	ldr	r3, [r3, #32]
 8003c04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6a1b      	ldr	r3, [r3, #32]
 8003c0a:	f023 0201 	bic.w	r2, r3, #1
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	011b      	lsls	r3, r3, #4
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	f023 030a 	bic.w	r3, r3, #10
 8003c30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	697a      	ldr	r2, [r7, #20]
 8003c44:	621a      	str	r2, [r3, #32]
}
 8003c46:	bf00      	nop
 8003c48:	371c      	adds	r7, #28
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bc80      	pop	{r7}
 8003c4e:	4770      	bx	lr

08003c50 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b087      	sub	sp, #28
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	f023 0210 	bic.w	r2, r3, #16
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6a1b      	ldr	r3, [r3, #32]
 8003c72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c7a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	031b      	lsls	r3, r3, #12
 8003c80:	697a      	ldr	r2, [r7, #20]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003c8c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	011b      	lsls	r3, r3, #4
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	621a      	str	r2, [r3, #32]
}
 8003ca4:	bf00      	nop
 8003ca6:	371c      	adds	r7, #28
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bc80      	pop	{r7}
 8003cac:	4770      	bx	lr

08003cae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003cae:	b480      	push	{r7}
 8003cb0:	b085      	sub	sp, #20
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
 8003cb6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cc4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	f043 0307 	orr.w	r3, r3, #7
 8003cd0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	609a      	str	r2, [r3, #8]
}
 8003cd8:	bf00      	nop
 8003cda:	3714      	adds	r7, #20
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bc80      	pop	{r7}
 8003ce0:	4770      	bx	lr

08003ce2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ce2:	b480      	push	{r7}
 8003ce4:	b087      	sub	sp, #28
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	60f8      	str	r0, [r7, #12]
 8003cea:	60b9      	str	r1, [r7, #8]
 8003cec:	607a      	str	r2, [r7, #4]
 8003cee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cfc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	021a      	lsls	r2, r3, #8
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	431a      	orrs	r2, r3
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	609a      	str	r2, [r3, #8]
}
 8003d16:	bf00      	nop
 8003d18:	371c      	adds	r7, #28
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bc80      	pop	{r7}
 8003d1e:	4770      	bx	lr

08003d20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b087      	sub	sp, #28
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	f003 031f 	and.w	r3, r3, #31
 8003d32:	2201      	movs	r2, #1
 8003d34:	fa02 f303 	lsl.w	r3, r2, r3
 8003d38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6a1a      	ldr	r2, [r3, #32]
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	43db      	mvns	r3, r3
 8003d42:	401a      	ands	r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6a1a      	ldr	r2, [r3, #32]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	f003 031f 	and.w	r3, r3, #31
 8003d52:	6879      	ldr	r1, [r7, #4]
 8003d54:	fa01 f303 	lsl.w	r3, r1, r3
 8003d58:	431a      	orrs	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	621a      	str	r2, [r3, #32]
}
 8003d5e:	bf00      	nop
 8003d60:	371c      	adds	r7, #28
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bc80      	pop	{r7}
 8003d66:	4770      	bx	lr

08003d68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b085      	sub	sp, #20
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d101      	bne.n	8003d80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	e046      	b.n	8003e0e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2202      	movs	r2, #2
 8003d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003da6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	68fa      	ldr	r2, [r7, #12]
 8003db8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a16      	ldr	r2, [pc, #88]	; (8003e18 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d00e      	beq.n	8003de2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dcc:	d009      	beq.n	8003de2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a12      	ldr	r2, [pc, #72]	; (8003e1c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d004      	beq.n	8003de2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a10      	ldr	r2, [pc, #64]	; (8003e20 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d10c      	bne.n	8003dfc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003de8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	68ba      	ldr	r2, [r7, #8]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68ba      	ldr	r2, [r7, #8]
 8003dfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e0c:	2300      	movs	r3, #0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3714      	adds	r7, #20
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr
 8003e18:	40012c00 	.word	0x40012c00
 8003e1c:	40000400 	.word	0x40000400
 8003e20:	40000800 	.word	0x40000800

08003e24 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b085      	sub	sp, #20
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d101      	bne.n	8003e40 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	e03d      	b.n	8003ebc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	695b      	ldr	r3, [r3, #20]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	69db      	ldr	r3, [r3, #28]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bc80      	pop	{r7}
 8003ec4:	4770      	bx	lr

08003ec6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b083      	sub	sp, #12
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ece:	bf00      	nop
 8003ed0:	370c      	adds	r7, #12
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bc80      	pop	{r7}
 8003ed6:	4770      	bx	lr

08003ed8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ee0:	bf00      	nop
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bc80      	pop	{r7}
 8003ee8:	4770      	bx	lr
	...

08003eec <__errno>:
 8003eec:	4b01      	ldr	r3, [pc, #4]	; (8003ef4 <__errno+0x8>)
 8003eee:	6818      	ldr	r0, [r3, #0]
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	20000018 	.word	0x20000018

08003ef8 <__libc_init_array>:
 8003ef8:	b570      	push	{r4, r5, r6, lr}
 8003efa:	2600      	movs	r6, #0
 8003efc:	4d0c      	ldr	r5, [pc, #48]	; (8003f30 <__libc_init_array+0x38>)
 8003efe:	4c0d      	ldr	r4, [pc, #52]	; (8003f34 <__libc_init_array+0x3c>)
 8003f00:	1b64      	subs	r4, r4, r5
 8003f02:	10a4      	asrs	r4, r4, #2
 8003f04:	42a6      	cmp	r6, r4
 8003f06:	d109      	bne.n	8003f1c <__libc_init_array+0x24>
 8003f08:	f001 fa3c 	bl	8005384 <_init>
 8003f0c:	2600      	movs	r6, #0
 8003f0e:	4d0a      	ldr	r5, [pc, #40]	; (8003f38 <__libc_init_array+0x40>)
 8003f10:	4c0a      	ldr	r4, [pc, #40]	; (8003f3c <__libc_init_array+0x44>)
 8003f12:	1b64      	subs	r4, r4, r5
 8003f14:	10a4      	asrs	r4, r4, #2
 8003f16:	42a6      	cmp	r6, r4
 8003f18:	d105      	bne.n	8003f26 <__libc_init_array+0x2e>
 8003f1a:	bd70      	pop	{r4, r5, r6, pc}
 8003f1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f20:	4798      	blx	r3
 8003f22:	3601      	adds	r6, #1
 8003f24:	e7ee      	b.n	8003f04 <__libc_init_array+0xc>
 8003f26:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f2a:	4798      	blx	r3
 8003f2c:	3601      	adds	r6, #1
 8003f2e:	e7f2      	b.n	8003f16 <__libc_init_array+0x1e>
 8003f30:	08005c98 	.word	0x08005c98
 8003f34:	08005c98 	.word	0x08005c98
 8003f38:	08005c98 	.word	0x08005c98
 8003f3c:	08005c9c 	.word	0x08005c9c

08003f40 <memcpy>:
 8003f40:	440a      	add	r2, r1
 8003f42:	4291      	cmp	r1, r2
 8003f44:	f100 33ff 	add.w	r3, r0, #4294967295
 8003f48:	d100      	bne.n	8003f4c <memcpy+0xc>
 8003f4a:	4770      	bx	lr
 8003f4c:	b510      	push	{r4, lr}
 8003f4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f52:	4291      	cmp	r1, r2
 8003f54:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f58:	d1f9      	bne.n	8003f4e <memcpy+0xe>
 8003f5a:	bd10      	pop	{r4, pc}

08003f5c <memset>:
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	4402      	add	r2, r0
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d100      	bne.n	8003f66 <memset+0xa>
 8003f64:	4770      	bx	lr
 8003f66:	f803 1b01 	strb.w	r1, [r3], #1
 8003f6a:	e7f9      	b.n	8003f60 <memset+0x4>

08003f6c <rand>:
 8003f6c:	4b16      	ldr	r3, [pc, #88]	; (8003fc8 <rand+0x5c>)
 8003f6e:	b510      	push	{r4, lr}
 8003f70:	681c      	ldr	r4, [r3, #0]
 8003f72:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003f74:	b9b3      	cbnz	r3, 8003fa4 <rand+0x38>
 8003f76:	2018      	movs	r0, #24
 8003f78:	f000 f886 	bl	8004088 <malloc>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	63a0      	str	r0, [r4, #56]	; 0x38
 8003f80:	b920      	cbnz	r0, 8003f8c <rand+0x20>
 8003f82:	214e      	movs	r1, #78	; 0x4e
 8003f84:	4b11      	ldr	r3, [pc, #68]	; (8003fcc <rand+0x60>)
 8003f86:	4812      	ldr	r0, [pc, #72]	; (8003fd0 <rand+0x64>)
 8003f88:	f000 f84e 	bl	8004028 <__assert_func>
 8003f8c:	4911      	ldr	r1, [pc, #68]	; (8003fd4 <rand+0x68>)
 8003f8e:	4b12      	ldr	r3, [pc, #72]	; (8003fd8 <rand+0x6c>)
 8003f90:	e9c0 1300 	strd	r1, r3, [r0]
 8003f94:	4b11      	ldr	r3, [pc, #68]	; (8003fdc <rand+0x70>)
 8003f96:	2100      	movs	r1, #0
 8003f98:	6083      	str	r3, [r0, #8]
 8003f9a:	230b      	movs	r3, #11
 8003f9c:	8183      	strh	r3, [r0, #12]
 8003f9e:	2001      	movs	r0, #1
 8003fa0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003fa4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8003fa6:	4a0e      	ldr	r2, [pc, #56]	; (8003fe0 <rand+0x74>)
 8003fa8:	6920      	ldr	r0, [r4, #16]
 8003faa:	6963      	ldr	r3, [r4, #20]
 8003fac:	4342      	muls	r2, r0
 8003fae:	490d      	ldr	r1, [pc, #52]	; (8003fe4 <rand+0x78>)
 8003fb0:	fb01 2203 	mla	r2, r1, r3, r2
 8003fb4:	fba0 0101 	umull	r0, r1, r0, r1
 8003fb8:	1c43      	adds	r3, r0, #1
 8003fba:	eb42 0001 	adc.w	r0, r2, r1
 8003fbe:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8003fc2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003fc6:	bd10      	pop	{r4, pc}
 8003fc8:	20000018 	.word	0x20000018
 8003fcc:	08005b54 	.word	0x08005b54
 8003fd0:	08005b6b 	.word	0x08005b6b
 8003fd4:	abcd330e 	.word	0xabcd330e
 8003fd8:	e66d1234 	.word	0xe66d1234
 8003fdc:	0005deec 	.word	0x0005deec
 8003fe0:	5851f42d 	.word	0x5851f42d
 8003fe4:	4c957f2d 	.word	0x4c957f2d

08003fe8 <siprintf>:
 8003fe8:	b40e      	push	{r1, r2, r3}
 8003fea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003fee:	b500      	push	{lr}
 8003ff0:	b09c      	sub	sp, #112	; 0x70
 8003ff2:	ab1d      	add	r3, sp, #116	; 0x74
 8003ff4:	9002      	str	r0, [sp, #8]
 8003ff6:	9006      	str	r0, [sp, #24]
 8003ff8:	9107      	str	r1, [sp, #28]
 8003ffa:	9104      	str	r1, [sp, #16]
 8003ffc:	4808      	ldr	r0, [pc, #32]	; (8004020 <siprintf+0x38>)
 8003ffe:	4909      	ldr	r1, [pc, #36]	; (8004024 <siprintf+0x3c>)
 8004000:	f853 2b04 	ldr.w	r2, [r3], #4
 8004004:	9105      	str	r1, [sp, #20]
 8004006:	6800      	ldr	r0, [r0, #0]
 8004008:	a902      	add	r1, sp, #8
 800400a:	9301      	str	r3, [sp, #4]
 800400c:	f000 f97c 	bl	8004308 <_svfiprintf_r>
 8004010:	2200      	movs	r2, #0
 8004012:	9b02      	ldr	r3, [sp, #8]
 8004014:	701a      	strb	r2, [r3, #0]
 8004016:	b01c      	add	sp, #112	; 0x70
 8004018:	f85d eb04 	ldr.w	lr, [sp], #4
 800401c:	b003      	add	sp, #12
 800401e:	4770      	bx	lr
 8004020:	20000018 	.word	0x20000018
 8004024:	ffff0208 	.word	0xffff0208

08004028 <__assert_func>:
 8004028:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800402a:	4614      	mov	r4, r2
 800402c:	461a      	mov	r2, r3
 800402e:	4b09      	ldr	r3, [pc, #36]	; (8004054 <__assert_func+0x2c>)
 8004030:	4605      	mov	r5, r0
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68d8      	ldr	r0, [r3, #12]
 8004036:	b14c      	cbz	r4, 800404c <__assert_func+0x24>
 8004038:	4b07      	ldr	r3, [pc, #28]	; (8004058 <__assert_func+0x30>)
 800403a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800403e:	9100      	str	r1, [sp, #0]
 8004040:	462b      	mov	r3, r5
 8004042:	4906      	ldr	r1, [pc, #24]	; (800405c <__assert_func+0x34>)
 8004044:	f000 f80e 	bl	8004064 <fiprintf>
 8004048:	f000 fe1c 	bl	8004c84 <abort>
 800404c:	4b04      	ldr	r3, [pc, #16]	; (8004060 <__assert_func+0x38>)
 800404e:	461c      	mov	r4, r3
 8004050:	e7f3      	b.n	800403a <__assert_func+0x12>
 8004052:	bf00      	nop
 8004054:	20000018 	.word	0x20000018
 8004058:	08005bc6 	.word	0x08005bc6
 800405c:	08005bd3 	.word	0x08005bd3
 8004060:	08005c01 	.word	0x08005c01

08004064 <fiprintf>:
 8004064:	b40e      	push	{r1, r2, r3}
 8004066:	b503      	push	{r0, r1, lr}
 8004068:	4601      	mov	r1, r0
 800406a:	ab03      	add	r3, sp, #12
 800406c:	4805      	ldr	r0, [pc, #20]	; (8004084 <fiprintf+0x20>)
 800406e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004072:	6800      	ldr	r0, [r0, #0]
 8004074:	9301      	str	r3, [sp, #4]
 8004076:	f000 fa6f 	bl	8004558 <_vfiprintf_r>
 800407a:	b002      	add	sp, #8
 800407c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004080:	b003      	add	sp, #12
 8004082:	4770      	bx	lr
 8004084:	20000018 	.word	0x20000018

08004088 <malloc>:
 8004088:	4b02      	ldr	r3, [pc, #8]	; (8004094 <malloc+0xc>)
 800408a:	4601      	mov	r1, r0
 800408c:	6818      	ldr	r0, [r3, #0]
 800408e:	f000 b86b 	b.w	8004168 <_malloc_r>
 8004092:	bf00      	nop
 8004094:	20000018 	.word	0x20000018

08004098 <_free_r>:
 8004098:	b538      	push	{r3, r4, r5, lr}
 800409a:	4605      	mov	r5, r0
 800409c:	2900      	cmp	r1, #0
 800409e:	d040      	beq.n	8004122 <_free_r+0x8a>
 80040a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040a4:	1f0c      	subs	r4, r1, #4
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	bfb8      	it	lt
 80040aa:	18e4      	addlt	r4, r4, r3
 80040ac:	f001 f836 	bl	800511c <__malloc_lock>
 80040b0:	4a1c      	ldr	r2, [pc, #112]	; (8004124 <_free_r+0x8c>)
 80040b2:	6813      	ldr	r3, [r2, #0]
 80040b4:	b933      	cbnz	r3, 80040c4 <_free_r+0x2c>
 80040b6:	6063      	str	r3, [r4, #4]
 80040b8:	6014      	str	r4, [r2, #0]
 80040ba:	4628      	mov	r0, r5
 80040bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040c0:	f001 b832 	b.w	8005128 <__malloc_unlock>
 80040c4:	42a3      	cmp	r3, r4
 80040c6:	d908      	bls.n	80040da <_free_r+0x42>
 80040c8:	6820      	ldr	r0, [r4, #0]
 80040ca:	1821      	adds	r1, r4, r0
 80040cc:	428b      	cmp	r3, r1
 80040ce:	bf01      	itttt	eq
 80040d0:	6819      	ldreq	r1, [r3, #0]
 80040d2:	685b      	ldreq	r3, [r3, #4]
 80040d4:	1809      	addeq	r1, r1, r0
 80040d6:	6021      	streq	r1, [r4, #0]
 80040d8:	e7ed      	b.n	80040b6 <_free_r+0x1e>
 80040da:	461a      	mov	r2, r3
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	b10b      	cbz	r3, 80040e4 <_free_r+0x4c>
 80040e0:	42a3      	cmp	r3, r4
 80040e2:	d9fa      	bls.n	80040da <_free_r+0x42>
 80040e4:	6811      	ldr	r1, [r2, #0]
 80040e6:	1850      	adds	r0, r2, r1
 80040e8:	42a0      	cmp	r0, r4
 80040ea:	d10b      	bne.n	8004104 <_free_r+0x6c>
 80040ec:	6820      	ldr	r0, [r4, #0]
 80040ee:	4401      	add	r1, r0
 80040f0:	1850      	adds	r0, r2, r1
 80040f2:	4283      	cmp	r3, r0
 80040f4:	6011      	str	r1, [r2, #0]
 80040f6:	d1e0      	bne.n	80040ba <_free_r+0x22>
 80040f8:	6818      	ldr	r0, [r3, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	4401      	add	r1, r0
 80040fe:	6011      	str	r1, [r2, #0]
 8004100:	6053      	str	r3, [r2, #4]
 8004102:	e7da      	b.n	80040ba <_free_r+0x22>
 8004104:	d902      	bls.n	800410c <_free_r+0x74>
 8004106:	230c      	movs	r3, #12
 8004108:	602b      	str	r3, [r5, #0]
 800410a:	e7d6      	b.n	80040ba <_free_r+0x22>
 800410c:	6820      	ldr	r0, [r4, #0]
 800410e:	1821      	adds	r1, r4, r0
 8004110:	428b      	cmp	r3, r1
 8004112:	bf01      	itttt	eq
 8004114:	6819      	ldreq	r1, [r3, #0]
 8004116:	685b      	ldreq	r3, [r3, #4]
 8004118:	1809      	addeq	r1, r1, r0
 800411a:	6021      	streq	r1, [r4, #0]
 800411c:	6063      	str	r3, [r4, #4]
 800411e:	6054      	str	r4, [r2, #4]
 8004120:	e7cb      	b.n	80040ba <_free_r+0x22>
 8004122:	bd38      	pop	{r3, r4, r5, pc}
 8004124:	20003ddc 	.word	0x20003ddc

08004128 <sbrk_aligned>:
 8004128:	b570      	push	{r4, r5, r6, lr}
 800412a:	4e0e      	ldr	r6, [pc, #56]	; (8004164 <sbrk_aligned+0x3c>)
 800412c:	460c      	mov	r4, r1
 800412e:	6831      	ldr	r1, [r6, #0]
 8004130:	4605      	mov	r5, r0
 8004132:	b911      	cbnz	r1, 800413a <sbrk_aligned+0x12>
 8004134:	f000 fcd6 	bl	8004ae4 <_sbrk_r>
 8004138:	6030      	str	r0, [r6, #0]
 800413a:	4621      	mov	r1, r4
 800413c:	4628      	mov	r0, r5
 800413e:	f000 fcd1 	bl	8004ae4 <_sbrk_r>
 8004142:	1c43      	adds	r3, r0, #1
 8004144:	d00a      	beq.n	800415c <sbrk_aligned+0x34>
 8004146:	1cc4      	adds	r4, r0, #3
 8004148:	f024 0403 	bic.w	r4, r4, #3
 800414c:	42a0      	cmp	r0, r4
 800414e:	d007      	beq.n	8004160 <sbrk_aligned+0x38>
 8004150:	1a21      	subs	r1, r4, r0
 8004152:	4628      	mov	r0, r5
 8004154:	f000 fcc6 	bl	8004ae4 <_sbrk_r>
 8004158:	3001      	adds	r0, #1
 800415a:	d101      	bne.n	8004160 <sbrk_aligned+0x38>
 800415c:	f04f 34ff 	mov.w	r4, #4294967295
 8004160:	4620      	mov	r0, r4
 8004162:	bd70      	pop	{r4, r5, r6, pc}
 8004164:	20003de0 	.word	0x20003de0

08004168 <_malloc_r>:
 8004168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800416c:	1ccd      	adds	r5, r1, #3
 800416e:	f025 0503 	bic.w	r5, r5, #3
 8004172:	3508      	adds	r5, #8
 8004174:	2d0c      	cmp	r5, #12
 8004176:	bf38      	it	cc
 8004178:	250c      	movcc	r5, #12
 800417a:	2d00      	cmp	r5, #0
 800417c:	4607      	mov	r7, r0
 800417e:	db01      	blt.n	8004184 <_malloc_r+0x1c>
 8004180:	42a9      	cmp	r1, r5
 8004182:	d905      	bls.n	8004190 <_malloc_r+0x28>
 8004184:	230c      	movs	r3, #12
 8004186:	2600      	movs	r6, #0
 8004188:	603b      	str	r3, [r7, #0]
 800418a:	4630      	mov	r0, r6
 800418c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004190:	4e2e      	ldr	r6, [pc, #184]	; (800424c <_malloc_r+0xe4>)
 8004192:	f000 ffc3 	bl	800511c <__malloc_lock>
 8004196:	6833      	ldr	r3, [r6, #0]
 8004198:	461c      	mov	r4, r3
 800419a:	bb34      	cbnz	r4, 80041ea <_malloc_r+0x82>
 800419c:	4629      	mov	r1, r5
 800419e:	4638      	mov	r0, r7
 80041a0:	f7ff ffc2 	bl	8004128 <sbrk_aligned>
 80041a4:	1c43      	adds	r3, r0, #1
 80041a6:	4604      	mov	r4, r0
 80041a8:	d14d      	bne.n	8004246 <_malloc_r+0xde>
 80041aa:	6834      	ldr	r4, [r6, #0]
 80041ac:	4626      	mov	r6, r4
 80041ae:	2e00      	cmp	r6, #0
 80041b0:	d140      	bne.n	8004234 <_malloc_r+0xcc>
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	4631      	mov	r1, r6
 80041b6:	4638      	mov	r0, r7
 80041b8:	eb04 0803 	add.w	r8, r4, r3
 80041bc:	f000 fc92 	bl	8004ae4 <_sbrk_r>
 80041c0:	4580      	cmp	r8, r0
 80041c2:	d13a      	bne.n	800423a <_malloc_r+0xd2>
 80041c4:	6821      	ldr	r1, [r4, #0]
 80041c6:	3503      	adds	r5, #3
 80041c8:	1a6d      	subs	r5, r5, r1
 80041ca:	f025 0503 	bic.w	r5, r5, #3
 80041ce:	3508      	adds	r5, #8
 80041d0:	2d0c      	cmp	r5, #12
 80041d2:	bf38      	it	cc
 80041d4:	250c      	movcc	r5, #12
 80041d6:	4638      	mov	r0, r7
 80041d8:	4629      	mov	r1, r5
 80041da:	f7ff ffa5 	bl	8004128 <sbrk_aligned>
 80041de:	3001      	adds	r0, #1
 80041e0:	d02b      	beq.n	800423a <_malloc_r+0xd2>
 80041e2:	6823      	ldr	r3, [r4, #0]
 80041e4:	442b      	add	r3, r5
 80041e6:	6023      	str	r3, [r4, #0]
 80041e8:	e00e      	b.n	8004208 <_malloc_r+0xa0>
 80041ea:	6822      	ldr	r2, [r4, #0]
 80041ec:	1b52      	subs	r2, r2, r5
 80041ee:	d41e      	bmi.n	800422e <_malloc_r+0xc6>
 80041f0:	2a0b      	cmp	r2, #11
 80041f2:	d916      	bls.n	8004222 <_malloc_r+0xba>
 80041f4:	1961      	adds	r1, r4, r5
 80041f6:	42a3      	cmp	r3, r4
 80041f8:	6025      	str	r5, [r4, #0]
 80041fa:	bf18      	it	ne
 80041fc:	6059      	strne	r1, [r3, #4]
 80041fe:	6863      	ldr	r3, [r4, #4]
 8004200:	bf08      	it	eq
 8004202:	6031      	streq	r1, [r6, #0]
 8004204:	5162      	str	r2, [r4, r5]
 8004206:	604b      	str	r3, [r1, #4]
 8004208:	4638      	mov	r0, r7
 800420a:	f104 060b 	add.w	r6, r4, #11
 800420e:	f000 ff8b 	bl	8005128 <__malloc_unlock>
 8004212:	f026 0607 	bic.w	r6, r6, #7
 8004216:	1d23      	adds	r3, r4, #4
 8004218:	1af2      	subs	r2, r6, r3
 800421a:	d0b6      	beq.n	800418a <_malloc_r+0x22>
 800421c:	1b9b      	subs	r3, r3, r6
 800421e:	50a3      	str	r3, [r4, r2]
 8004220:	e7b3      	b.n	800418a <_malloc_r+0x22>
 8004222:	6862      	ldr	r2, [r4, #4]
 8004224:	42a3      	cmp	r3, r4
 8004226:	bf0c      	ite	eq
 8004228:	6032      	streq	r2, [r6, #0]
 800422a:	605a      	strne	r2, [r3, #4]
 800422c:	e7ec      	b.n	8004208 <_malloc_r+0xa0>
 800422e:	4623      	mov	r3, r4
 8004230:	6864      	ldr	r4, [r4, #4]
 8004232:	e7b2      	b.n	800419a <_malloc_r+0x32>
 8004234:	4634      	mov	r4, r6
 8004236:	6876      	ldr	r6, [r6, #4]
 8004238:	e7b9      	b.n	80041ae <_malloc_r+0x46>
 800423a:	230c      	movs	r3, #12
 800423c:	4638      	mov	r0, r7
 800423e:	603b      	str	r3, [r7, #0]
 8004240:	f000 ff72 	bl	8005128 <__malloc_unlock>
 8004244:	e7a1      	b.n	800418a <_malloc_r+0x22>
 8004246:	6025      	str	r5, [r4, #0]
 8004248:	e7de      	b.n	8004208 <_malloc_r+0xa0>
 800424a:	bf00      	nop
 800424c:	20003ddc 	.word	0x20003ddc

08004250 <__ssputs_r>:
 8004250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004254:	688e      	ldr	r6, [r1, #8]
 8004256:	4682      	mov	sl, r0
 8004258:	429e      	cmp	r6, r3
 800425a:	460c      	mov	r4, r1
 800425c:	4690      	mov	r8, r2
 800425e:	461f      	mov	r7, r3
 8004260:	d838      	bhi.n	80042d4 <__ssputs_r+0x84>
 8004262:	898a      	ldrh	r2, [r1, #12]
 8004264:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004268:	d032      	beq.n	80042d0 <__ssputs_r+0x80>
 800426a:	6825      	ldr	r5, [r4, #0]
 800426c:	6909      	ldr	r1, [r1, #16]
 800426e:	3301      	adds	r3, #1
 8004270:	eba5 0901 	sub.w	r9, r5, r1
 8004274:	6965      	ldr	r5, [r4, #20]
 8004276:	444b      	add	r3, r9
 8004278:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800427c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004280:	106d      	asrs	r5, r5, #1
 8004282:	429d      	cmp	r5, r3
 8004284:	bf38      	it	cc
 8004286:	461d      	movcc	r5, r3
 8004288:	0553      	lsls	r3, r2, #21
 800428a:	d531      	bpl.n	80042f0 <__ssputs_r+0xa0>
 800428c:	4629      	mov	r1, r5
 800428e:	f7ff ff6b 	bl	8004168 <_malloc_r>
 8004292:	4606      	mov	r6, r0
 8004294:	b950      	cbnz	r0, 80042ac <__ssputs_r+0x5c>
 8004296:	230c      	movs	r3, #12
 8004298:	f04f 30ff 	mov.w	r0, #4294967295
 800429c:	f8ca 3000 	str.w	r3, [sl]
 80042a0:	89a3      	ldrh	r3, [r4, #12]
 80042a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042a6:	81a3      	strh	r3, [r4, #12]
 80042a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042ac:	464a      	mov	r2, r9
 80042ae:	6921      	ldr	r1, [r4, #16]
 80042b0:	f7ff fe46 	bl	8003f40 <memcpy>
 80042b4:	89a3      	ldrh	r3, [r4, #12]
 80042b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80042ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042be:	81a3      	strh	r3, [r4, #12]
 80042c0:	6126      	str	r6, [r4, #16]
 80042c2:	444e      	add	r6, r9
 80042c4:	6026      	str	r6, [r4, #0]
 80042c6:	463e      	mov	r6, r7
 80042c8:	6165      	str	r5, [r4, #20]
 80042ca:	eba5 0509 	sub.w	r5, r5, r9
 80042ce:	60a5      	str	r5, [r4, #8]
 80042d0:	42be      	cmp	r6, r7
 80042d2:	d900      	bls.n	80042d6 <__ssputs_r+0x86>
 80042d4:	463e      	mov	r6, r7
 80042d6:	4632      	mov	r2, r6
 80042d8:	4641      	mov	r1, r8
 80042da:	6820      	ldr	r0, [r4, #0]
 80042dc:	f000 ff04 	bl	80050e8 <memmove>
 80042e0:	68a3      	ldr	r3, [r4, #8]
 80042e2:	2000      	movs	r0, #0
 80042e4:	1b9b      	subs	r3, r3, r6
 80042e6:	60a3      	str	r3, [r4, #8]
 80042e8:	6823      	ldr	r3, [r4, #0]
 80042ea:	4433      	add	r3, r6
 80042ec:	6023      	str	r3, [r4, #0]
 80042ee:	e7db      	b.n	80042a8 <__ssputs_r+0x58>
 80042f0:	462a      	mov	r2, r5
 80042f2:	f000 ff1f 	bl	8005134 <_realloc_r>
 80042f6:	4606      	mov	r6, r0
 80042f8:	2800      	cmp	r0, #0
 80042fa:	d1e1      	bne.n	80042c0 <__ssputs_r+0x70>
 80042fc:	4650      	mov	r0, sl
 80042fe:	6921      	ldr	r1, [r4, #16]
 8004300:	f7ff feca 	bl	8004098 <_free_r>
 8004304:	e7c7      	b.n	8004296 <__ssputs_r+0x46>
	...

08004308 <_svfiprintf_r>:
 8004308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800430c:	4698      	mov	r8, r3
 800430e:	898b      	ldrh	r3, [r1, #12]
 8004310:	4607      	mov	r7, r0
 8004312:	061b      	lsls	r3, r3, #24
 8004314:	460d      	mov	r5, r1
 8004316:	4614      	mov	r4, r2
 8004318:	b09d      	sub	sp, #116	; 0x74
 800431a:	d50e      	bpl.n	800433a <_svfiprintf_r+0x32>
 800431c:	690b      	ldr	r3, [r1, #16]
 800431e:	b963      	cbnz	r3, 800433a <_svfiprintf_r+0x32>
 8004320:	2140      	movs	r1, #64	; 0x40
 8004322:	f7ff ff21 	bl	8004168 <_malloc_r>
 8004326:	6028      	str	r0, [r5, #0]
 8004328:	6128      	str	r0, [r5, #16]
 800432a:	b920      	cbnz	r0, 8004336 <_svfiprintf_r+0x2e>
 800432c:	230c      	movs	r3, #12
 800432e:	603b      	str	r3, [r7, #0]
 8004330:	f04f 30ff 	mov.w	r0, #4294967295
 8004334:	e0d1      	b.n	80044da <_svfiprintf_r+0x1d2>
 8004336:	2340      	movs	r3, #64	; 0x40
 8004338:	616b      	str	r3, [r5, #20]
 800433a:	2300      	movs	r3, #0
 800433c:	9309      	str	r3, [sp, #36]	; 0x24
 800433e:	2320      	movs	r3, #32
 8004340:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004344:	2330      	movs	r3, #48	; 0x30
 8004346:	f04f 0901 	mov.w	r9, #1
 800434a:	f8cd 800c 	str.w	r8, [sp, #12]
 800434e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80044f4 <_svfiprintf_r+0x1ec>
 8004352:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004356:	4623      	mov	r3, r4
 8004358:	469a      	mov	sl, r3
 800435a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800435e:	b10a      	cbz	r2, 8004364 <_svfiprintf_r+0x5c>
 8004360:	2a25      	cmp	r2, #37	; 0x25
 8004362:	d1f9      	bne.n	8004358 <_svfiprintf_r+0x50>
 8004364:	ebba 0b04 	subs.w	fp, sl, r4
 8004368:	d00b      	beq.n	8004382 <_svfiprintf_r+0x7a>
 800436a:	465b      	mov	r3, fp
 800436c:	4622      	mov	r2, r4
 800436e:	4629      	mov	r1, r5
 8004370:	4638      	mov	r0, r7
 8004372:	f7ff ff6d 	bl	8004250 <__ssputs_r>
 8004376:	3001      	adds	r0, #1
 8004378:	f000 80aa 	beq.w	80044d0 <_svfiprintf_r+0x1c8>
 800437c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800437e:	445a      	add	r2, fp
 8004380:	9209      	str	r2, [sp, #36]	; 0x24
 8004382:	f89a 3000 	ldrb.w	r3, [sl]
 8004386:	2b00      	cmp	r3, #0
 8004388:	f000 80a2 	beq.w	80044d0 <_svfiprintf_r+0x1c8>
 800438c:	2300      	movs	r3, #0
 800438e:	f04f 32ff 	mov.w	r2, #4294967295
 8004392:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004396:	f10a 0a01 	add.w	sl, sl, #1
 800439a:	9304      	str	r3, [sp, #16]
 800439c:	9307      	str	r3, [sp, #28]
 800439e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80043a2:	931a      	str	r3, [sp, #104]	; 0x68
 80043a4:	4654      	mov	r4, sl
 80043a6:	2205      	movs	r2, #5
 80043a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043ac:	4851      	ldr	r0, [pc, #324]	; (80044f4 <_svfiprintf_r+0x1ec>)
 80043ae:	f000 fe8d 	bl	80050cc <memchr>
 80043b2:	9a04      	ldr	r2, [sp, #16]
 80043b4:	b9d8      	cbnz	r0, 80043ee <_svfiprintf_r+0xe6>
 80043b6:	06d0      	lsls	r0, r2, #27
 80043b8:	bf44      	itt	mi
 80043ba:	2320      	movmi	r3, #32
 80043bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043c0:	0711      	lsls	r1, r2, #28
 80043c2:	bf44      	itt	mi
 80043c4:	232b      	movmi	r3, #43	; 0x2b
 80043c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043ca:	f89a 3000 	ldrb.w	r3, [sl]
 80043ce:	2b2a      	cmp	r3, #42	; 0x2a
 80043d0:	d015      	beq.n	80043fe <_svfiprintf_r+0xf6>
 80043d2:	4654      	mov	r4, sl
 80043d4:	2000      	movs	r0, #0
 80043d6:	f04f 0c0a 	mov.w	ip, #10
 80043da:	9a07      	ldr	r2, [sp, #28]
 80043dc:	4621      	mov	r1, r4
 80043de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043e2:	3b30      	subs	r3, #48	; 0x30
 80043e4:	2b09      	cmp	r3, #9
 80043e6:	d94e      	bls.n	8004486 <_svfiprintf_r+0x17e>
 80043e8:	b1b0      	cbz	r0, 8004418 <_svfiprintf_r+0x110>
 80043ea:	9207      	str	r2, [sp, #28]
 80043ec:	e014      	b.n	8004418 <_svfiprintf_r+0x110>
 80043ee:	eba0 0308 	sub.w	r3, r0, r8
 80043f2:	fa09 f303 	lsl.w	r3, r9, r3
 80043f6:	4313      	orrs	r3, r2
 80043f8:	46a2      	mov	sl, r4
 80043fa:	9304      	str	r3, [sp, #16]
 80043fc:	e7d2      	b.n	80043a4 <_svfiprintf_r+0x9c>
 80043fe:	9b03      	ldr	r3, [sp, #12]
 8004400:	1d19      	adds	r1, r3, #4
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	9103      	str	r1, [sp, #12]
 8004406:	2b00      	cmp	r3, #0
 8004408:	bfbb      	ittet	lt
 800440a:	425b      	neglt	r3, r3
 800440c:	f042 0202 	orrlt.w	r2, r2, #2
 8004410:	9307      	strge	r3, [sp, #28]
 8004412:	9307      	strlt	r3, [sp, #28]
 8004414:	bfb8      	it	lt
 8004416:	9204      	strlt	r2, [sp, #16]
 8004418:	7823      	ldrb	r3, [r4, #0]
 800441a:	2b2e      	cmp	r3, #46	; 0x2e
 800441c:	d10c      	bne.n	8004438 <_svfiprintf_r+0x130>
 800441e:	7863      	ldrb	r3, [r4, #1]
 8004420:	2b2a      	cmp	r3, #42	; 0x2a
 8004422:	d135      	bne.n	8004490 <_svfiprintf_r+0x188>
 8004424:	9b03      	ldr	r3, [sp, #12]
 8004426:	3402      	adds	r4, #2
 8004428:	1d1a      	adds	r2, r3, #4
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	9203      	str	r2, [sp, #12]
 800442e:	2b00      	cmp	r3, #0
 8004430:	bfb8      	it	lt
 8004432:	f04f 33ff 	movlt.w	r3, #4294967295
 8004436:	9305      	str	r3, [sp, #20]
 8004438:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80044f8 <_svfiprintf_r+0x1f0>
 800443c:	2203      	movs	r2, #3
 800443e:	4650      	mov	r0, sl
 8004440:	7821      	ldrb	r1, [r4, #0]
 8004442:	f000 fe43 	bl	80050cc <memchr>
 8004446:	b140      	cbz	r0, 800445a <_svfiprintf_r+0x152>
 8004448:	2340      	movs	r3, #64	; 0x40
 800444a:	eba0 000a 	sub.w	r0, r0, sl
 800444e:	fa03 f000 	lsl.w	r0, r3, r0
 8004452:	9b04      	ldr	r3, [sp, #16]
 8004454:	3401      	adds	r4, #1
 8004456:	4303      	orrs	r3, r0
 8004458:	9304      	str	r3, [sp, #16]
 800445a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800445e:	2206      	movs	r2, #6
 8004460:	4826      	ldr	r0, [pc, #152]	; (80044fc <_svfiprintf_r+0x1f4>)
 8004462:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004466:	f000 fe31 	bl	80050cc <memchr>
 800446a:	2800      	cmp	r0, #0
 800446c:	d038      	beq.n	80044e0 <_svfiprintf_r+0x1d8>
 800446e:	4b24      	ldr	r3, [pc, #144]	; (8004500 <_svfiprintf_r+0x1f8>)
 8004470:	bb1b      	cbnz	r3, 80044ba <_svfiprintf_r+0x1b2>
 8004472:	9b03      	ldr	r3, [sp, #12]
 8004474:	3307      	adds	r3, #7
 8004476:	f023 0307 	bic.w	r3, r3, #7
 800447a:	3308      	adds	r3, #8
 800447c:	9303      	str	r3, [sp, #12]
 800447e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004480:	4433      	add	r3, r6
 8004482:	9309      	str	r3, [sp, #36]	; 0x24
 8004484:	e767      	b.n	8004356 <_svfiprintf_r+0x4e>
 8004486:	460c      	mov	r4, r1
 8004488:	2001      	movs	r0, #1
 800448a:	fb0c 3202 	mla	r2, ip, r2, r3
 800448e:	e7a5      	b.n	80043dc <_svfiprintf_r+0xd4>
 8004490:	2300      	movs	r3, #0
 8004492:	f04f 0c0a 	mov.w	ip, #10
 8004496:	4619      	mov	r1, r3
 8004498:	3401      	adds	r4, #1
 800449a:	9305      	str	r3, [sp, #20]
 800449c:	4620      	mov	r0, r4
 800449e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80044a2:	3a30      	subs	r2, #48	; 0x30
 80044a4:	2a09      	cmp	r2, #9
 80044a6:	d903      	bls.n	80044b0 <_svfiprintf_r+0x1a8>
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d0c5      	beq.n	8004438 <_svfiprintf_r+0x130>
 80044ac:	9105      	str	r1, [sp, #20]
 80044ae:	e7c3      	b.n	8004438 <_svfiprintf_r+0x130>
 80044b0:	4604      	mov	r4, r0
 80044b2:	2301      	movs	r3, #1
 80044b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80044b8:	e7f0      	b.n	800449c <_svfiprintf_r+0x194>
 80044ba:	ab03      	add	r3, sp, #12
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	462a      	mov	r2, r5
 80044c0:	4638      	mov	r0, r7
 80044c2:	4b10      	ldr	r3, [pc, #64]	; (8004504 <_svfiprintf_r+0x1fc>)
 80044c4:	a904      	add	r1, sp, #16
 80044c6:	f3af 8000 	nop.w
 80044ca:	1c42      	adds	r2, r0, #1
 80044cc:	4606      	mov	r6, r0
 80044ce:	d1d6      	bne.n	800447e <_svfiprintf_r+0x176>
 80044d0:	89ab      	ldrh	r3, [r5, #12]
 80044d2:	065b      	lsls	r3, r3, #25
 80044d4:	f53f af2c 	bmi.w	8004330 <_svfiprintf_r+0x28>
 80044d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80044da:	b01d      	add	sp, #116	; 0x74
 80044dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044e0:	ab03      	add	r3, sp, #12
 80044e2:	9300      	str	r3, [sp, #0]
 80044e4:	462a      	mov	r2, r5
 80044e6:	4638      	mov	r0, r7
 80044e8:	4b06      	ldr	r3, [pc, #24]	; (8004504 <_svfiprintf_r+0x1fc>)
 80044ea:	a904      	add	r1, sp, #16
 80044ec:	f000 f9d4 	bl	8004898 <_printf_i>
 80044f0:	e7eb      	b.n	80044ca <_svfiprintf_r+0x1c2>
 80044f2:	bf00      	nop
 80044f4:	08005c02 	.word	0x08005c02
 80044f8:	08005c08 	.word	0x08005c08
 80044fc:	08005c0c 	.word	0x08005c0c
 8004500:	00000000 	.word	0x00000000
 8004504:	08004251 	.word	0x08004251

08004508 <__sfputc_r>:
 8004508:	6893      	ldr	r3, [r2, #8]
 800450a:	b410      	push	{r4}
 800450c:	3b01      	subs	r3, #1
 800450e:	2b00      	cmp	r3, #0
 8004510:	6093      	str	r3, [r2, #8]
 8004512:	da07      	bge.n	8004524 <__sfputc_r+0x1c>
 8004514:	6994      	ldr	r4, [r2, #24]
 8004516:	42a3      	cmp	r3, r4
 8004518:	db01      	blt.n	800451e <__sfputc_r+0x16>
 800451a:	290a      	cmp	r1, #10
 800451c:	d102      	bne.n	8004524 <__sfputc_r+0x1c>
 800451e:	bc10      	pop	{r4}
 8004520:	f000 baf0 	b.w	8004b04 <__swbuf_r>
 8004524:	6813      	ldr	r3, [r2, #0]
 8004526:	1c58      	adds	r0, r3, #1
 8004528:	6010      	str	r0, [r2, #0]
 800452a:	7019      	strb	r1, [r3, #0]
 800452c:	4608      	mov	r0, r1
 800452e:	bc10      	pop	{r4}
 8004530:	4770      	bx	lr

08004532 <__sfputs_r>:
 8004532:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004534:	4606      	mov	r6, r0
 8004536:	460f      	mov	r7, r1
 8004538:	4614      	mov	r4, r2
 800453a:	18d5      	adds	r5, r2, r3
 800453c:	42ac      	cmp	r4, r5
 800453e:	d101      	bne.n	8004544 <__sfputs_r+0x12>
 8004540:	2000      	movs	r0, #0
 8004542:	e007      	b.n	8004554 <__sfputs_r+0x22>
 8004544:	463a      	mov	r2, r7
 8004546:	4630      	mov	r0, r6
 8004548:	f814 1b01 	ldrb.w	r1, [r4], #1
 800454c:	f7ff ffdc 	bl	8004508 <__sfputc_r>
 8004550:	1c43      	adds	r3, r0, #1
 8004552:	d1f3      	bne.n	800453c <__sfputs_r+0xa>
 8004554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004558 <_vfiprintf_r>:
 8004558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800455c:	460d      	mov	r5, r1
 800455e:	4614      	mov	r4, r2
 8004560:	4698      	mov	r8, r3
 8004562:	4606      	mov	r6, r0
 8004564:	b09d      	sub	sp, #116	; 0x74
 8004566:	b118      	cbz	r0, 8004570 <_vfiprintf_r+0x18>
 8004568:	6983      	ldr	r3, [r0, #24]
 800456a:	b90b      	cbnz	r3, 8004570 <_vfiprintf_r+0x18>
 800456c:	f000 fca8 	bl	8004ec0 <__sinit>
 8004570:	4b89      	ldr	r3, [pc, #548]	; (8004798 <_vfiprintf_r+0x240>)
 8004572:	429d      	cmp	r5, r3
 8004574:	d11b      	bne.n	80045ae <_vfiprintf_r+0x56>
 8004576:	6875      	ldr	r5, [r6, #4]
 8004578:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800457a:	07d9      	lsls	r1, r3, #31
 800457c:	d405      	bmi.n	800458a <_vfiprintf_r+0x32>
 800457e:	89ab      	ldrh	r3, [r5, #12]
 8004580:	059a      	lsls	r2, r3, #22
 8004582:	d402      	bmi.n	800458a <_vfiprintf_r+0x32>
 8004584:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004586:	f000 fd39 	bl	8004ffc <__retarget_lock_acquire_recursive>
 800458a:	89ab      	ldrh	r3, [r5, #12]
 800458c:	071b      	lsls	r3, r3, #28
 800458e:	d501      	bpl.n	8004594 <_vfiprintf_r+0x3c>
 8004590:	692b      	ldr	r3, [r5, #16]
 8004592:	b9eb      	cbnz	r3, 80045d0 <_vfiprintf_r+0x78>
 8004594:	4629      	mov	r1, r5
 8004596:	4630      	mov	r0, r6
 8004598:	f000 fb06 	bl	8004ba8 <__swsetup_r>
 800459c:	b1c0      	cbz	r0, 80045d0 <_vfiprintf_r+0x78>
 800459e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80045a0:	07dc      	lsls	r4, r3, #31
 80045a2:	d50e      	bpl.n	80045c2 <_vfiprintf_r+0x6a>
 80045a4:	f04f 30ff 	mov.w	r0, #4294967295
 80045a8:	b01d      	add	sp, #116	; 0x74
 80045aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045ae:	4b7b      	ldr	r3, [pc, #492]	; (800479c <_vfiprintf_r+0x244>)
 80045b0:	429d      	cmp	r5, r3
 80045b2:	d101      	bne.n	80045b8 <_vfiprintf_r+0x60>
 80045b4:	68b5      	ldr	r5, [r6, #8]
 80045b6:	e7df      	b.n	8004578 <_vfiprintf_r+0x20>
 80045b8:	4b79      	ldr	r3, [pc, #484]	; (80047a0 <_vfiprintf_r+0x248>)
 80045ba:	429d      	cmp	r5, r3
 80045bc:	bf08      	it	eq
 80045be:	68f5      	ldreq	r5, [r6, #12]
 80045c0:	e7da      	b.n	8004578 <_vfiprintf_r+0x20>
 80045c2:	89ab      	ldrh	r3, [r5, #12]
 80045c4:	0598      	lsls	r0, r3, #22
 80045c6:	d4ed      	bmi.n	80045a4 <_vfiprintf_r+0x4c>
 80045c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80045ca:	f000 fd18 	bl	8004ffe <__retarget_lock_release_recursive>
 80045ce:	e7e9      	b.n	80045a4 <_vfiprintf_r+0x4c>
 80045d0:	2300      	movs	r3, #0
 80045d2:	9309      	str	r3, [sp, #36]	; 0x24
 80045d4:	2320      	movs	r3, #32
 80045d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80045da:	2330      	movs	r3, #48	; 0x30
 80045dc:	f04f 0901 	mov.w	r9, #1
 80045e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80045e4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80047a4 <_vfiprintf_r+0x24c>
 80045e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80045ec:	4623      	mov	r3, r4
 80045ee:	469a      	mov	sl, r3
 80045f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045f4:	b10a      	cbz	r2, 80045fa <_vfiprintf_r+0xa2>
 80045f6:	2a25      	cmp	r2, #37	; 0x25
 80045f8:	d1f9      	bne.n	80045ee <_vfiprintf_r+0x96>
 80045fa:	ebba 0b04 	subs.w	fp, sl, r4
 80045fe:	d00b      	beq.n	8004618 <_vfiprintf_r+0xc0>
 8004600:	465b      	mov	r3, fp
 8004602:	4622      	mov	r2, r4
 8004604:	4629      	mov	r1, r5
 8004606:	4630      	mov	r0, r6
 8004608:	f7ff ff93 	bl	8004532 <__sfputs_r>
 800460c:	3001      	adds	r0, #1
 800460e:	f000 80aa 	beq.w	8004766 <_vfiprintf_r+0x20e>
 8004612:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004614:	445a      	add	r2, fp
 8004616:	9209      	str	r2, [sp, #36]	; 0x24
 8004618:	f89a 3000 	ldrb.w	r3, [sl]
 800461c:	2b00      	cmp	r3, #0
 800461e:	f000 80a2 	beq.w	8004766 <_vfiprintf_r+0x20e>
 8004622:	2300      	movs	r3, #0
 8004624:	f04f 32ff 	mov.w	r2, #4294967295
 8004628:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800462c:	f10a 0a01 	add.w	sl, sl, #1
 8004630:	9304      	str	r3, [sp, #16]
 8004632:	9307      	str	r3, [sp, #28]
 8004634:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004638:	931a      	str	r3, [sp, #104]	; 0x68
 800463a:	4654      	mov	r4, sl
 800463c:	2205      	movs	r2, #5
 800463e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004642:	4858      	ldr	r0, [pc, #352]	; (80047a4 <_vfiprintf_r+0x24c>)
 8004644:	f000 fd42 	bl	80050cc <memchr>
 8004648:	9a04      	ldr	r2, [sp, #16]
 800464a:	b9d8      	cbnz	r0, 8004684 <_vfiprintf_r+0x12c>
 800464c:	06d1      	lsls	r1, r2, #27
 800464e:	bf44      	itt	mi
 8004650:	2320      	movmi	r3, #32
 8004652:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004656:	0713      	lsls	r3, r2, #28
 8004658:	bf44      	itt	mi
 800465a:	232b      	movmi	r3, #43	; 0x2b
 800465c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004660:	f89a 3000 	ldrb.w	r3, [sl]
 8004664:	2b2a      	cmp	r3, #42	; 0x2a
 8004666:	d015      	beq.n	8004694 <_vfiprintf_r+0x13c>
 8004668:	4654      	mov	r4, sl
 800466a:	2000      	movs	r0, #0
 800466c:	f04f 0c0a 	mov.w	ip, #10
 8004670:	9a07      	ldr	r2, [sp, #28]
 8004672:	4621      	mov	r1, r4
 8004674:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004678:	3b30      	subs	r3, #48	; 0x30
 800467a:	2b09      	cmp	r3, #9
 800467c:	d94e      	bls.n	800471c <_vfiprintf_r+0x1c4>
 800467e:	b1b0      	cbz	r0, 80046ae <_vfiprintf_r+0x156>
 8004680:	9207      	str	r2, [sp, #28]
 8004682:	e014      	b.n	80046ae <_vfiprintf_r+0x156>
 8004684:	eba0 0308 	sub.w	r3, r0, r8
 8004688:	fa09 f303 	lsl.w	r3, r9, r3
 800468c:	4313      	orrs	r3, r2
 800468e:	46a2      	mov	sl, r4
 8004690:	9304      	str	r3, [sp, #16]
 8004692:	e7d2      	b.n	800463a <_vfiprintf_r+0xe2>
 8004694:	9b03      	ldr	r3, [sp, #12]
 8004696:	1d19      	adds	r1, r3, #4
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	9103      	str	r1, [sp, #12]
 800469c:	2b00      	cmp	r3, #0
 800469e:	bfbb      	ittet	lt
 80046a0:	425b      	neglt	r3, r3
 80046a2:	f042 0202 	orrlt.w	r2, r2, #2
 80046a6:	9307      	strge	r3, [sp, #28]
 80046a8:	9307      	strlt	r3, [sp, #28]
 80046aa:	bfb8      	it	lt
 80046ac:	9204      	strlt	r2, [sp, #16]
 80046ae:	7823      	ldrb	r3, [r4, #0]
 80046b0:	2b2e      	cmp	r3, #46	; 0x2e
 80046b2:	d10c      	bne.n	80046ce <_vfiprintf_r+0x176>
 80046b4:	7863      	ldrb	r3, [r4, #1]
 80046b6:	2b2a      	cmp	r3, #42	; 0x2a
 80046b8:	d135      	bne.n	8004726 <_vfiprintf_r+0x1ce>
 80046ba:	9b03      	ldr	r3, [sp, #12]
 80046bc:	3402      	adds	r4, #2
 80046be:	1d1a      	adds	r2, r3, #4
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	9203      	str	r2, [sp, #12]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	bfb8      	it	lt
 80046c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80046cc:	9305      	str	r3, [sp, #20]
 80046ce:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80047a8 <_vfiprintf_r+0x250>
 80046d2:	2203      	movs	r2, #3
 80046d4:	4650      	mov	r0, sl
 80046d6:	7821      	ldrb	r1, [r4, #0]
 80046d8:	f000 fcf8 	bl	80050cc <memchr>
 80046dc:	b140      	cbz	r0, 80046f0 <_vfiprintf_r+0x198>
 80046de:	2340      	movs	r3, #64	; 0x40
 80046e0:	eba0 000a 	sub.w	r0, r0, sl
 80046e4:	fa03 f000 	lsl.w	r0, r3, r0
 80046e8:	9b04      	ldr	r3, [sp, #16]
 80046ea:	3401      	adds	r4, #1
 80046ec:	4303      	orrs	r3, r0
 80046ee:	9304      	str	r3, [sp, #16]
 80046f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046f4:	2206      	movs	r2, #6
 80046f6:	482d      	ldr	r0, [pc, #180]	; (80047ac <_vfiprintf_r+0x254>)
 80046f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80046fc:	f000 fce6 	bl	80050cc <memchr>
 8004700:	2800      	cmp	r0, #0
 8004702:	d03f      	beq.n	8004784 <_vfiprintf_r+0x22c>
 8004704:	4b2a      	ldr	r3, [pc, #168]	; (80047b0 <_vfiprintf_r+0x258>)
 8004706:	bb1b      	cbnz	r3, 8004750 <_vfiprintf_r+0x1f8>
 8004708:	9b03      	ldr	r3, [sp, #12]
 800470a:	3307      	adds	r3, #7
 800470c:	f023 0307 	bic.w	r3, r3, #7
 8004710:	3308      	adds	r3, #8
 8004712:	9303      	str	r3, [sp, #12]
 8004714:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004716:	443b      	add	r3, r7
 8004718:	9309      	str	r3, [sp, #36]	; 0x24
 800471a:	e767      	b.n	80045ec <_vfiprintf_r+0x94>
 800471c:	460c      	mov	r4, r1
 800471e:	2001      	movs	r0, #1
 8004720:	fb0c 3202 	mla	r2, ip, r2, r3
 8004724:	e7a5      	b.n	8004672 <_vfiprintf_r+0x11a>
 8004726:	2300      	movs	r3, #0
 8004728:	f04f 0c0a 	mov.w	ip, #10
 800472c:	4619      	mov	r1, r3
 800472e:	3401      	adds	r4, #1
 8004730:	9305      	str	r3, [sp, #20]
 8004732:	4620      	mov	r0, r4
 8004734:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004738:	3a30      	subs	r2, #48	; 0x30
 800473a:	2a09      	cmp	r2, #9
 800473c:	d903      	bls.n	8004746 <_vfiprintf_r+0x1ee>
 800473e:	2b00      	cmp	r3, #0
 8004740:	d0c5      	beq.n	80046ce <_vfiprintf_r+0x176>
 8004742:	9105      	str	r1, [sp, #20]
 8004744:	e7c3      	b.n	80046ce <_vfiprintf_r+0x176>
 8004746:	4604      	mov	r4, r0
 8004748:	2301      	movs	r3, #1
 800474a:	fb0c 2101 	mla	r1, ip, r1, r2
 800474e:	e7f0      	b.n	8004732 <_vfiprintf_r+0x1da>
 8004750:	ab03      	add	r3, sp, #12
 8004752:	9300      	str	r3, [sp, #0]
 8004754:	462a      	mov	r2, r5
 8004756:	4630      	mov	r0, r6
 8004758:	4b16      	ldr	r3, [pc, #88]	; (80047b4 <_vfiprintf_r+0x25c>)
 800475a:	a904      	add	r1, sp, #16
 800475c:	f3af 8000 	nop.w
 8004760:	4607      	mov	r7, r0
 8004762:	1c78      	adds	r0, r7, #1
 8004764:	d1d6      	bne.n	8004714 <_vfiprintf_r+0x1bc>
 8004766:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004768:	07d9      	lsls	r1, r3, #31
 800476a:	d405      	bmi.n	8004778 <_vfiprintf_r+0x220>
 800476c:	89ab      	ldrh	r3, [r5, #12]
 800476e:	059a      	lsls	r2, r3, #22
 8004770:	d402      	bmi.n	8004778 <_vfiprintf_r+0x220>
 8004772:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004774:	f000 fc43 	bl	8004ffe <__retarget_lock_release_recursive>
 8004778:	89ab      	ldrh	r3, [r5, #12]
 800477a:	065b      	lsls	r3, r3, #25
 800477c:	f53f af12 	bmi.w	80045a4 <_vfiprintf_r+0x4c>
 8004780:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004782:	e711      	b.n	80045a8 <_vfiprintf_r+0x50>
 8004784:	ab03      	add	r3, sp, #12
 8004786:	9300      	str	r3, [sp, #0]
 8004788:	462a      	mov	r2, r5
 800478a:	4630      	mov	r0, r6
 800478c:	4b09      	ldr	r3, [pc, #36]	; (80047b4 <_vfiprintf_r+0x25c>)
 800478e:	a904      	add	r1, sp, #16
 8004790:	f000 f882 	bl	8004898 <_printf_i>
 8004794:	e7e4      	b.n	8004760 <_vfiprintf_r+0x208>
 8004796:	bf00      	nop
 8004798:	08005c58 	.word	0x08005c58
 800479c:	08005c78 	.word	0x08005c78
 80047a0:	08005c38 	.word	0x08005c38
 80047a4:	08005c02 	.word	0x08005c02
 80047a8:	08005c08 	.word	0x08005c08
 80047ac:	08005c0c 	.word	0x08005c0c
 80047b0:	00000000 	.word	0x00000000
 80047b4:	08004533 	.word	0x08004533

080047b8 <_printf_common>:
 80047b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047bc:	4616      	mov	r6, r2
 80047be:	4699      	mov	r9, r3
 80047c0:	688a      	ldr	r2, [r1, #8]
 80047c2:	690b      	ldr	r3, [r1, #16]
 80047c4:	4607      	mov	r7, r0
 80047c6:	4293      	cmp	r3, r2
 80047c8:	bfb8      	it	lt
 80047ca:	4613      	movlt	r3, r2
 80047cc:	6033      	str	r3, [r6, #0]
 80047ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80047d2:	460c      	mov	r4, r1
 80047d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80047d8:	b10a      	cbz	r2, 80047de <_printf_common+0x26>
 80047da:	3301      	adds	r3, #1
 80047dc:	6033      	str	r3, [r6, #0]
 80047de:	6823      	ldr	r3, [r4, #0]
 80047e0:	0699      	lsls	r1, r3, #26
 80047e2:	bf42      	ittt	mi
 80047e4:	6833      	ldrmi	r3, [r6, #0]
 80047e6:	3302      	addmi	r3, #2
 80047e8:	6033      	strmi	r3, [r6, #0]
 80047ea:	6825      	ldr	r5, [r4, #0]
 80047ec:	f015 0506 	ands.w	r5, r5, #6
 80047f0:	d106      	bne.n	8004800 <_printf_common+0x48>
 80047f2:	f104 0a19 	add.w	sl, r4, #25
 80047f6:	68e3      	ldr	r3, [r4, #12]
 80047f8:	6832      	ldr	r2, [r6, #0]
 80047fa:	1a9b      	subs	r3, r3, r2
 80047fc:	42ab      	cmp	r3, r5
 80047fe:	dc28      	bgt.n	8004852 <_printf_common+0x9a>
 8004800:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004804:	1e13      	subs	r3, r2, #0
 8004806:	6822      	ldr	r2, [r4, #0]
 8004808:	bf18      	it	ne
 800480a:	2301      	movne	r3, #1
 800480c:	0692      	lsls	r2, r2, #26
 800480e:	d42d      	bmi.n	800486c <_printf_common+0xb4>
 8004810:	4649      	mov	r1, r9
 8004812:	4638      	mov	r0, r7
 8004814:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004818:	47c0      	blx	r8
 800481a:	3001      	adds	r0, #1
 800481c:	d020      	beq.n	8004860 <_printf_common+0xa8>
 800481e:	6823      	ldr	r3, [r4, #0]
 8004820:	68e5      	ldr	r5, [r4, #12]
 8004822:	f003 0306 	and.w	r3, r3, #6
 8004826:	2b04      	cmp	r3, #4
 8004828:	bf18      	it	ne
 800482a:	2500      	movne	r5, #0
 800482c:	6832      	ldr	r2, [r6, #0]
 800482e:	f04f 0600 	mov.w	r6, #0
 8004832:	68a3      	ldr	r3, [r4, #8]
 8004834:	bf08      	it	eq
 8004836:	1aad      	subeq	r5, r5, r2
 8004838:	6922      	ldr	r2, [r4, #16]
 800483a:	bf08      	it	eq
 800483c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004840:	4293      	cmp	r3, r2
 8004842:	bfc4      	itt	gt
 8004844:	1a9b      	subgt	r3, r3, r2
 8004846:	18ed      	addgt	r5, r5, r3
 8004848:	341a      	adds	r4, #26
 800484a:	42b5      	cmp	r5, r6
 800484c:	d11a      	bne.n	8004884 <_printf_common+0xcc>
 800484e:	2000      	movs	r0, #0
 8004850:	e008      	b.n	8004864 <_printf_common+0xac>
 8004852:	2301      	movs	r3, #1
 8004854:	4652      	mov	r2, sl
 8004856:	4649      	mov	r1, r9
 8004858:	4638      	mov	r0, r7
 800485a:	47c0      	blx	r8
 800485c:	3001      	adds	r0, #1
 800485e:	d103      	bne.n	8004868 <_printf_common+0xb0>
 8004860:	f04f 30ff 	mov.w	r0, #4294967295
 8004864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004868:	3501      	adds	r5, #1
 800486a:	e7c4      	b.n	80047f6 <_printf_common+0x3e>
 800486c:	2030      	movs	r0, #48	; 0x30
 800486e:	18e1      	adds	r1, r4, r3
 8004870:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004874:	1c5a      	adds	r2, r3, #1
 8004876:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800487a:	4422      	add	r2, r4
 800487c:	3302      	adds	r3, #2
 800487e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004882:	e7c5      	b.n	8004810 <_printf_common+0x58>
 8004884:	2301      	movs	r3, #1
 8004886:	4622      	mov	r2, r4
 8004888:	4649      	mov	r1, r9
 800488a:	4638      	mov	r0, r7
 800488c:	47c0      	blx	r8
 800488e:	3001      	adds	r0, #1
 8004890:	d0e6      	beq.n	8004860 <_printf_common+0xa8>
 8004892:	3601      	adds	r6, #1
 8004894:	e7d9      	b.n	800484a <_printf_common+0x92>
	...

08004898 <_printf_i>:
 8004898:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800489c:	7e0f      	ldrb	r7, [r1, #24]
 800489e:	4691      	mov	r9, r2
 80048a0:	2f78      	cmp	r7, #120	; 0x78
 80048a2:	4680      	mov	r8, r0
 80048a4:	460c      	mov	r4, r1
 80048a6:	469a      	mov	sl, r3
 80048a8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80048aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80048ae:	d807      	bhi.n	80048c0 <_printf_i+0x28>
 80048b0:	2f62      	cmp	r7, #98	; 0x62
 80048b2:	d80a      	bhi.n	80048ca <_printf_i+0x32>
 80048b4:	2f00      	cmp	r7, #0
 80048b6:	f000 80d9 	beq.w	8004a6c <_printf_i+0x1d4>
 80048ba:	2f58      	cmp	r7, #88	; 0x58
 80048bc:	f000 80a4 	beq.w	8004a08 <_printf_i+0x170>
 80048c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80048c8:	e03a      	b.n	8004940 <_printf_i+0xa8>
 80048ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80048ce:	2b15      	cmp	r3, #21
 80048d0:	d8f6      	bhi.n	80048c0 <_printf_i+0x28>
 80048d2:	a101      	add	r1, pc, #4	; (adr r1, 80048d8 <_printf_i+0x40>)
 80048d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048d8:	08004931 	.word	0x08004931
 80048dc:	08004945 	.word	0x08004945
 80048e0:	080048c1 	.word	0x080048c1
 80048e4:	080048c1 	.word	0x080048c1
 80048e8:	080048c1 	.word	0x080048c1
 80048ec:	080048c1 	.word	0x080048c1
 80048f0:	08004945 	.word	0x08004945
 80048f4:	080048c1 	.word	0x080048c1
 80048f8:	080048c1 	.word	0x080048c1
 80048fc:	080048c1 	.word	0x080048c1
 8004900:	080048c1 	.word	0x080048c1
 8004904:	08004a53 	.word	0x08004a53
 8004908:	08004975 	.word	0x08004975
 800490c:	08004a35 	.word	0x08004a35
 8004910:	080048c1 	.word	0x080048c1
 8004914:	080048c1 	.word	0x080048c1
 8004918:	08004a75 	.word	0x08004a75
 800491c:	080048c1 	.word	0x080048c1
 8004920:	08004975 	.word	0x08004975
 8004924:	080048c1 	.word	0x080048c1
 8004928:	080048c1 	.word	0x080048c1
 800492c:	08004a3d 	.word	0x08004a3d
 8004930:	682b      	ldr	r3, [r5, #0]
 8004932:	1d1a      	adds	r2, r3, #4
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	602a      	str	r2, [r5, #0]
 8004938:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800493c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004940:	2301      	movs	r3, #1
 8004942:	e0a4      	b.n	8004a8e <_printf_i+0x1f6>
 8004944:	6820      	ldr	r0, [r4, #0]
 8004946:	6829      	ldr	r1, [r5, #0]
 8004948:	0606      	lsls	r6, r0, #24
 800494a:	f101 0304 	add.w	r3, r1, #4
 800494e:	d50a      	bpl.n	8004966 <_printf_i+0xce>
 8004950:	680e      	ldr	r6, [r1, #0]
 8004952:	602b      	str	r3, [r5, #0]
 8004954:	2e00      	cmp	r6, #0
 8004956:	da03      	bge.n	8004960 <_printf_i+0xc8>
 8004958:	232d      	movs	r3, #45	; 0x2d
 800495a:	4276      	negs	r6, r6
 800495c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004960:	230a      	movs	r3, #10
 8004962:	485e      	ldr	r0, [pc, #376]	; (8004adc <_printf_i+0x244>)
 8004964:	e019      	b.n	800499a <_printf_i+0x102>
 8004966:	680e      	ldr	r6, [r1, #0]
 8004968:	f010 0f40 	tst.w	r0, #64	; 0x40
 800496c:	602b      	str	r3, [r5, #0]
 800496e:	bf18      	it	ne
 8004970:	b236      	sxthne	r6, r6
 8004972:	e7ef      	b.n	8004954 <_printf_i+0xbc>
 8004974:	682b      	ldr	r3, [r5, #0]
 8004976:	6820      	ldr	r0, [r4, #0]
 8004978:	1d19      	adds	r1, r3, #4
 800497a:	6029      	str	r1, [r5, #0]
 800497c:	0601      	lsls	r1, r0, #24
 800497e:	d501      	bpl.n	8004984 <_printf_i+0xec>
 8004980:	681e      	ldr	r6, [r3, #0]
 8004982:	e002      	b.n	800498a <_printf_i+0xf2>
 8004984:	0646      	lsls	r6, r0, #25
 8004986:	d5fb      	bpl.n	8004980 <_printf_i+0xe8>
 8004988:	881e      	ldrh	r6, [r3, #0]
 800498a:	2f6f      	cmp	r7, #111	; 0x6f
 800498c:	bf0c      	ite	eq
 800498e:	2308      	moveq	r3, #8
 8004990:	230a      	movne	r3, #10
 8004992:	4852      	ldr	r0, [pc, #328]	; (8004adc <_printf_i+0x244>)
 8004994:	2100      	movs	r1, #0
 8004996:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800499a:	6865      	ldr	r5, [r4, #4]
 800499c:	2d00      	cmp	r5, #0
 800499e:	bfa8      	it	ge
 80049a0:	6821      	ldrge	r1, [r4, #0]
 80049a2:	60a5      	str	r5, [r4, #8]
 80049a4:	bfa4      	itt	ge
 80049a6:	f021 0104 	bicge.w	r1, r1, #4
 80049aa:	6021      	strge	r1, [r4, #0]
 80049ac:	b90e      	cbnz	r6, 80049b2 <_printf_i+0x11a>
 80049ae:	2d00      	cmp	r5, #0
 80049b0:	d04d      	beq.n	8004a4e <_printf_i+0x1b6>
 80049b2:	4615      	mov	r5, r2
 80049b4:	fbb6 f1f3 	udiv	r1, r6, r3
 80049b8:	fb03 6711 	mls	r7, r3, r1, r6
 80049bc:	5dc7      	ldrb	r7, [r0, r7]
 80049be:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80049c2:	4637      	mov	r7, r6
 80049c4:	42bb      	cmp	r3, r7
 80049c6:	460e      	mov	r6, r1
 80049c8:	d9f4      	bls.n	80049b4 <_printf_i+0x11c>
 80049ca:	2b08      	cmp	r3, #8
 80049cc:	d10b      	bne.n	80049e6 <_printf_i+0x14e>
 80049ce:	6823      	ldr	r3, [r4, #0]
 80049d0:	07de      	lsls	r6, r3, #31
 80049d2:	d508      	bpl.n	80049e6 <_printf_i+0x14e>
 80049d4:	6923      	ldr	r3, [r4, #16]
 80049d6:	6861      	ldr	r1, [r4, #4]
 80049d8:	4299      	cmp	r1, r3
 80049da:	bfde      	ittt	le
 80049dc:	2330      	movle	r3, #48	; 0x30
 80049de:	f805 3c01 	strble.w	r3, [r5, #-1]
 80049e2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80049e6:	1b52      	subs	r2, r2, r5
 80049e8:	6122      	str	r2, [r4, #16]
 80049ea:	464b      	mov	r3, r9
 80049ec:	4621      	mov	r1, r4
 80049ee:	4640      	mov	r0, r8
 80049f0:	f8cd a000 	str.w	sl, [sp]
 80049f4:	aa03      	add	r2, sp, #12
 80049f6:	f7ff fedf 	bl	80047b8 <_printf_common>
 80049fa:	3001      	adds	r0, #1
 80049fc:	d14c      	bne.n	8004a98 <_printf_i+0x200>
 80049fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004a02:	b004      	add	sp, #16
 8004a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a08:	4834      	ldr	r0, [pc, #208]	; (8004adc <_printf_i+0x244>)
 8004a0a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004a0e:	6829      	ldr	r1, [r5, #0]
 8004a10:	6823      	ldr	r3, [r4, #0]
 8004a12:	f851 6b04 	ldr.w	r6, [r1], #4
 8004a16:	6029      	str	r1, [r5, #0]
 8004a18:	061d      	lsls	r5, r3, #24
 8004a1a:	d514      	bpl.n	8004a46 <_printf_i+0x1ae>
 8004a1c:	07df      	lsls	r7, r3, #31
 8004a1e:	bf44      	itt	mi
 8004a20:	f043 0320 	orrmi.w	r3, r3, #32
 8004a24:	6023      	strmi	r3, [r4, #0]
 8004a26:	b91e      	cbnz	r6, 8004a30 <_printf_i+0x198>
 8004a28:	6823      	ldr	r3, [r4, #0]
 8004a2a:	f023 0320 	bic.w	r3, r3, #32
 8004a2e:	6023      	str	r3, [r4, #0]
 8004a30:	2310      	movs	r3, #16
 8004a32:	e7af      	b.n	8004994 <_printf_i+0xfc>
 8004a34:	6823      	ldr	r3, [r4, #0]
 8004a36:	f043 0320 	orr.w	r3, r3, #32
 8004a3a:	6023      	str	r3, [r4, #0]
 8004a3c:	2378      	movs	r3, #120	; 0x78
 8004a3e:	4828      	ldr	r0, [pc, #160]	; (8004ae0 <_printf_i+0x248>)
 8004a40:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a44:	e7e3      	b.n	8004a0e <_printf_i+0x176>
 8004a46:	0659      	lsls	r1, r3, #25
 8004a48:	bf48      	it	mi
 8004a4a:	b2b6      	uxthmi	r6, r6
 8004a4c:	e7e6      	b.n	8004a1c <_printf_i+0x184>
 8004a4e:	4615      	mov	r5, r2
 8004a50:	e7bb      	b.n	80049ca <_printf_i+0x132>
 8004a52:	682b      	ldr	r3, [r5, #0]
 8004a54:	6826      	ldr	r6, [r4, #0]
 8004a56:	1d18      	adds	r0, r3, #4
 8004a58:	6961      	ldr	r1, [r4, #20]
 8004a5a:	6028      	str	r0, [r5, #0]
 8004a5c:	0635      	lsls	r5, r6, #24
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	d501      	bpl.n	8004a66 <_printf_i+0x1ce>
 8004a62:	6019      	str	r1, [r3, #0]
 8004a64:	e002      	b.n	8004a6c <_printf_i+0x1d4>
 8004a66:	0670      	lsls	r0, r6, #25
 8004a68:	d5fb      	bpl.n	8004a62 <_printf_i+0x1ca>
 8004a6a:	8019      	strh	r1, [r3, #0]
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	4615      	mov	r5, r2
 8004a70:	6123      	str	r3, [r4, #16]
 8004a72:	e7ba      	b.n	80049ea <_printf_i+0x152>
 8004a74:	682b      	ldr	r3, [r5, #0]
 8004a76:	2100      	movs	r1, #0
 8004a78:	1d1a      	adds	r2, r3, #4
 8004a7a:	602a      	str	r2, [r5, #0]
 8004a7c:	681d      	ldr	r5, [r3, #0]
 8004a7e:	6862      	ldr	r2, [r4, #4]
 8004a80:	4628      	mov	r0, r5
 8004a82:	f000 fb23 	bl	80050cc <memchr>
 8004a86:	b108      	cbz	r0, 8004a8c <_printf_i+0x1f4>
 8004a88:	1b40      	subs	r0, r0, r5
 8004a8a:	6060      	str	r0, [r4, #4]
 8004a8c:	6863      	ldr	r3, [r4, #4]
 8004a8e:	6123      	str	r3, [r4, #16]
 8004a90:	2300      	movs	r3, #0
 8004a92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a96:	e7a8      	b.n	80049ea <_printf_i+0x152>
 8004a98:	462a      	mov	r2, r5
 8004a9a:	4649      	mov	r1, r9
 8004a9c:	4640      	mov	r0, r8
 8004a9e:	6923      	ldr	r3, [r4, #16]
 8004aa0:	47d0      	blx	sl
 8004aa2:	3001      	adds	r0, #1
 8004aa4:	d0ab      	beq.n	80049fe <_printf_i+0x166>
 8004aa6:	6823      	ldr	r3, [r4, #0]
 8004aa8:	079b      	lsls	r3, r3, #30
 8004aaa:	d413      	bmi.n	8004ad4 <_printf_i+0x23c>
 8004aac:	68e0      	ldr	r0, [r4, #12]
 8004aae:	9b03      	ldr	r3, [sp, #12]
 8004ab0:	4298      	cmp	r0, r3
 8004ab2:	bfb8      	it	lt
 8004ab4:	4618      	movlt	r0, r3
 8004ab6:	e7a4      	b.n	8004a02 <_printf_i+0x16a>
 8004ab8:	2301      	movs	r3, #1
 8004aba:	4632      	mov	r2, r6
 8004abc:	4649      	mov	r1, r9
 8004abe:	4640      	mov	r0, r8
 8004ac0:	47d0      	blx	sl
 8004ac2:	3001      	adds	r0, #1
 8004ac4:	d09b      	beq.n	80049fe <_printf_i+0x166>
 8004ac6:	3501      	adds	r5, #1
 8004ac8:	68e3      	ldr	r3, [r4, #12]
 8004aca:	9903      	ldr	r1, [sp, #12]
 8004acc:	1a5b      	subs	r3, r3, r1
 8004ace:	42ab      	cmp	r3, r5
 8004ad0:	dcf2      	bgt.n	8004ab8 <_printf_i+0x220>
 8004ad2:	e7eb      	b.n	8004aac <_printf_i+0x214>
 8004ad4:	2500      	movs	r5, #0
 8004ad6:	f104 0619 	add.w	r6, r4, #25
 8004ada:	e7f5      	b.n	8004ac8 <_printf_i+0x230>
 8004adc:	08005c13 	.word	0x08005c13
 8004ae0:	08005c24 	.word	0x08005c24

08004ae4 <_sbrk_r>:
 8004ae4:	b538      	push	{r3, r4, r5, lr}
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	4d05      	ldr	r5, [pc, #20]	; (8004b00 <_sbrk_r+0x1c>)
 8004aea:	4604      	mov	r4, r0
 8004aec:	4608      	mov	r0, r1
 8004aee:	602b      	str	r3, [r5, #0]
 8004af0:	f7fc f9d0 	bl	8000e94 <_sbrk>
 8004af4:	1c43      	adds	r3, r0, #1
 8004af6:	d102      	bne.n	8004afe <_sbrk_r+0x1a>
 8004af8:	682b      	ldr	r3, [r5, #0]
 8004afa:	b103      	cbz	r3, 8004afe <_sbrk_r+0x1a>
 8004afc:	6023      	str	r3, [r4, #0]
 8004afe:	bd38      	pop	{r3, r4, r5, pc}
 8004b00:	20003de8 	.word	0x20003de8

08004b04 <__swbuf_r>:
 8004b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b06:	460e      	mov	r6, r1
 8004b08:	4614      	mov	r4, r2
 8004b0a:	4605      	mov	r5, r0
 8004b0c:	b118      	cbz	r0, 8004b16 <__swbuf_r+0x12>
 8004b0e:	6983      	ldr	r3, [r0, #24]
 8004b10:	b90b      	cbnz	r3, 8004b16 <__swbuf_r+0x12>
 8004b12:	f000 f9d5 	bl	8004ec0 <__sinit>
 8004b16:	4b21      	ldr	r3, [pc, #132]	; (8004b9c <__swbuf_r+0x98>)
 8004b18:	429c      	cmp	r4, r3
 8004b1a:	d12b      	bne.n	8004b74 <__swbuf_r+0x70>
 8004b1c:	686c      	ldr	r4, [r5, #4]
 8004b1e:	69a3      	ldr	r3, [r4, #24]
 8004b20:	60a3      	str	r3, [r4, #8]
 8004b22:	89a3      	ldrh	r3, [r4, #12]
 8004b24:	071a      	lsls	r2, r3, #28
 8004b26:	d52f      	bpl.n	8004b88 <__swbuf_r+0x84>
 8004b28:	6923      	ldr	r3, [r4, #16]
 8004b2a:	b36b      	cbz	r3, 8004b88 <__swbuf_r+0x84>
 8004b2c:	6923      	ldr	r3, [r4, #16]
 8004b2e:	6820      	ldr	r0, [r4, #0]
 8004b30:	b2f6      	uxtb	r6, r6
 8004b32:	1ac0      	subs	r0, r0, r3
 8004b34:	6963      	ldr	r3, [r4, #20]
 8004b36:	4637      	mov	r7, r6
 8004b38:	4283      	cmp	r3, r0
 8004b3a:	dc04      	bgt.n	8004b46 <__swbuf_r+0x42>
 8004b3c:	4621      	mov	r1, r4
 8004b3e:	4628      	mov	r0, r5
 8004b40:	f000 f92a 	bl	8004d98 <_fflush_r>
 8004b44:	bb30      	cbnz	r0, 8004b94 <__swbuf_r+0x90>
 8004b46:	68a3      	ldr	r3, [r4, #8]
 8004b48:	3001      	adds	r0, #1
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	60a3      	str	r3, [r4, #8]
 8004b4e:	6823      	ldr	r3, [r4, #0]
 8004b50:	1c5a      	adds	r2, r3, #1
 8004b52:	6022      	str	r2, [r4, #0]
 8004b54:	701e      	strb	r6, [r3, #0]
 8004b56:	6963      	ldr	r3, [r4, #20]
 8004b58:	4283      	cmp	r3, r0
 8004b5a:	d004      	beq.n	8004b66 <__swbuf_r+0x62>
 8004b5c:	89a3      	ldrh	r3, [r4, #12]
 8004b5e:	07db      	lsls	r3, r3, #31
 8004b60:	d506      	bpl.n	8004b70 <__swbuf_r+0x6c>
 8004b62:	2e0a      	cmp	r6, #10
 8004b64:	d104      	bne.n	8004b70 <__swbuf_r+0x6c>
 8004b66:	4621      	mov	r1, r4
 8004b68:	4628      	mov	r0, r5
 8004b6a:	f000 f915 	bl	8004d98 <_fflush_r>
 8004b6e:	b988      	cbnz	r0, 8004b94 <__swbuf_r+0x90>
 8004b70:	4638      	mov	r0, r7
 8004b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b74:	4b0a      	ldr	r3, [pc, #40]	; (8004ba0 <__swbuf_r+0x9c>)
 8004b76:	429c      	cmp	r4, r3
 8004b78:	d101      	bne.n	8004b7e <__swbuf_r+0x7a>
 8004b7a:	68ac      	ldr	r4, [r5, #8]
 8004b7c:	e7cf      	b.n	8004b1e <__swbuf_r+0x1a>
 8004b7e:	4b09      	ldr	r3, [pc, #36]	; (8004ba4 <__swbuf_r+0xa0>)
 8004b80:	429c      	cmp	r4, r3
 8004b82:	bf08      	it	eq
 8004b84:	68ec      	ldreq	r4, [r5, #12]
 8004b86:	e7ca      	b.n	8004b1e <__swbuf_r+0x1a>
 8004b88:	4621      	mov	r1, r4
 8004b8a:	4628      	mov	r0, r5
 8004b8c:	f000 f80c 	bl	8004ba8 <__swsetup_r>
 8004b90:	2800      	cmp	r0, #0
 8004b92:	d0cb      	beq.n	8004b2c <__swbuf_r+0x28>
 8004b94:	f04f 37ff 	mov.w	r7, #4294967295
 8004b98:	e7ea      	b.n	8004b70 <__swbuf_r+0x6c>
 8004b9a:	bf00      	nop
 8004b9c:	08005c58 	.word	0x08005c58
 8004ba0:	08005c78 	.word	0x08005c78
 8004ba4:	08005c38 	.word	0x08005c38

08004ba8 <__swsetup_r>:
 8004ba8:	4b32      	ldr	r3, [pc, #200]	; (8004c74 <__swsetup_r+0xcc>)
 8004baa:	b570      	push	{r4, r5, r6, lr}
 8004bac:	681d      	ldr	r5, [r3, #0]
 8004bae:	4606      	mov	r6, r0
 8004bb0:	460c      	mov	r4, r1
 8004bb2:	b125      	cbz	r5, 8004bbe <__swsetup_r+0x16>
 8004bb4:	69ab      	ldr	r3, [r5, #24]
 8004bb6:	b913      	cbnz	r3, 8004bbe <__swsetup_r+0x16>
 8004bb8:	4628      	mov	r0, r5
 8004bba:	f000 f981 	bl	8004ec0 <__sinit>
 8004bbe:	4b2e      	ldr	r3, [pc, #184]	; (8004c78 <__swsetup_r+0xd0>)
 8004bc0:	429c      	cmp	r4, r3
 8004bc2:	d10f      	bne.n	8004be4 <__swsetup_r+0x3c>
 8004bc4:	686c      	ldr	r4, [r5, #4]
 8004bc6:	89a3      	ldrh	r3, [r4, #12]
 8004bc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004bcc:	0719      	lsls	r1, r3, #28
 8004bce:	d42c      	bmi.n	8004c2a <__swsetup_r+0x82>
 8004bd0:	06dd      	lsls	r5, r3, #27
 8004bd2:	d411      	bmi.n	8004bf8 <__swsetup_r+0x50>
 8004bd4:	2309      	movs	r3, #9
 8004bd6:	6033      	str	r3, [r6, #0]
 8004bd8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8004be0:	81a3      	strh	r3, [r4, #12]
 8004be2:	e03e      	b.n	8004c62 <__swsetup_r+0xba>
 8004be4:	4b25      	ldr	r3, [pc, #148]	; (8004c7c <__swsetup_r+0xd4>)
 8004be6:	429c      	cmp	r4, r3
 8004be8:	d101      	bne.n	8004bee <__swsetup_r+0x46>
 8004bea:	68ac      	ldr	r4, [r5, #8]
 8004bec:	e7eb      	b.n	8004bc6 <__swsetup_r+0x1e>
 8004bee:	4b24      	ldr	r3, [pc, #144]	; (8004c80 <__swsetup_r+0xd8>)
 8004bf0:	429c      	cmp	r4, r3
 8004bf2:	bf08      	it	eq
 8004bf4:	68ec      	ldreq	r4, [r5, #12]
 8004bf6:	e7e6      	b.n	8004bc6 <__swsetup_r+0x1e>
 8004bf8:	0758      	lsls	r0, r3, #29
 8004bfa:	d512      	bpl.n	8004c22 <__swsetup_r+0x7a>
 8004bfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004bfe:	b141      	cbz	r1, 8004c12 <__swsetup_r+0x6a>
 8004c00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c04:	4299      	cmp	r1, r3
 8004c06:	d002      	beq.n	8004c0e <__swsetup_r+0x66>
 8004c08:	4630      	mov	r0, r6
 8004c0a:	f7ff fa45 	bl	8004098 <_free_r>
 8004c0e:	2300      	movs	r3, #0
 8004c10:	6363      	str	r3, [r4, #52]	; 0x34
 8004c12:	89a3      	ldrh	r3, [r4, #12]
 8004c14:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004c18:	81a3      	strh	r3, [r4, #12]
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	6063      	str	r3, [r4, #4]
 8004c1e:	6923      	ldr	r3, [r4, #16]
 8004c20:	6023      	str	r3, [r4, #0]
 8004c22:	89a3      	ldrh	r3, [r4, #12]
 8004c24:	f043 0308 	orr.w	r3, r3, #8
 8004c28:	81a3      	strh	r3, [r4, #12]
 8004c2a:	6923      	ldr	r3, [r4, #16]
 8004c2c:	b94b      	cbnz	r3, 8004c42 <__swsetup_r+0x9a>
 8004c2e:	89a3      	ldrh	r3, [r4, #12]
 8004c30:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004c34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c38:	d003      	beq.n	8004c42 <__swsetup_r+0x9a>
 8004c3a:	4621      	mov	r1, r4
 8004c3c:	4630      	mov	r0, r6
 8004c3e:	f000 fa05 	bl	800504c <__smakebuf_r>
 8004c42:	89a0      	ldrh	r0, [r4, #12]
 8004c44:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c48:	f010 0301 	ands.w	r3, r0, #1
 8004c4c:	d00a      	beq.n	8004c64 <__swsetup_r+0xbc>
 8004c4e:	2300      	movs	r3, #0
 8004c50:	60a3      	str	r3, [r4, #8]
 8004c52:	6963      	ldr	r3, [r4, #20]
 8004c54:	425b      	negs	r3, r3
 8004c56:	61a3      	str	r3, [r4, #24]
 8004c58:	6923      	ldr	r3, [r4, #16]
 8004c5a:	b943      	cbnz	r3, 8004c6e <__swsetup_r+0xc6>
 8004c5c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004c60:	d1ba      	bne.n	8004bd8 <__swsetup_r+0x30>
 8004c62:	bd70      	pop	{r4, r5, r6, pc}
 8004c64:	0781      	lsls	r1, r0, #30
 8004c66:	bf58      	it	pl
 8004c68:	6963      	ldrpl	r3, [r4, #20]
 8004c6a:	60a3      	str	r3, [r4, #8]
 8004c6c:	e7f4      	b.n	8004c58 <__swsetup_r+0xb0>
 8004c6e:	2000      	movs	r0, #0
 8004c70:	e7f7      	b.n	8004c62 <__swsetup_r+0xba>
 8004c72:	bf00      	nop
 8004c74:	20000018 	.word	0x20000018
 8004c78:	08005c58 	.word	0x08005c58
 8004c7c:	08005c78 	.word	0x08005c78
 8004c80:	08005c38 	.word	0x08005c38

08004c84 <abort>:
 8004c84:	2006      	movs	r0, #6
 8004c86:	b508      	push	{r3, lr}
 8004c88:	f000 faac 	bl	80051e4 <raise>
 8004c8c:	2001      	movs	r0, #1
 8004c8e:	f7fc f88e 	bl	8000dae <_exit>
	...

08004c94 <__sflush_r>:
 8004c94:	898a      	ldrh	r2, [r1, #12]
 8004c96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c98:	4605      	mov	r5, r0
 8004c9a:	0710      	lsls	r0, r2, #28
 8004c9c:	460c      	mov	r4, r1
 8004c9e:	d457      	bmi.n	8004d50 <__sflush_r+0xbc>
 8004ca0:	684b      	ldr	r3, [r1, #4]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	dc04      	bgt.n	8004cb0 <__sflush_r+0x1c>
 8004ca6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	dc01      	bgt.n	8004cb0 <__sflush_r+0x1c>
 8004cac:	2000      	movs	r0, #0
 8004cae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cb2:	2e00      	cmp	r6, #0
 8004cb4:	d0fa      	beq.n	8004cac <__sflush_r+0x18>
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004cbc:	682f      	ldr	r7, [r5, #0]
 8004cbe:	602b      	str	r3, [r5, #0]
 8004cc0:	d032      	beq.n	8004d28 <__sflush_r+0x94>
 8004cc2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004cc4:	89a3      	ldrh	r3, [r4, #12]
 8004cc6:	075a      	lsls	r2, r3, #29
 8004cc8:	d505      	bpl.n	8004cd6 <__sflush_r+0x42>
 8004cca:	6863      	ldr	r3, [r4, #4]
 8004ccc:	1ac0      	subs	r0, r0, r3
 8004cce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004cd0:	b10b      	cbz	r3, 8004cd6 <__sflush_r+0x42>
 8004cd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004cd4:	1ac0      	subs	r0, r0, r3
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	4602      	mov	r2, r0
 8004cda:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cdc:	4628      	mov	r0, r5
 8004cde:	6a21      	ldr	r1, [r4, #32]
 8004ce0:	47b0      	blx	r6
 8004ce2:	1c43      	adds	r3, r0, #1
 8004ce4:	89a3      	ldrh	r3, [r4, #12]
 8004ce6:	d106      	bne.n	8004cf6 <__sflush_r+0x62>
 8004ce8:	6829      	ldr	r1, [r5, #0]
 8004cea:	291d      	cmp	r1, #29
 8004cec:	d82c      	bhi.n	8004d48 <__sflush_r+0xb4>
 8004cee:	4a29      	ldr	r2, [pc, #164]	; (8004d94 <__sflush_r+0x100>)
 8004cf0:	40ca      	lsrs	r2, r1
 8004cf2:	07d6      	lsls	r6, r2, #31
 8004cf4:	d528      	bpl.n	8004d48 <__sflush_r+0xb4>
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	6062      	str	r2, [r4, #4]
 8004cfa:	6922      	ldr	r2, [r4, #16]
 8004cfc:	04d9      	lsls	r1, r3, #19
 8004cfe:	6022      	str	r2, [r4, #0]
 8004d00:	d504      	bpl.n	8004d0c <__sflush_r+0x78>
 8004d02:	1c42      	adds	r2, r0, #1
 8004d04:	d101      	bne.n	8004d0a <__sflush_r+0x76>
 8004d06:	682b      	ldr	r3, [r5, #0]
 8004d08:	b903      	cbnz	r3, 8004d0c <__sflush_r+0x78>
 8004d0a:	6560      	str	r0, [r4, #84]	; 0x54
 8004d0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d0e:	602f      	str	r7, [r5, #0]
 8004d10:	2900      	cmp	r1, #0
 8004d12:	d0cb      	beq.n	8004cac <__sflush_r+0x18>
 8004d14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d18:	4299      	cmp	r1, r3
 8004d1a:	d002      	beq.n	8004d22 <__sflush_r+0x8e>
 8004d1c:	4628      	mov	r0, r5
 8004d1e:	f7ff f9bb 	bl	8004098 <_free_r>
 8004d22:	2000      	movs	r0, #0
 8004d24:	6360      	str	r0, [r4, #52]	; 0x34
 8004d26:	e7c2      	b.n	8004cae <__sflush_r+0x1a>
 8004d28:	6a21      	ldr	r1, [r4, #32]
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	4628      	mov	r0, r5
 8004d2e:	47b0      	blx	r6
 8004d30:	1c41      	adds	r1, r0, #1
 8004d32:	d1c7      	bne.n	8004cc4 <__sflush_r+0x30>
 8004d34:	682b      	ldr	r3, [r5, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d0c4      	beq.n	8004cc4 <__sflush_r+0x30>
 8004d3a:	2b1d      	cmp	r3, #29
 8004d3c:	d001      	beq.n	8004d42 <__sflush_r+0xae>
 8004d3e:	2b16      	cmp	r3, #22
 8004d40:	d101      	bne.n	8004d46 <__sflush_r+0xb2>
 8004d42:	602f      	str	r7, [r5, #0]
 8004d44:	e7b2      	b.n	8004cac <__sflush_r+0x18>
 8004d46:	89a3      	ldrh	r3, [r4, #12]
 8004d48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d4c:	81a3      	strh	r3, [r4, #12]
 8004d4e:	e7ae      	b.n	8004cae <__sflush_r+0x1a>
 8004d50:	690f      	ldr	r7, [r1, #16]
 8004d52:	2f00      	cmp	r7, #0
 8004d54:	d0aa      	beq.n	8004cac <__sflush_r+0x18>
 8004d56:	0793      	lsls	r3, r2, #30
 8004d58:	bf18      	it	ne
 8004d5a:	2300      	movne	r3, #0
 8004d5c:	680e      	ldr	r6, [r1, #0]
 8004d5e:	bf08      	it	eq
 8004d60:	694b      	ldreq	r3, [r1, #20]
 8004d62:	1bf6      	subs	r6, r6, r7
 8004d64:	600f      	str	r7, [r1, #0]
 8004d66:	608b      	str	r3, [r1, #8]
 8004d68:	2e00      	cmp	r6, #0
 8004d6a:	dd9f      	ble.n	8004cac <__sflush_r+0x18>
 8004d6c:	4633      	mov	r3, r6
 8004d6e:	463a      	mov	r2, r7
 8004d70:	4628      	mov	r0, r5
 8004d72:	6a21      	ldr	r1, [r4, #32]
 8004d74:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8004d78:	47e0      	blx	ip
 8004d7a:	2800      	cmp	r0, #0
 8004d7c:	dc06      	bgt.n	8004d8c <__sflush_r+0xf8>
 8004d7e:	89a3      	ldrh	r3, [r4, #12]
 8004d80:	f04f 30ff 	mov.w	r0, #4294967295
 8004d84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d88:	81a3      	strh	r3, [r4, #12]
 8004d8a:	e790      	b.n	8004cae <__sflush_r+0x1a>
 8004d8c:	4407      	add	r7, r0
 8004d8e:	1a36      	subs	r6, r6, r0
 8004d90:	e7ea      	b.n	8004d68 <__sflush_r+0xd4>
 8004d92:	bf00      	nop
 8004d94:	20400001 	.word	0x20400001

08004d98 <_fflush_r>:
 8004d98:	b538      	push	{r3, r4, r5, lr}
 8004d9a:	690b      	ldr	r3, [r1, #16]
 8004d9c:	4605      	mov	r5, r0
 8004d9e:	460c      	mov	r4, r1
 8004da0:	b913      	cbnz	r3, 8004da8 <_fflush_r+0x10>
 8004da2:	2500      	movs	r5, #0
 8004da4:	4628      	mov	r0, r5
 8004da6:	bd38      	pop	{r3, r4, r5, pc}
 8004da8:	b118      	cbz	r0, 8004db2 <_fflush_r+0x1a>
 8004daa:	6983      	ldr	r3, [r0, #24]
 8004dac:	b90b      	cbnz	r3, 8004db2 <_fflush_r+0x1a>
 8004dae:	f000 f887 	bl	8004ec0 <__sinit>
 8004db2:	4b14      	ldr	r3, [pc, #80]	; (8004e04 <_fflush_r+0x6c>)
 8004db4:	429c      	cmp	r4, r3
 8004db6:	d11b      	bne.n	8004df0 <_fflush_r+0x58>
 8004db8:	686c      	ldr	r4, [r5, #4]
 8004dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d0ef      	beq.n	8004da2 <_fflush_r+0xa>
 8004dc2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004dc4:	07d0      	lsls	r0, r2, #31
 8004dc6:	d404      	bmi.n	8004dd2 <_fflush_r+0x3a>
 8004dc8:	0599      	lsls	r1, r3, #22
 8004dca:	d402      	bmi.n	8004dd2 <_fflush_r+0x3a>
 8004dcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004dce:	f000 f915 	bl	8004ffc <__retarget_lock_acquire_recursive>
 8004dd2:	4628      	mov	r0, r5
 8004dd4:	4621      	mov	r1, r4
 8004dd6:	f7ff ff5d 	bl	8004c94 <__sflush_r>
 8004dda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ddc:	4605      	mov	r5, r0
 8004dde:	07da      	lsls	r2, r3, #31
 8004de0:	d4e0      	bmi.n	8004da4 <_fflush_r+0xc>
 8004de2:	89a3      	ldrh	r3, [r4, #12]
 8004de4:	059b      	lsls	r3, r3, #22
 8004de6:	d4dd      	bmi.n	8004da4 <_fflush_r+0xc>
 8004de8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004dea:	f000 f908 	bl	8004ffe <__retarget_lock_release_recursive>
 8004dee:	e7d9      	b.n	8004da4 <_fflush_r+0xc>
 8004df0:	4b05      	ldr	r3, [pc, #20]	; (8004e08 <_fflush_r+0x70>)
 8004df2:	429c      	cmp	r4, r3
 8004df4:	d101      	bne.n	8004dfa <_fflush_r+0x62>
 8004df6:	68ac      	ldr	r4, [r5, #8]
 8004df8:	e7df      	b.n	8004dba <_fflush_r+0x22>
 8004dfa:	4b04      	ldr	r3, [pc, #16]	; (8004e0c <_fflush_r+0x74>)
 8004dfc:	429c      	cmp	r4, r3
 8004dfe:	bf08      	it	eq
 8004e00:	68ec      	ldreq	r4, [r5, #12]
 8004e02:	e7da      	b.n	8004dba <_fflush_r+0x22>
 8004e04:	08005c58 	.word	0x08005c58
 8004e08:	08005c78 	.word	0x08005c78
 8004e0c:	08005c38 	.word	0x08005c38

08004e10 <std>:
 8004e10:	2300      	movs	r3, #0
 8004e12:	b510      	push	{r4, lr}
 8004e14:	4604      	mov	r4, r0
 8004e16:	e9c0 3300 	strd	r3, r3, [r0]
 8004e1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e1e:	6083      	str	r3, [r0, #8]
 8004e20:	8181      	strh	r1, [r0, #12]
 8004e22:	6643      	str	r3, [r0, #100]	; 0x64
 8004e24:	81c2      	strh	r2, [r0, #14]
 8004e26:	6183      	str	r3, [r0, #24]
 8004e28:	4619      	mov	r1, r3
 8004e2a:	2208      	movs	r2, #8
 8004e2c:	305c      	adds	r0, #92	; 0x5c
 8004e2e:	f7ff f895 	bl	8003f5c <memset>
 8004e32:	4b05      	ldr	r3, [pc, #20]	; (8004e48 <std+0x38>)
 8004e34:	6224      	str	r4, [r4, #32]
 8004e36:	6263      	str	r3, [r4, #36]	; 0x24
 8004e38:	4b04      	ldr	r3, [pc, #16]	; (8004e4c <std+0x3c>)
 8004e3a:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e3c:	4b04      	ldr	r3, [pc, #16]	; (8004e50 <std+0x40>)
 8004e3e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e40:	4b04      	ldr	r3, [pc, #16]	; (8004e54 <std+0x44>)
 8004e42:	6323      	str	r3, [r4, #48]	; 0x30
 8004e44:	bd10      	pop	{r4, pc}
 8004e46:	bf00      	nop
 8004e48:	0800521d 	.word	0x0800521d
 8004e4c:	0800523f 	.word	0x0800523f
 8004e50:	08005277 	.word	0x08005277
 8004e54:	0800529b 	.word	0x0800529b

08004e58 <_cleanup_r>:
 8004e58:	4901      	ldr	r1, [pc, #4]	; (8004e60 <_cleanup_r+0x8>)
 8004e5a:	f000 b8af 	b.w	8004fbc <_fwalk_reent>
 8004e5e:	bf00      	nop
 8004e60:	08004d99 	.word	0x08004d99

08004e64 <__sfmoreglue>:
 8004e64:	2268      	movs	r2, #104	; 0x68
 8004e66:	b570      	push	{r4, r5, r6, lr}
 8004e68:	1e4d      	subs	r5, r1, #1
 8004e6a:	4355      	muls	r5, r2
 8004e6c:	460e      	mov	r6, r1
 8004e6e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004e72:	f7ff f979 	bl	8004168 <_malloc_r>
 8004e76:	4604      	mov	r4, r0
 8004e78:	b140      	cbz	r0, 8004e8c <__sfmoreglue+0x28>
 8004e7a:	2100      	movs	r1, #0
 8004e7c:	e9c0 1600 	strd	r1, r6, [r0]
 8004e80:	300c      	adds	r0, #12
 8004e82:	60a0      	str	r0, [r4, #8]
 8004e84:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004e88:	f7ff f868 	bl	8003f5c <memset>
 8004e8c:	4620      	mov	r0, r4
 8004e8e:	bd70      	pop	{r4, r5, r6, pc}

08004e90 <__sfp_lock_acquire>:
 8004e90:	4801      	ldr	r0, [pc, #4]	; (8004e98 <__sfp_lock_acquire+0x8>)
 8004e92:	f000 b8b3 	b.w	8004ffc <__retarget_lock_acquire_recursive>
 8004e96:	bf00      	nop
 8004e98:	20003de5 	.word	0x20003de5

08004e9c <__sfp_lock_release>:
 8004e9c:	4801      	ldr	r0, [pc, #4]	; (8004ea4 <__sfp_lock_release+0x8>)
 8004e9e:	f000 b8ae 	b.w	8004ffe <__retarget_lock_release_recursive>
 8004ea2:	bf00      	nop
 8004ea4:	20003de5 	.word	0x20003de5

08004ea8 <__sinit_lock_acquire>:
 8004ea8:	4801      	ldr	r0, [pc, #4]	; (8004eb0 <__sinit_lock_acquire+0x8>)
 8004eaa:	f000 b8a7 	b.w	8004ffc <__retarget_lock_acquire_recursive>
 8004eae:	bf00      	nop
 8004eb0:	20003de6 	.word	0x20003de6

08004eb4 <__sinit_lock_release>:
 8004eb4:	4801      	ldr	r0, [pc, #4]	; (8004ebc <__sinit_lock_release+0x8>)
 8004eb6:	f000 b8a2 	b.w	8004ffe <__retarget_lock_release_recursive>
 8004eba:	bf00      	nop
 8004ebc:	20003de6 	.word	0x20003de6

08004ec0 <__sinit>:
 8004ec0:	b510      	push	{r4, lr}
 8004ec2:	4604      	mov	r4, r0
 8004ec4:	f7ff fff0 	bl	8004ea8 <__sinit_lock_acquire>
 8004ec8:	69a3      	ldr	r3, [r4, #24]
 8004eca:	b11b      	cbz	r3, 8004ed4 <__sinit+0x14>
 8004ecc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ed0:	f7ff bff0 	b.w	8004eb4 <__sinit_lock_release>
 8004ed4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004ed8:	6523      	str	r3, [r4, #80]	; 0x50
 8004eda:	4b13      	ldr	r3, [pc, #76]	; (8004f28 <__sinit+0x68>)
 8004edc:	4a13      	ldr	r2, [pc, #76]	; (8004f2c <__sinit+0x6c>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	62a2      	str	r2, [r4, #40]	; 0x28
 8004ee2:	42a3      	cmp	r3, r4
 8004ee4:	bf08      	it	eq
 8004ee6:	2301      	moveq	r3, #1
 8004ee8:	4620      	mov	r0, r4
 8004eea:	bf08      	it	eq
 8004eec:	61a3      	streq	r3, [r4, #24]
 8004eee:	f000 f81f 	bl	8004f30 <__sfp>
 8004ef2:	6060      	str	r0, [r4, #4]
 8004ef4:	4620      	mov	r0, r4
 8004ef6:	f000 f81b 	bl	8004f30 <__sfp>
 8004efa:	60a0      	str	r0, [r4, #8]
 8004efc:	4620      	mov	r0, r4
 8004efe:	f000 f817 	bl	8004f30 <__sfp>
 8004f02:	2200      	movs	r2, #0
 8004f04:	2104      	movs	r1, #4
 8004f06:	60e0      	str	r0, [r4, #12]
 8004f08:	6860      	ldr	r0, [r4, #4]
 8004f0a:	f7ff ff81 	bl	8004e10 <std>
 8004f0e:	2201      	movs	r2, #1
 8004f10:	2109      	movs	r1, #9
 8004f12:	68a0      	ldr	r0, [r4, #8]
 8004f14:	f7ff ff7c 	bl	8004e10 <std>
 8004f18:	2202      	movs	r2, #2
 8004f1a:	2112      	movs	r1, #18
 8004f1c:	68e0      	ldr	r0, [r4, #12]
 8004f1e:	f7ff ff77 	bl	8004e10 <std>
 8004f22:	2301      	movs	r3, #1
 8004f24:	61a3      	str	r3, [r4, #24]
 8004f26:	e7d1      	b.n	8004ecc <__sinit+0xc>
 8004f28:	08005b50 	.word	0x08005b50
 8004f2c:	08004e59 	.word	0x08004e59

08004f30 <__sfp>:
 8004f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f32:	4607      	mov	r7, r0
 8004f34:	f7ff ffac 	bl	8004e90 <__sfp_lock_acquire>
 8004f38:	4b1e      	ldr	r3, [pc, #120]	; (8004fb4 <__sfp+0x84>)
 8004f3a:	681e      	ldr	r6, [r3, #0]
 8004f3c:	69b3      	ldr	r3, [r6, #24]
 8004f3e:	b913      	cbnz	r3, 8004f46 <__sfp+0x16>
 8004f40:	4630      	mov	r0, r6
 8004f42:	f7ff ffbd 	bl	8004ec0 <__sinit>
 8004f46:	3648      	adds	r6, #72	; 0x48
 8004f48:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004f4c:	3b01      	subs	r3, #1
 8004f4e:	d503      	bpl.n	8004f58 <__sfp+0x28>
 8004f50:	6833      	ldr	r3, [r6, #0]
 8004f52:	b30b      	cbz	r3, 8004f98 <__sfp+0x68>
 8004f54:	6836      	ldr	r6, [r6, #0]
 8004f56:	e7f7      	b.n	8004f48 <__sfp+0x18>
 8004f58:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004f5c:	b9d5      	cbnz	r5, 8004f94 <__sfp+0x64>
 8004f5e:	4b16      	ldr	r3, [pc, #88]	; (8004fb8 <__sfp+0x88>)
 8004f60:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004f64:	60e3      	str	r3, [r4, #12]
 8004f66:	6665      	str	r5, [r4, #100]	; 0x64
 8004f68:	f000 f847 	bl	8004ffa <__retarget_lock_init_recursive>
 8004f6c:	f7ff ff96 	bl	8004e9c <__sfp_lock_release>
 8004f70:	2208      	movs	r2, #8
 8004f72:	4629      	mov	r1, r5
 8004f74:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004f78:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004f7c:	6025      	str	r5, [r4, #0]
 8004f7e:	61a5      	str	r5, [r4, #24]
 8004f80:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004f84:	f7fe ffea 	bl	8003f5c <memset>
 8004f88:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004f8c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004f90:	4620      	mov	r0, r4
 8004f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f94:	3468      	adds	r4, #104	; 0x68
 8004f96:	e7d9      	b.n	8004f4c <__sfp+0x1c>
 8004f98:	2104      	movs	r1, #4
 8004f9a:	4638      	mov	r0, r7
 8004f9c:	f7ff ff62 	bl	8004e64 <__sfmoreglue>
 8004fa0:	4604      	mov	r4, r0
 8004fa2:	6030      	str	r0, [r6, #0]
 8004fa4:	2800      	cmp	r0, #0
 8004fa6:	d1d5      	bne.n	8004f54 <__sfp+0x24>
 8004fa8:	f7ff ff78 	bl	8004e9c <__sfp_lock_release>
 8004fac:	230c      	movs	r3, #12
 8004fae:	603b      	str	r3, [r7, #0]
 8004fb0:	e7ee      	b.n	8004f90 <__sfp+0x60>
 8004fb2:	bf00      	nop
 8004fb4:	08005b50 	.word	0x08005b50
 8004fb8:	ffff0001 	.word	0xffff0001

08004fbc <_fwalk_reent>:
 8004fbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fc0:	4606      	mov	r6, r0
 8004fc2:	4688      	mov	r8, r1
 8004fc4:	2700      	movs	r7, #0
 8004fc6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004fca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004fce:	f1b9 0901 	subs.w	r9, r9, #1
 8004fd2:	d505      	bpl.n	8004fe0 <_fwalk_reent+0x24>
 8004fd4:	6824      	ldr	r4, [r4, #0]
 8004fd6:	2c00      	cmp	r4, #0
 8004fd8:	d1f7      	bne.n	8004fca <_fwalk_reent+0xe>
 8004fda:	4638      	mov	r0, r7
 8004fdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fe0:	89ab      	ldrh	r3, [r5, #12]
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d907      	bls.n	8004ff6 <_fwalk_reent+0x3a>
 8004fe6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004fea:	3301      	adds	r3, #1
 8004fec:	d003      	beq.n	8004ff6 <_fwalk_reent+0x3a>
 8004fee:	4629      	mov	r1, r5
 8004ff0:	4630      	mov	r0, r6
 8004ff2:	47c0      	blx	r8
 8004ff4:	4307      	orrs	r7, r0
 8004ff6:	3568      	adds	r5, #104	; 0x68
 8004ff8:	e7e9      	b.n	8004fce <_fwalk_reent+0x12>

08004ffa <__retarget_lock_init_recursive>:
 8004ffa:	4770      	bx	lr

08004ffc <__retarget_lock_acquire_recursive>:
 8004ffc:	4770      	bx	lr

08004ffe <__retarget_lock_release_recursive>:
 8004ffe:	4770      	bx	lr

08005000 <__swhatbuf_r>:
 8005000:	b570      	push	{r4, r5, r6, lr}
 8005002:	460e      	mov	r6, r1
 8005004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005008:	4614      	mov	r4, r2
 800500a:	2900      	cmp	r1, #0
 800500c:	461d      	mov	r5, r3
 800500e:	b096      	sub	sp, #88	; 0x58
 8005010:	da08      	bge.n	8005024 <__swhatbuf_r+0x24>
 8005012:	2200      	movs	r2, #0
 8005014:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005018:	602a      	str	r2, [r5, #0]
 800501a:	061a      	lsls	r2, r3, #24
 800501c:	d410      	bmi.n	8005040 <__swhatbuf_r+0x40>
 800501e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005022:	e00e      	b.n	8005042 <__swhatbuf_r+0x42>
 8005024:	466a      	mov	r2, sp
 8005026:	f000 f95f 	bl	80052e8 <_fstat_r>
 800502a:	2800      	cmp	r0, #0
 800502c:	dbf1      	blt.n	8005012 <__swhatbuf_r+0x12>
 800502e:	9a01      	ldr	r2, [sp, #4]
 8005030:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005034:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005038:	425a      	negs	r2, r3
 800503a:	415a      	adcs	r2, r3
 800503c:	602a      	str	r2, [r5, #0]
 800503e:	e7ee      	b.n	800501e <__swhatbuf_r+0x1e>
 8005040:	2340      	movs	r3, #64	; 0x40
 8005042:	2000      	movs	r0, #0
 8005044:	6023      	str	r3, [r4, #0]
 8005046:	b016      	add	sp, #88	; 0x58
 8005048:	bd70      	pop	{r4, r5, r6, pc}
	...

0800504c <__smakebuf_r>:
 800504c:	898b      	ldrh	r3, [r1, #12]
 800504e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005050:	079d      	lsls	r5, r3, #30
 8005052:	4606      	mov	r6, r0
 8005054:	460c      	mov	r4, r1
 8005056:	d507      	bpl.n	8005068 <__smakebuf_r+0x1c>
 8005058:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800505c:	6023      	str	r3, [r4, #0]
 800505e:	6123      	str	r3, [r4, #16]
 8005060:	2301      	movs	r3, #1
 8005062:	6163      	str	r3, [r4, #20]
 8005064:	b002      	add	sp, #8
 8005066:	bd70      	pop	{r4, r5, r6, pc}
 8005068:	466a      	mov	r2, sp
 800506a:	ab01      	add	r3, sp, #4
 800506c:	f7ff ffc8 	bl	8005000 <__swhatbuf_r>
 8005070:	9900      	ldr	r1, [sp, #0]
 8005072:	4605      	mov	r5, r0
 8005074:	4630      	mov	r0, r6
 8005076:	f7ff f877 	bl	8004168 <_malloc_r>
 800507a:	b948      	cbnz	r0, 8005090 <__smakebuf_r+0x44>
 800507c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005080:	059a      	lsls	r2, r3, #22
 8005082:	d4ef      	bmi.n	8005064 <__smakebuf_r+0x18>
 8005084:	f023 0303 	bic.w	r3, r3, #3
 8005088:	f043 0302 	orr.w	r3, r3, #2
 800508c:	81a3      	strh	r3, [r4, #12]
 800508e:	e7e3      	b.n	8005058 <__smakebuf_r+0xc>
 8005090:	4b0d      	ldr	r3, [pc, #52]	; (80050c8 <__smakebuf_r+0x7c>)
 8005092:	62b3      	str	r3, [r6, #40]	; 0x28
 8005094:	89a3      	ldrh	r3, [r4, #12]
 8005096:	6020      	str	r0, [r4, #0]
 8005098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800509c:	81a3      	strh	r3, [r4, #12]
 800509e:	9b00      	ldr	r3, [sp, #0]
 80050a0:	6120      	str	r0, [r4, #16]
 80050a2:	6163      	str	r3, [r4, #20]
 80050a4:	9b01      	ldr	r3, [sp, #4]
 80050a6:	b15b      	cbz	r3, 80050c0 <__smakebuf_r+0x74>
 80050a8:	4630      	mov	r0, r6
 80050aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050ae:	f000 f92d 	bl	800530c <_isatty_r>
 80050b2:	b128      	cbz	r0, 80050c0 <__smakebuf_r+0x74>
 80050b4:	89a3      	ldrh	r3, [r4, #12]
 80050b6:	f023 0303 	bic.w	r3, r3, #3
 80050ba:	f043 0301 	orr.w	r3, r3, #1
 80050be:	81a3      	strh	r3, [r4, #12]
 80050c0:	89a0      	ldrh	r0, [r4, #12]
 80050c2:	4305      	orrs	r5, r0
 80050c4:	81a5      	strh	r5, [r4, #12]
 80050c6:	e7cd      	b.n	8005064 <__smakebuf_r+0x18>
 80050c8:	08004e59 	.word	0x08004e59

080050cc <memchr>:
 80050cc:	4603      	mov	r3, r0
 80050ce:	b510      	push	{r4, lr}
 80050d0:	b2c9      	uxtb	r1, r1
 80050d2:	4402      	add	r2, r0
 80050d4:	4293      	cmp	r3, r2
 80050d6:	4618      	mov	r0, r3
 80050d8:	d101      	bne.n	80050de <memchr+0x12>
 80050da:	2000      	movs	r0, #0
 80050dc:	e003      	b.n	80050e6 <memchr+0x1a>
 80050de:	7804      	ldrb	r4, [r0, #0]
 80050e0:	3301      	adds	r3, #1
 80050e2:	428c      	cmp	r4, r1
 80050e4:	d1f6      	bne.n	80050d4 <memchr+0x8>
 80050e6:	bd10      	pop	{r4, pc}

080050e8 <memmove>:
 80050e8:	4288      	cmp	r0, r1
 80050ea:	b510      	push	{r4, lr}
 80050ec:	eb01 0402 	add.w	r4, r1, r2
 80050f0:	d902      	bls.n	80050f8 <memmove+0x10>
 80050f2:	4284      	cmp	r4, r0
 80050f4:	4623      	mov	r3, r4
 80050f6:	d807      	bhi.n	8005108 <memmove+0x20>
 80050f8:	1e43      	subs	r3, r0, #1
 80050fa:	42a1      	cmp	r1, r4
 80050fc:	d008      	beq.n	8005110 <memmove+0x28>
 80050fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005102:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005106:	e7f8      	b.n	80050fa <memmove+0x12>
 8005108:	4601      	mov	r1, r0
 800510a:	4402      	add	r2, r0
 800510c:	428a      	cmp	r2, r1
 800510e:	d100      	bne.n	8005112 <memmove+0x2a>
 8005110:	bd10      	pop	{r4, pc}
 8005112:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005116:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800511a:	e7f7      	b.n	800510c <memmove+0x24>

0800511c <__malloc_lock>:
 800511c:	4801      	ldr	r0, [pc, #4]	; (8005124 <__malloc_lock+0x8>)
 800511e:	f7ff bf6d 	b.w	8004ffc <__retarget_lock_acquire_recursive>
 8005122:	bf00      	nop
 8005124:	20003de4 	.word	0x20003de4

08005128 <__malloc_unlock>:
 8005128:	4801      	ldr	r0, [pc, #4]	; (8005130 <__malloc_unlock+0x8>)
 800512a:	f7ff bf68 	b.w	8004ffe <__retarget_lock_release_recursive>
 800512e:	bf00      	nop
 8005130:	20003de4 	.word	0x20003de4

08005134 <_realloc_r>:
 8005134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005138:	4680      	mov	r8, r0
 800513a:	4614      	mov	r4, r2
 800513c:	460e      	mov	r6, r1
 800513e:	b921      	cbnz	r1, 800514a <_realloc_r+0x16>
 8005140:	4611      	mov	r1, r2
 8005142:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005146:	f7ff b80f 	b.w	8004168 <_malloc_r>
 800514a:	b92a      	cbnz	r2, 8005158 <_realloc_r+0x24>
 800514c:	f7fe ffa4 	bl	8004098 <_free_r>
 8005150:	4625      	mov	r5, r4
 8005152:	4628      	mov	r0, r5
 8005154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005158:	f000 f8fa 	bl	8005350 <_malloc_usable_size_r>
 800515c:	4284      	cmp	r4, r0
 800515e:	4607      	mov	r7, r0
 8005160:	d802      	bhi.n	8005168 <_realloc_r+0x34>
 8005162:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005166:	d812      	bhi.n	800518e <_realloc_r+0x5a>
 8005168:	4621      	mov	r1, r4
 800516a:	4640      	mov	r0, r8
 800516c:	f7fe fffc 	bl	8004168 <_malloc_r>
 8005170:	4605      	mov	r5, r0
 8005172:	2800      	cmp	r0, #0
 8005174:	d0ed      	beq.n	8005152 <_realloc_r+0x1e>
 8005176:	42bc      	cmp	r4, r7
 8005178:	4622      	mov	r2, r4
 800517a:	4631      	mov	r1, r6
 800517c:	bf28      	it	cs
 800517e:	463a      	movcs	r2, r7
 8005180:	f7fe fede 	bl	8003f40 <memcpy>
 8005184:	4631      	mov	r1, r6
 8005186:	4640      	mov	r0, r8
 8005188:	f7fe ff86 	bl	8004098 <_free_r>
 800518c:	e7e1      	b.n	8005152 <_realloc_r+0x1e>
 800518e:	4635      	mov	r5, r6
 8005190:	e7df      	b.n	8005152 <_realloc_r+0x1e>

08005192 <_raise_r>:
 8005192:	291f      	cmp	r1, #31
 8005194:	b538      	push	{r3, r4, r5, lr}
 8005196:	4604      	mov	r4, r0
 8005198:	460d      	mov	r5, r1
 800519a:	d904      	bls.n	80051a6 <_raise_r+0x14>
 800519c:	2316      	movs	r3, #22
 800519e:	6003      	str	r3, [r0, #0]
 80051a0:	f04f 30ff 	mov.w	r0, #4294967295
 80051a4:	bd38      	pop	{r3, r4, r5, pc}
 80051a6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80051a8:	b112      	cbz	r2, 80051b0 <_raise_r+0x1e>
 80051aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80051ae:	b94b      	cbnz	r3, 80051c4 <_raise_r+0x32>
 80051b0:	4620      	mov	r0, r4
 80051b2:	f000 f831 	bl	8005218 <_getpid_r>
 80051b6:	462a      	mov	r2, r5
 80051b8:	4601      	mov	r1, r0
 80051ba:	4620      	mov	r0, r4
 80051bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051c0:	f000 b818 	b.w	80051f4 <_kill_r>
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d00a      	beq.n	80051de <_raise_r+0x4c>
 80051c8:	1c59      	adds	r1, r3, #1
 80051ca:	d103      	bne.n	80051d4 <_raise_r+0x42>
 80051cc:	2316      	movs	r3, #22
 80051ce:	6003      	str	r3, [r0, #0]
 80051d0:	2001      	movs	r0, #1
 80051d2:	e7e7      	b.n	80051a4 <_raise_r+0x12>
 80051d4:	2400      	movs	r4, #0
 80051d6:	4628      	mov	r0, r5
 80051d8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80051dc:	4798      	blx	r3
 80051de:	2000      	movs	r0, #0
 80051e0:	e7e0      	b.n	80051a4 <_raise_r+0x12>
	...

080051e4 <raise>:
 80051e4:	4b02      	ldr	r3, [pc, #8]	; (80051f0 <raise+0xc>)
 80051e6:	4601      	mov	r1, r0
 80051e8:	6818      	ldr	r0, [r3, #0]
 80051ea:	f7ff bfd2 	b.w	8005192 <_raise_r>
 80051ee:	bf00      	nop
 80051f0:	20000018 	.word	0x20000018

080051f4 <_kill_r>:
 80051f4:	b538      	push	{r3, r4, r5, lr}
 80051f6:	2300      	movs	r3, #0
 80051f8:	4d06      	ldr	r5, [pc, #24]	; (8005214 <_kill_r+0x20>)
 80051fa:	4604      	mov	r4, r0
 80051fc:	4608      	mov	r0, r1
 80051fe:	4611      	mov	r1, r2
 8005200:	602b      	str	r3, [r5, #0]
 8005202:	f7fb fdc4 	bl	8000d8e <_kill>
 8005206:	1c43      	adds	r3, r0, #1
 8005208:	d102      	bne.n	8005210 <_kill_r+0x1c>
 800520a:	682b      	ldr	r3, [r5, #0]
 800520c:	b103      	cbz	r3, 8005210 <_kill_r+0x1c>
 800520e:	6023      	str	r3, [r4, #0]
 8005210:	bd38      	pop	{r3, r4, r5, pc}
 8005212:	bf00      	nop
 8005214:	20003de8 	.word	0x20003de8

08005218 <_getpid_r>:
 8005218:	f7fb bdb2 	b.w	8000d80 <_getpid>

0800521c <__sread>:
 800521c:	b510      	push	{r4, lr}
 800521e:	460c      	mov	r4, r1
 8005220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005224:	f000 f89c 	bl	8005360 <_read_r>
 8005228:	2800      	cmp	r0, #0
 800522a:	bfab      	itete	ge
 800522c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800522e:	89a3      	ldrhlt	r3, [r4, #12]
 8005230:	181b      	addge	r3, r3, r0
 8005232:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005236:	bfac      	ite	ge
 8005238:	6563      	strge	r3, [r4, #84]	; 0x54
 800523a:	81a3      	strhlt	r3, [r4, #12]
 800523c:	bd10      	pop	{r4, pc}

0800523e <__swrite>:
 800523e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005242:	461f      	mov	r7, r3
 8005244:	898b      	ldrh	r3, [r1, #12]
 8005246:	4605      	mov	r5, r0
 8005248:	05db      	lsls	r3, r3, #23
 800524a:	460c      	mov	r4, r1
 800524c:	4616      	mov	r6, r2
 800524e:	d505      	bpl.n	800525c <__swrite+0x1e>
 8005250:	2302      	movs	r3, #2
 8005252:	2200      	movs	r2, #0
 8005254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005258:	f000 f868 	bl	800532c <_lseek_r>
 800525c:	89a3      	ldrh	r3, [r4, #12]
 800525e:	4632      	mov	r2, r6
 8005260:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005264:	81a3      	strh	r3, [r4, #12]
 8005266:	4628      	mov	r0, r5
 8005268:	463b      	mov	r3, r7
 800526a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800526e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005272:	f000 b817 	b.w	80052a4 <_write_r>

08005276 <__sseek>:
 8005276:	b510      	push	{r4, lr}
 8005278:	460c      	mov	r4, r1
 800527a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800527e:	f000 f855 	bl	800532c <_lseek_r>
 8005282:	1c43      	adds	r3, r0, #1
 8005284:	89a3      	ldrh	r3, [r4, #12]
 8005286:	bf15      	itete	ne
 8005288:	6560      	strne	r0, [r4, #84]	; 0x54
 800528a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800528e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005292:	81a3      	strheq	r3, [r4, #12]
 8005294:	bf18      	it	ne
 8005296:	81a3      	strhne	r3, [r4, #12]
 8005298:	bd10      	pop	{r4, pc}

0800529a <__sclose>:
 800529a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800529e:	f000 b813 	b.w	80052c8 <_close_r>
	...

080052a4 <_write_r>:
 80052a4:	b538      	push	{r3, r4, r5, lr}
 80052a6:	4604      	mov	r4, r0
 80052a8:	4608      	mov	r0, r1
 80052aa:	4611      	mov	r1, r2
 80052ac:	2200      	movs	r2, #0
 80052ae:	4d05      	ldr	r5, [pc, #20]	; (80052c4 <_write_r+0x20>)
 80052b0:	602a      	str	r2, [r5, #0]
 80052b2:	461a      	mov	r2, r3
 80052b4:	f7fb fda2 	bl	8000dfc <_write>
 80052b8:	1c43      	adds	r3, r0, #1
 80052ba:	d102      	bne.n	80052c2 <_write_r+0x1e>
 80052bc:	682b      	ldr	r3, [r5, #0]
 80052be:	b103      	cbz	r3, 80052c2 <_write_r+0x1e>
 80052c0:	6023      	str	r3, [r4, #0]
 80052c2:	bd38      	pop	{r3, r4, r5, pc}
 80052c4:	20003de8 	.word	0x20003de8

080052c8 <_close_r>:
 80052c8:	b538      	push	{r3, r4, r5, lr}
 80052ca:	2300      	movs	r3, #0
 80052cc:	4d05      	ldr	r5, [pc, #20]	; (80052e4 <_close_r+0x1c>)
 80052ce:	4604      	mov	r4, r0
 80052d0:	4608      	mov	r0, r1
 80052d2:	602b      	str	r3, [r5, #0]
 80052d4:	f7fb fdae 	bl	8000e34 <_close>
 80052d8:	1c43      	adds	r3, r0, #1
 80052da:	d102      	bne.n	80052e2 <_close_r+0x1a>
 80052dc:	682b      	ldr	r3, [r5, #0]
 80052de:	b103      	cbz	r3, 80052e2 <_close_r+0x1a>
 80052e0:	6023      	str	r3, [r4, #0]
 80052e2:	bd38      	pop	{r3, r4, r5, pc}
 80052e4:	20003de8 	.word	0x20003de8

080052e8 <_fstat_r>:
 80052e8:	b538      	push	{r3, r4, r5, lr}
 80052ea:	2300      	movs	r3, #0
 80052ec:	4d06      	ldr	r5, [pc, #24]	; (8005308 <_fstat_r+0x20>)
 80052ee:	4604      	mov	r4, r0
 80052f0:	4608      	mov	r0, r1
 80052f2:	4611      	mov	r1, r2
 80052f4:	602b      	str	r3, [r5, #0]
 80052f6:	f7fb fda8 	bl	8000e4a <_fstat>
 80052fa:	1c43      	adds	r3, r0, #1
 80052fc:	d102      	bne.n	8005304 <_fstat_r+0x1c>
 80052fe:	682b      	ldr	r3, [r5, #0]
 8005300:	b103      	cbz	r3, 8005304 <_fstat_r+0x1c>
 8005302:	6023      	str	r3, [r4, #0]
 8005304:	bd38      	pop	{r3, r4, r5, pc}
 8005306:	bf00      	nop
 8005308:	20003de8 	.word	0x20003de8

0800530c <_isatty_r>:
 800530c:	b538      	push	{r3, r4, r5, lr}
 800530e:	2300      	movs	r3, #0
 8005310:	4d05      	ldr	r5, [pc, #20]	; (8005328 <_isatty_r+0x1c>)
 8005312:	4604      	mov	r4, r0
 8005314:	4608      	mov	r0, r1
 8005316:	602b      	str	r3, [r5, #0]
 8005318:	f7fb fda6 	bl	8000e68 <_isatty>
 800531c:	1c43      	adds	r3, r0, #1
 800531e:	d102      	bne.n	8005326 <_isatty_r+0x1a>
 8005320:	682b      	ldr	r3, [r5, #0]
 8005322:	b103      	cbz	r3, 8005326 <_isatty_r+0x1a>
 8005324:	6023      	str	r3, [r4, #0]
 8005326:	bd38      	pop	{r3, r4, r5, pc}
 8005328:	20003de8 	.word	0x20003de8

0800532c <_lseek_r>:
 800532c:	b538      	push	{r3, r4, r5, lr}
 800532e:	4604      	mov	r4, r0
 8005330:	4608      	mov	r0, r1
 8005332:	4611      	mov	r1, r2
 8005334:	2200      	movs	r2, #0
 8005336:	4d05      	ldr	r5, [pc, #20]	; (800534c <_lseek_r+0x20>)
 8005338:	602a      	str	r2, [r5, #0]
 800533a:	461a      	mov	r2, r3
 800533c:	f7fb fd9e 	bl	8000e7c <_lseek>
 8005340:	1c43      	adds	r3, r0, #1
 8005342:	d102      	bne.n	800534a <_lseek_r+0x1e>
 8005344:	682b      	ldr	r3, [r5, #0]
 8005346:	b103      	cbz	r3, 800534a <_lseek_r+0x1e>
 8005348:	6023      	str	r3, [r4, #0]
 800534a:	bd38      	pop	{r3, r4, r5, pc}
 800534c:	20003de8 	.word	0x20003de8

08005350 <_malloc_usable_size_r>:
 8005350:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005354:	1f18      	subs	r0, r3, #4
 8005356:	2b00      	cmp	r3, #0
 8005358:	bfbc      	itt	lt
 800535a:	580b      	ldrlt	r3, [r1, r0]
 800535c:	18c0      	addlt	r0, r0, r3
 800535e:	4770      	bx	lr

08005360 <_read_r>:
 8005360:	b538      	push	{r3, r4, r5, lr}
 8005362:	4604      	mov	r4, r0
 8005364:	4608      	mov	r0, r1
 8005366:	4611      	mov	r1, r2
 8005368:	2200      	movs	r2, #0
 800536a:	4d05      	ldr	r5, [pc, #20]	; (8005380 <_read_r+0x20>)
 800536c:	602a      	str	r2, [r5, #0]
 800536e:	461a      	mov	r2, r3
 8005370:	f7fb fd27 	bl	8000dc2 <_read>
 8005374:	1c43      	adds	r3, r0, #1
 8005376:	d102      	bne.n	800537e <_read_r+0x1e>
 8005378:	682b      	ldr	r3, [r5, #0]
 800537a:	b103      	cbz	r3, 800537e <_read_r+0x1e>
 800537c:	6023      	str	r3, [r4, #0]
 800537e:	bd38      	pop	{r3, r4, r5, pc}
 8005380:	20003de8 	.word	0x20003de8

08005384 <_init>:
 8005384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005386:	bf00      	nop
 8005388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800538a:	bc08      	pop	{r3}
 800538c:	469e      	mov	lr, r3
 800538e:	4770      	bx	lr

08005390 <_fini>:
 8005390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005392:	bf00      	nop
 8005394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005396:	bc08      	pop	{r3}
 8005398:	469e      	mov	lr, r3
 800539a:	4770      	bx	lr
