INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
make[2]: Entering directory '/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/wrapc'
   Build using "/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling am_accel.cpp_pre.cpp.tb.cpp
   Compiling am_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_am_accel.cpp
   Compiling apatb_am_accel_util.cpp
   Compiling apatb_am_accel_ir.ll
   Generating cosim.tv.exe
make[2]: Leaving directory '/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/wrapc'
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
06142436506684104126The maximum depth reached by any of the 3 hls::stream() instances in the design is 0
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_am_accel_top glbl -prj am_accel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s am_accel 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/AESL_axi_s_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/AESL_axi_s_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/AESL_axi_s_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/am_accel_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module am_accel_mul_32s_32s_32_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module am_accel_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/am_accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module am_accel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/am_accel_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module am_accel_regslice_both
INFO: [VRFC 10-311] analyzing module am_accel_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/am_accel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module am_accel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/am_accel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_am_accel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.am_accel_control_s_axi
Compiling module xil_defaultlib.am_accel_mul_32s_32s_32_1_1_Mult...
Compiling module xil_defaultlib.am_accel_mul_32s_32s_32_1_1(ID=1...
Compiling module xil_defaultlib.am_accel_regslice_both
Compiling module xil_defaultlib.am_accel_regslice_both(DataWidth...
Compiling module xil_defaultlib.am_accel_regslice_both(DataWidth...
Compiling module xil_defaultlib.am_accel_regslice_both(DataWidth...
Compiling module xil_defaultlib.am_accel_regslice_both(DataWidth...
Compiling module xil_defaultlib.am_accel_regslice_both(DataWidth...
Compiling module xil_defaultlib.am_accel
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_a
Compiling module xil_defaultlib.AESL_axi_s_b
Compiling module xil_defaultlib.AESL_axi_s_out_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_am_accel_top
Compiling module work.glbl
Built simulation snapshot am_accel

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/xsim.dir/am_accel/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug  8 21:22:36 2024...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/am_accel/xsim_script.tcl
# xsim {am_accel} -autoloadwcfg -tclbatch {am_accel.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source am_accel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "485000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 525 ns : File "/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/am_accel.autotb.v" Line 546
## quit
INFO: [Common 17-206] Exiting xsim at Thu Aug  8 21:22:55 2024...
06142436506684104126The maximum depth reached by any of the 3 hls::stream() instances in the design is 0
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
