
STM32TFG1-WIFI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009294  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08009424  08009424  00019424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009570  08009570  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08009570  08009570  00019570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009578  08009578  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009578  08009578  00019578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800957c  0800957c  0001957c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009580  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020b4  20000074  080095f4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002128  080095f4  00022128  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002aaab  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f88  00000000  00000000  0004ab4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002428  00000000  00000000  0004fad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002230  00000000  00000000  00051f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cb82  00000000  00000000  00054130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028f19  00000000  00000000  00080cb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010a29e  00000000  00000000  000a9bcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001b3e69  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a4d4  00000000  00000000  001b3ebc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800940c 	.word	0x0800940c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800940c 	.word	0x0800940c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <__io_putchar>:
#include "SerialTask.h"

extern UART_HandleTypeDef huart1;

PUTCHAR_PROTOTYPE {
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]

	while (HAL_OK != HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, 30000)) {
 800057c:	bf00      	nop
 800057e:	1d39      	adds	r1, r7, #4
 8000580:	f247 5330 	movw	r3, #30000	; 0x7530
 8000584:	2201      	movs	r2, #1
 8000586:	4805      	ldr	r0, [pc, #20]	; (800059c <__io_putchar+0x28>)
 8000588:	f003 fef2 	bl	8004370 <HAL_UART_Transmit>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d1f5      	bne.n	800057e <__io_putchar+0xa>
		;
	}
	//xSemaphoreTake(xSemaphore, portMAX_DELAY);
	//HAL_UART_Transmit_IT(&huart1, (uint8_t*) &ch, 1);
	return ch;
 8000592:	687b      	ldr	r3, [r7, #4]

}
 8000594:	4618      	mov	r0, r3
 8000596:	3708      	adds	r7, #8
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	200001bc 	.word	0x200001bc

080005a0 <__io_getchar>:

GETCHAR_PROTOTYPE {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0

	uint8_t ch = 0;
 80005a6:	2300      	movs	r3, #0
 80005a8:	71fb      	strb	r3, [r7, #7]
	while (HAL_OK != HAL_UART_Receive(&huart1, (uint8_t*) &ch, 1, 30000)) {
 80005aa:	bf00      	nop
 80005ac:	1df9      	adds	r1, r7, #7
 80005ae:	f247 5330 	movw	r3, #30000	; 0x7530
 80005b2:	2201      	movs	r2, #1
 80005b4:	4805      	ldr	r0, [pc, #20]	; (80005cc <__io_getchar+0x2c>)
 80005b6:	f003 ff6f 	bl	8004498 <HAL_UART_Receive>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d1f5      	bne.n	80005ac <__io_getchar+0xc>
		;
	}
	return ch;
 80005c0:	79fb      	ldrb	r3, [r7, #7]
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	200001bc 	.word	0x200001bc

080005d0 <serialTxTask>:
 xQueueSend(xQueue, "H", 1);
 vTaskDelay(200);
 }
 }*/

void serialTxTask(void *parg) {
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b084      	sub	sp, #16
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
	char* s;

	while (1) {
		MovementInstruction_t mov = {FORDWARD, 20};
 80005d8:	2301      	movs	r3, #1
 80005da:	723b      	strb	r3, [r7, #8]
 80005dc:	2314      	movs	r3, #20
 80005de:	727b      	strb	r3, [r7, #9]

		MovementInstruction_toString(&mov, &s);
 80005e0:	f107 020c 	add.w	r2, r7, #12
 80005e4:	f107 0308 	add.w	r3, r7, #8
 80005e8:	4611      	mov	r1, r2
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 f80c 	bl	8000608 <MovementInstruction_toString>
		printf("Movimiento %s\n\r", s);
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	4619      	mov	r1, r3
 80005f4:	4803      	ldr	r0, [pc, #12]	; (8000604 <serialTxTask+0x34>)
 80005f6:	f007 ff1b 	bl	8008430 <iprintf>
		vTaskDelay(1000);
 80005fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005fe:	f005 fffb 	bl	80065f8 <vTaskDelay>
	while (1) {
 8000602:	e7e9      	b.n	80005d8 <serialTxTask+0x8>
 8000604:	08009424 	.word	0x08009424

08000608 <MovementInstruction_toString>:
 *      Author: josec
 */

#include "generalTypes.h"

void MovementInstruction_toString(MovementInstruction_t* pMovIns, char** buf) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	6039      	str	r1, [r7, #0]

	char* s = (char*)malloc(NUM_CHARS_PER_INSTRUCTION);
 8000612:	2307      	movs	r3, #7
 8000614:	4618      	mov	r0, r3
 8000616:	f007 fe0d 	bl	8008234 <malloc>
 800061a:	4603      	mov	r3, r0
 800061c:	60fb      	str	r3, [r7, #12]

	sprintf(s, "%d %d\0", pMovIns->instruction, pMovIns->duration);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	461a      	mov	r2, r3
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	785b      	ldrb	r3, [r3, #1]
 8000628:	4905      	ldr	r1, [pc, #20]	; (8000640 <MovementInstruction_toString+0x38>)
 800062a:	68f8      	ldr	r0, [r7, #12]
 800062c:	f007 ff92 	bl	8008554 <siprintf>

	*buf = s;
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	68fa      	ldr	r2, [r7, #12]
 8000634:	601a      	str	r2, [r3, #0]
}
 8000636:	bf00      	nop
 8000638:	3710      	adds	r7, #16
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	08009434 	.word	0x08009434

08000644 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064a:	f001 f804 	bl	8001656 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064e:	f000 f833 	bl	80006b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000652:	f000 f9fd 	bl	8000a50 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000656:	f000 f891 	bl	800077c <MX_DFSDM1_Init>
  MX_I2C2_Init();
 800065a:	f000 f8c7 	bl	80007ec <MX_I2C2_Init>
  MX_QUADSPI_Init();
 800065e:	f000 f905 	bl	800086c <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000662:	f000 f929 	bl	80008b8 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000666:	f000 f965 	bl	8000934 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800066a:	f000 f993 	bl	8000994 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800066e:	f000 f9c1 	bl	80009f4 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000672:	f004 ff3d 	bl	80054f0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000676:	4a0a      	ldr	r2, [pc, #40]	; (80006a0 <main+0x5c>)
 8000678:	2100      	movs	r1, #0
 800067a:	480a      	ldr	r0, [pc, #40]	; (80006a4 <main+0x60>)
 800067c:	f004 ff82 	bl	8005584 <osThreadNew>
 8000680:	4603      	mov	r3, r0
 8000682:	4a09      	ldr	r2, [pc, #36]	; (80006a8 <main+0x64>)
 8000684:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  xTaskCreate(serialTxTask, "tareaSerial", 128, NULL, 1, &serialTaskHandle);
 8000686:	4b09      	ldr	r3, [pc, #36]	; (80006ac <main+0x68>)
 8000688:	9301      	str	r3, [sp, #4]
 800068a:	2301      	movs	r3, #1
 800068c:	9300      	str	r3, [sp, #0]
 800068e:	2300      	movs	r3, #0
 8000690:	2280      	movs	r2, #128	; 0x80
 8000692:	4907      	ldr	r1, [pc, #28]	; (80006b0 <main+0x6c>)
 8000694:	4807      	ldr	r0, [pc, #28]	; (80006b4 <main+0x70>)
 8000696:	f005 fe54 	bl	8006342 <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800069a:	f004 ff4d 	bl	8005538 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800069e:	e7fe      	b.n	800069e <main+0x5a>
 80006a0:	0800946c 	.word	0x0800946c
 80006a4:	08000db5 	.word	0x08000db5
 80006a8:	200006cc 	.word	0x200006cc
 80006ac:	200006d0 	.word	0x200006d0
 80006b0:	08009448 	.word	0x08009448
 80006b4:	080005d1 	.word	0x080005d1

080006b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b096      	sub	sp, #88	; 0x58
 80006bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006be:	f107 0314 	add.w	r3, r7, #20
 80006c2:	2244      	movs	r2, #68	; 0x44
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f007 fdca 	bl	8008260 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006cc:	463b      	mov	r3, r7
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	605a      	str	r2, [r3, #4]
 80006d4:	609a      	str	r2, [r3, #8]
 80006d6:	60da      	str	r2, [r3, #12]
 80006d8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006da:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006de:	f001 fe77 	bl	80023d0 <HAL_PWREx_ControlVoltageScaling>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006e8:	f000 fb7e 	bl	8000de8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006ec:	f001 fe52 	bl	8002394 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006f0:	4b21      	ldr	r3, [pc, #132]	; (8000778 <SystemClock_Config+0xc0>)
 80006f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80006f6:	4a20      	ldr	r2, [pc, #128]	; (8000778 <SystemClock_Config+0xc0>)
 80006f8:	f023 0318 	bic.w	r3, r3, #24
 80006fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000700:	2314      	movs	r3, #20
 8000702:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000704:	2301      	movs	r3, #1
 8000706:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000708:	2301      	movs	r3, #1
 800070a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800070c:	2300      	movs	r3, #0
 800070e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000710:	2360      	movs	r3, #96	; 0x60
 8000712:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000714:	2302      	movs	r3, #2
 8000716:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000718:	2301      	movs	r3, #1
 800071a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800071c:	2301      	movs	r3, #1
 800071e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000720:	2328      	movs	r3, #40	; 0x28
 8000722:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000724:	2307      	movs	r3, #7
 8000726:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000728:	2302      	movs	r3, #2
 800072a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800072c:	2302      	movs	r3, #2
 800072e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000730:	f107 0314 	add.w	r3, r7, #20
 8000734:	4618      	mov	r0, r3
 8000736:	f001 ff6d 	bl	8002614 <HAL_RCC_OscConfig>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000740:	f000 fb52 	bl	8000de8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000744:	230f      	movs	r3, #15
 8000746:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000748:	2303      	movs	r3, #3
 800074a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000750:	2300      	movs	r3, #0
 8000752:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000758:	463b      	mov	r3, r7
 800075a:	2104      	movs	r1, #4
 800075c:	4618      	mov	r0, r3
 800075e:	f002 fb41 	bl	8002de4 <HAL_RCC_ClockConfig>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000768:	f000 fb3e 	bl	8000de8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800076c:	f003 f85c 	bl	8003828 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000770:	bf00      	nop
 8000772:	3758      	adds	r7, #88	; 0x58
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	40021000 	.word	0x40021000

0800077c <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000780:	4b18      	ldr	r3, [pc, #96]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 8000782:	4a19      	ldr	r2, [pc, #100]	; (80007e8 <MX_DFSDM1_Init+0x6c>)
 8000784:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000786:	4b17      	ldr	r3, [pc, #92]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 8000788:	2201      	movs	r2, #1
 800078a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800078c:	4b15      	ldr	r3, [pc, #84]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 800078e:	2200      	movs	r2, #0
 8000790:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000792:	4b14      	ldr	r3, [pc, #80]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 8000794:	2202      	movs	r2, #2
 8000796:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000798:	4b12      	ldr	r3, [pc, #72]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 800079a:	2200      	movs	r2, #0
 800079c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800079e:	4b11      	ldr	r3, [pc, #68]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 80007a4:	4b0f      	ldr	r3, [pc, #60]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 80007a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007aa:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80007ac:	4b0d      	ldr	r3, [pc, #52]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80007b2:	4b0c      	ldr	r3, [pc, #48]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 80007b4:	2204      	movs	r2, #4
 80007b6:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80007b8:	4b0a      	ldr	r3, [pc, #40]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80007be:	4b09      	ldr	r3, [pc, #36]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 80007c0:	2201      	movs	r2, #1
 80007c2:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80007c4:	4b07      	ldr	r3, [pc, #28]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80007ca:	4b06      	ldr	r3, [pc, #24]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80007d0:	4804      	ldr	r0, [pc, #16]	; (80007e4 <MX_DFSDM1_Init+0x68>)
 80007d2:	f001 f87f 	bl	80018d4 <HAL_DFSDM_ChannelInit>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80007dc:	f000 fb04 	bl	8000de8 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80007e0:	bf00      	nop
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	20000090 	.word	0x20000090
 80007e8:	40016020 	.word	0x40016020

080007ec <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80007f0:	4b1b      	ldr	r3, [pc, #108]	; (8000860 <MX_I2C2_Init+0x74>)
 80007f2:	4a1c      	ldr	r2, [pc, #112]	; (8000864 <MX_I2C2_Init+0x78>)
 80007f4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80007f6:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <MX_I2C2_Init+0x74>)
 80007f8:	4a1b      	ldr	r2, [pc, #108]	; (8000868 <MX_I2C2_Init+0x7c>)
 80007fa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80007fc:	4b18      	ldr	r3, [pc, #96]	; (8000860 <MX_I2C2_Init+0x74>)
 80007fe:	2200      	movs	r2, #0
 8000800:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000802:	4b17      	ldr	r3, [pc, #92]	; (8000860 <MX_I2C2_Init+0x74>)
 8000804:	2201      	movs	r2, #1
 8000806:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000808:	4b15      	ldr	r3, [pc, #84]	; (8000860 <MX_I2C2_Init+0x74>)
 800080a:	2200      	movs	r2, #0
 800080c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800080e:	4b14      	ldr	r3, [pc, #80]	; (8000860 <MX_I2C2_Init+0x74>)
 8000810:	2200      	movs	r2, #0
 8000812:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000814:	4b12      	ldr	r3, [pc, #72]	; (8000860 <MX_I2C2_Init+0x74>)
 8000816:	2200      	movs	r2, #0
 8000818:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800081a:	4b11      	ldr	r3, [pc, #68]	; (8000860 <MX_I2C2_Init+0x74>)
 800081c:	2200      	movs	r2, #0
 800081e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000820:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <MX_I2C2_Init+0x74>)
 8000822:	2200      	movs	r2, #0
 8000824:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000826:	480e      	ldr	r0, [pc, #56]	; (8000860 <MX_I2C2_Init+0x74>)
 8000828:	f001 fb45 	bl	8001eb6 <HAL_I2C_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000832:	f000 fad9 	bl	8000de8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000836:	2100      	movs	r1, #0
 8000838:	4809      	ldr	r0, [pc, #36]	; (8000860 <MX_I2C2_Init+0x74>)
 800083a:	f001 fbcb 	bl	8001fd4 <HAL_I2CEx_ConfigAnalogFilter>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000844:	f000 fad0 	bl	8000de8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000848:	2100      	movs	r1, #0
 800084a:	4805      	ldr	r0, [pc, #20]	; (8000860 <MX_I2C2_Init+0x74>)
 800084c:	f001 fc0d 	bl	800206a <HAL_I2CEx_ConfigDigitalFilter>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000856:	f000 fac7 	bl	8000de8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	200000c8 	.word	0x200000c8
 8000864:	40005800 	.word	0x40005800
 8000868:	10909cec 	.word	0x10909cec

0800086c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000870:	4b0f      	ldr	r3, [pc, #60]	; (80008b0 <MX_QUADSPI_Init+0x44>)
 8000872:	4a10      	ldr	r2, [pc, #64]	; (80008b4 <MX_QUADSPI_Init+0x48>)
 8000874:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000876:	4b0e      	ldr	r3, [pc, #56]	; (80008b0 <MX_QUADSPI_Init+0x44>)
 8000878:	2202      	movs	r2, #2
 800087a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 800087c:	4b0c      	ldr	r3, [pc, #48]	; (80008b0 <MX_QUADSPI_Init+0x44>)
 800087e:	2204      	movs	r2, #4
 8000880:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000882:	4b0b      	ldr	r3, [pc, #44]	; (80008b0 <MX_QUADSPI_Init+0x44>)
 8000884:	2210      	movs	r2, #16
 8000886:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000888:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <MX_QUADSPI_Init+0x44>)
 800088a:	2217      	movs	r2, #23
 800088c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800088e:	4b08      	ldr	r3, [pc, #32]	; (80008b0 <MX_QUADSPI_Init+0x44>)
 8000890:	2200      	movs	r2, #0
 8000892:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000894:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <MX_QUADSPI_Init+0x44>)
 8000896:	2200      	movs	r2, #0
 8000898:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800089a:	4805      	ldr	r0, [pc, #20]	; (80008b0 <MX_QUADSPI_Init+0x44>)
 800089c:	f001 fdfe 	bl	800249c <HAL_QSPI_Init>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80008a6:	f000 fa9f 	bl	8000de8 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	20000114 	.word	0x20000114
 80008b4:	a0001000 	.word	0xa0001000

080008b8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80008bc:	4b1b      	ldr	r3, [pc, #108]	; (800092c <MX_SPI3_Init+0x74>)
 80008be:	4a1c      	ldr	r2, [pc, #112]	; (8000930 <MX_SPI3_Init+0x78>)
 80008c0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80008c2:	4b1a      	ldr	r3, [pc, #104]	; (800092c <MX_SPI3_Init+0x74>)
 80008c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008c8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80008ca:	4b18      	ldr	r3, [pc, #96]	; (800092c <MX_SPI3_Init+0x74>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80008d0:	4b16      	ldr	r3, [pc, #88]	; (800092c <MX_SPI3_Init+0x74>)
 80008d2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80008d6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008d8:	4b14      	ldr	r3, [pc, #80]	; (800092c <MX_SPI3_Init+0x74>)
 80008da:	2200      	movs	r2, #0
 80008dc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008de:	4b13      	ldr	r3, [pc, #76]	; (800092c <MX_SPI3_Init+0x74>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80008e4:	4b11      	ldr	r3, [pc, #68]	; (800092c <MX_SPI3_Init+0x74>)
 80008e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008ea:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008ec:	4b0f      	ldr	r3, [pc, #60]	; (800092c <MX_SPI3_Init+0x74>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008f2:	4b0e      	ldr	r3, [pc, #56]	; (800092c <MX_SPI3_Init+0x74>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80008f8:	4b0c      	ldr	r3, [pc, #48]	; (800092c <MX_SPI3_Init+0x74>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008fe:	4b0b      	ldr	r3, [pc, #44]	; (800092c <MX_SPI3_Init+0x74>)
 8000900:	2200      	movs	r2, #0
 8000902:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000904:	4b09      	ldr	r3, [pc, #36]	; (800092c <MX_SPI3_Init+0x74>)
 8000906:	2207      	movs	r2, #7
 8000908:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800090a:	4b08      	ldr	r3, [pc, #32]	; (800092c <MX_SPI3_Init+0x74>)
 800090c:	2200      	movs	r2, #0
 800090e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000910:	4b06      	ldr	r3, [pc, #24]	; (800092c <MX_SPI3_Init+0x74>)
 8000912:	2208      	movs	r2, #8
 8000914:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000916:	4805      	ldr	r0, [pc, #20]	; (800092c <MX_SPI3_Init+0x74>)
 8000918:	f003 f968 	bl	8003bec <HAL_SPI_Init>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000922:	f000 fa61 	bl	8000de8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20000158 	.word	0x20000158
 8000930:	40003c00 	.word	0x40003c00

08000934 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000938:	4b14      	ldr	r3, [pc, #80]	; (800098c <MX_USART1_UART_Init+0x58>)
 800093a:	4a15      	ldr	r2, [pc, #84]	; (8000990 <MX_USART1_UART_Init+0x5c>)
 800093c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800093e:	4b13      	ldr	r3, [pc, #76]	; (800098c <MX_USART1_UART_Init+0x58>)
 8000940:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000944:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000946:	4b11      	ldr	r3, [pc, #68]	; (800098c <MX_USART1_UART_Init+0x58>)
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800094c:	4b0f      	ldr	r3, [pc, #60]	; (800098c <MX_USART1_UART_Init+0x58>)
 800094e:	2200      	movs	r2, #0
 8000950:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000952:	4b0e      	ldr	r3, [pc, #56]	; (800098c <MX_USART1_UART_Init+0x58>)
 8000954:	2200      	movs	r2, #0
 8000956:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000958:	4b0c      	ldr	r3, [pc, #48]	; (800098c <MX_USART1_UART_Init+0x58>)
 800095a:	220c      	movs	r2, #12
 800095c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095e:	4b0b      	ldr	r3, [pc, #44]	; (800098c <MX_USART1_UART_Init+0x58>)
 8000960:	2200      	movs	r2, #0
 8000962:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000964:	4b09      	ldr	r3, [pc, #36]	; (800098c <MX_USART1_UART_Init+0x58>)
 8000966:	2200      	movs	r2, #0
 8000968:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800096a:	4b08      	ldr	r3, [pc, #32]	; (800098c <MX_USART1_UART_Init+0x58>)
 800096c:	2200      	movs	r2, #0
 800096e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000970:	4b06      	ldr	r3, [pc, #24]	; (800098c <MX_USART1_UART_Init+0x58>)
 8000972:	2200      	movs	r2, #0
 8000974:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000976:	4805      	ldr	r0, [pc, #20]	; (800098c <MX_USART1_UART_Init+0x58>)
 8000978:	f003 fcac 	bl	80042d4 <HAL_UART_Init>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000982:	f000 fa31 	bl	8000de8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	200001bc 	.word	0x200001bc
 8000990:	40013800 	.word	0x40013800

08000994 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000998:	4b14      	ldr	r3, [pc, #80]	; (80009ec <MX_USART3_UART_Init+0x58>)
 800099a:	4a15      	ldr	r2, [pc, #84]	; (80009f0 <MX_USART3_UART_Init+0x5c>)
 800099c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800099e:	4b13      	ldr	r3, [pc, #76]	; (80009ec <MX_USART3_UART_Init+0x58>)
 80009a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009a6:	4b11      	ldr	r3, [pc, #68]	; (80009ec <MX_USART3_UART_Init+0x58>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009ac:	4b0f      	ldr	r3, [pc, #60]	; (80009ec <MX_USART3_UART_Init+0x58>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009b2:	4b0e      	ldr	r3, [pc, #56]	; (80009ec <MX_USART3_UART_Init+0x58>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009b8:	4b0c      	ldr	r3, [pc, #48]	; (80009ec <MX_USART3_UART_Init+0x58>)
 80009ba:	220c      	movs	r2, #12
 80009bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009be:	4b0b      	ldr	r3, [pc, #44]	; (80009ec <MX_USART3_UART_Init+0x58>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c4:	4b09      	ldr	r3, [pc, #36]	; (80009ec <MX_USART3_UART_Init+0x58>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ca:	4b08      	ldr	r3, [pc, #32]	; (80009ec <MX_USART3_UART_Init+0x58>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009d0:	4b06      	ldr	r3, [pc, #24]	; (80009ec <MX_USART3_UART_Init+0x58>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009d6:	4805      	ldr	r0, [pc, #20]	; (80009ec <MX_USART3_UART_Init+0x58>)
 80009d8:	f003 fc7c 	bl	80042d4 <HAL_UART_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80009e2:	f000 fa01 	bl	8000de8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20000240 	.word	0x20000240
 80009f0:	40004800 	.word	0x40004800

080009f4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009f8:	4b14      	ldr	r3, [pc, #80]	; (8000a4c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009fa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80009fe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000a00:	4b12      	ldr	r3, [pc, #72]	; (8000a4c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a02:	2206      	movs	r2, #6
 8000a04:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000a06:	4b11      	ldr	r3, [pc, #68]	; (8000a4c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a08:	2202      	movs	r2, #2
 8000a0a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000a0c:	4b0f      	ldr	r3, [pc, #60]	; (8000a4c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a0e:	2202      	movs	r2, #2
 8000a10:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000a12:	4b0e      	ldr	r3, [pc, #56]	; (8000a4c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000a18:	4b0c      	ldr	r3, [pc, #48]	; (8000a4c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000a1e:	4b0b      	ldr	r3, [pc, #44]	; (8000a4c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000a24:	4b09      	ldr	r3, [pc, #36]	; (8000a4c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a2a:	4b08      	ldr	r3, [pc, #32]	; (8000a4c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000a30:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a36:	4805      	ldr	r0, [pc, #20]	; (8000a4c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a38:	f001 fb63 	bl	8002102 <HAL_PCD_Init>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000a42:	f000 f9d1 	bl	8000de8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	200002c4 	.word	0x200002c4

08000a50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	; 0x28
 8000a54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a56:	f107 0314 	add.w	r3, r7, #20
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	601a      	str	r2, [r3, #0]
 8000a5e:	605a      	str	r2, [r3, #4]
 8000a60:	609a      	str	r2, [r3, #8]
 8000a62:	60da      	str	r2, [r3, #12]
 8000a64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a66:	4bbd      	ldr	r3, [pc, #756]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6a:	4abc      	ldr	r2, [pc, #752]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000a6c:	f043 0310 	orr.w	r3, r3, #16
 8000a70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a72:	4bba      	ldr	r3, [pc, #744]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a76:	f003 0310 	and.w	r3, r3, #16
 8000a7a:	613b      	str	r3, [r7, #16]
 8000a7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a7e:	4bb7      	ldr	r3, [pc, #732]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a82:	4ab6      	ldr	r2, [pc, #728]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000a84:	f043 0304 	orr.w	r3, r3, #4
 8000a88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a8a:	4bb4      	ldr	r3, [pc, #720]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a8e:	f003 0304 	and.w	r3, r3, #4
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a96:	4bb1      	ldr	r3, [pc, #708]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a9a:	4ab0      	ldr	r2, [pc, #704]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aa2:	4bae      	ldr	r3, [pc, #696]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa6:	f003 0301 	and.w	r3, r3, #1
 8000aaa:	60bb      	str	r3, [r7, #8]
 8000aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aae:	4bab      	ldr	r3, [pc, #684]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab2:	4aaa      	ldr	r2, [pc, #680]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000ab4:	f043 0302 	orr.w	r3, r3, #2
 8000ab8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aba:	4ba8      	ldr	r3, [pc, #672]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000abe:	f003 0302 	and.w	r3, r3, #2
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ac6:	4ba5      	ldr	r3, [pc, #660]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aca:	4aa4      	ldr	r2, [pc, #656]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000acc:	f043 0308 	orr.w	r3, r3, #8
 8000ad0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ad2:	4ba2      	ldr	r3, [pc, #648]	; (8000d5c <MX_GPIO_Init+0x30c>)
 8000ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ad6:	f003 0308 	and.w	r3, r3, #8
 8000ada:	603b      	str	r3, [r7, #0]
 8000adc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	f44f 718a 	mov.w	r1, #276	; 0x114
 8000ae4:	489e      	ldr	r0, [pc, #632]	; (8000d60 <MX_GPIO_Init+0x310>)
 8000ae6:	f001 f9ab 	bl	8001e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000aea:	2200      	movs	r2, #0
 8000aec:	f248 1104 	movw	r1, #33028	; 0x8104
 8000af0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000af4:	f001 f9a4 	bl	8001e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000af8:	2200      	movs	r2, #0
 8000afa:	f24f 0114 	movw	r1, #61460	; 0xf014
 8000afe:	4899      	ldr	r0, [pc, #612]	; (8000d64 <MX_GPIO_Init+0x314>)
 8000b00:	f001 f99e 	bl	8001e40 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000b04:	2200      	movs	r2, #0
 8000b06:	f241 0181 	movw	r1, #4225	; 0x1081
 8000b0a:	4897      	ldr	r0, [pc, #604]	; (8000d68 <MX_GPIO_Init+0x318>)
 8000b0c:	f001 f998 	bl	8001e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000b10:	2201      	movs	r2, #1
 8000b12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b16:	4894      	ldr	r0, [pc, #592]	; (8000d68 <MX_GPIO_Init+0x318>)
 8000b18:	f001 f992 	bl	8001e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000b22:	4892      	ldr	r0, [pc, #584]	; (8000d6c <MX_GPIO_Init+0x31c>)
 8000b24:	f001 f98c 	bl	8001e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000b28:	2201      	movs	r2, #1
 8000b2a:	2120      	movs	r1, #32
 8000b2c:	488d      	ldr	r0, [pc, #564]	; (8000d64 <MX_GPIO_Init+0x314>)
 8000b2e:	f001 f987 	bl	8001e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000b32:	2201      	movs	r2, #1
 8000b34:	2101      	movs	r1, #1
 8000b36:	488a      	ldr	r0, [pc, #552]	; (8000d60 <MX_GPIO_Init+0x310>)
 8000b38:	f001 f982 	bl	8001e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000b3c:	f240 1315 	movw	r3, #277	; 0x115
 8000b40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b42:	2301      	movs	r3, #1
 8000b44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b4e:	f107 0314 	add.w	r3, r7, #20
 8000b52:	4619      	mov	r1, r3
 8000b54:	4882      	ldr	r0, [pc, #520]	; (8000d60 <MX_GPIO_Init+0x310>)
 8000b56:	f000 ffc9 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000b5a:	236a      	movs	r3, #106	; 0x6a
 8000b5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b5e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000b62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	487c      	ldr	r0, [pc, #496]	; (8000d60 <MX_GPIO_Init+0x310>)
 8000b70:	f000 ffbc 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8000b74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b7a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000b7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b80:	2300      	movs	r3, #0
 8000b82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8000b84:	f107 0314 	add.w	r3, r7, #20
 8000b88:	4619      	mov	r1, r3
 8000b8a:	4878      	ldr	r0, [pc, #480]	; (8000d6c <MX_GPIO_Init+0x31c>)
 8000b8c:	f000 ffae 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000b90:	233f      	movs	r3, #63	; 0x3f
 8000b92:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000b94:	230b      	movs	r3, #11
 8000b96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4872      	ldr	r0, [pc, #456]	; (8000d6c <MX_GPIO_Init+0x31c>)
 8000ba4:	f000 ffa2 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000ba8:	2303      	movs	r3, #3
 8000baa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bac:	2302      	movs	r3, #2
 8000bae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb4:	2303      	movs	r3, #3
 8000bb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000bb8:	2308      	movs	r3, #8
 8000bba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bbc:	f107 0314 	add.w	r3, r7, #20
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bc6:	f000 ff91 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000bca:	f248 1304 	movw	r3, #33028	; 0x8104
 8000bce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bdc:	f107 0314 	add.w	r3, r7, #20
 8000be0:	4619      	mov	r1, r3
 8000be2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000be6:	f000 ff81 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000bea:	2308      	movs	r3, #8
 8000bec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bee:	2302      	movs	r3, #2
 8000bf0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000bfe:	f107 0314 	add.w	r3, r7, #20
 8000c02:	4619      	mov	r1, r3
 8000c04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c08:	f000 ff70 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000c0c:	2310      	movs	r3, #16
 8000c0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c10:	230b      	movs	r3, #11
 8000c12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c14:	2300      	movs	r3, #0
 8000c16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000c18:	f107 0314 	add.w	r3, r7, #20
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c22:	f000 ff63 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000c26:	23e0      	movs	r3, #224	; 0xe0
 8000c28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c32:	2303      	movs	r3, #3
 8000c34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c36:	2305      	movs	r3, #5
 8000c38:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c3a:	f107 0314 	add.w	r3, r7, #20
 8000c3e:	4619      	mov	r1, r3
 8000c40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c44:	f000 ff52 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c4c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000c50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000c56:	f107 0314 	add.w	r3, r7, #20
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4841      	ldr	r0, [pc, #260]	; (8000d64 <MX_GPIO_Init+0x314>)
 8000c5e:	f000 ff45 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000c62:	2302      	movs	r3, #2
 8000c64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c66:	230b      	movs	r3, #11
 8000c68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000c6e:	f107 0314 	add.w	r3, r7, #20
 8000c72:	4619      	mov	r1, r3
 8000c74:	483b      	ldr	r0, [pc, #236]	; (8000d64 <MX_GPIO_Init+0x314>)
 8000c76:	f000 ff39 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000c7a:	f24f 0334 	movw	r3, #61492	; 0xf034
 8000c7e:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c80:	2301      	movs	r3, #1
 8000c82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	4619      	mov	r1, r3
 8000c92:	4834      	ldr	r0, [pc, #208]	; (8000d64 <MX_GPIO_Init+0x314>)
 8000c94:	f000 ff2a 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000c98:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8000c9c:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c9e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ca2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ca8:	f107 0314 	add.w	r3, r7, #20
 8000cac:	4619      	mov	r1, r3
 8000cae:	482e      	ldr	r0, [pc, #184]	; (8000d68 <MX_GPIO_Init+0x318>)
 8000cb0:	f000 ff1c 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000cb4:	f243 0381 	movw	r3, #12417	; 0x3081
 8000cb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cc6:	f107 0314 	add.w	r3, r7, #20
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4826      	ldr	r0, [pc, #152]	; (8000d68 <MX_GPIO_Init+0x318>)
 8000cce:	f000 ff0d 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000cd2:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000cd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ce4:	f107 0314 	add.w	r3, r7, #20
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4820      	ldr	r0, [pc, #128]	; (8000d6c <MX_GPIO_Init+0x31c>)
 8000cec:	f000 fefe 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000cf0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000cf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cf6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000cfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d00:	f107 0314 	add.w	r3, r7, #20
 8000d04:	4619      	mov	r1, r3
 8000d06:	4819      	ldr	r0, [pc, #100]	; (8000d6c <MX_GPIO_Init+0x31c>)
 8000d08:	f000 fef0 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d10:	2302      	movs	r3, #2
 8000d12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	2300      	movs	r3, #0
 8000d16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d18:	2303      	movs	r3, #3
 8000d1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d1c:	2305      	movs	r3, #5
 8000d1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000d20:	f107 0314 	add.w	r3, r7, #20
 8000d24:	4619      	mov	r1, r3
 8000d26:	4810      	ldr	r0, [pc, #64]	; (8000d68 <MX_GPIO_Init+0x318>)
 8000d28:	f000 fee0 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000d2c:	2378      	movs	r3, #120	; 0x78
 8000d2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d30:	2302      	movs	r3, #2
 8000d32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d34:	2300      	movs	r3, #0
 8000d36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d3c:	2307      	movs	r3, #7
 8000d3e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	4619      	mov	r1, r3
 8000d46:	4808      	ldr	r0, [pc, #32]	; (8000d68 <MX_GPIO_Init+0x318>)
 8000d48:	f000 fed0 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000d4c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d52:	2312      	movs	r3, #18
 8000d54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	e00a      	b.n	8000d70 <MX_GPIO_Init+0x320>
 8000d5a:	bf00      	nop
 8000d5c:	40021000 	.word	0x40021000
 8000d60:	48001000 	.word	0x48001000
 8000d64:	48000400 	.word	0x48000400
 8000d68:	48000c00 	.word	0x48000c00
 8000d6c:	48000800 	.word	0x48000800
 8000d70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d72:	2303      	movs	r3, #3
 8000d74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d76:	2304      	movs	r3, #4
 8000d78:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d7a:	f107 0314 	add.w	r3, r7, #20
 8000d7e:	4619      	mov	r1, r3
 8000d80:	480b      	ldr	r0, [pc, #44]	; (8000db0 <MX_GPIO_Init+0x360>)
 8000d82:	f000 feb3 	bl	8001aec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2105      	movs	r1, #5
 8000d8a:	2017      	movs	r0, #23
 8000d8c:	f000 fd78 	bl	8001880 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000d90:	2017      	movs	r0, #23
 8000d92:	f000 fd91 	bl	80018b8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000d96:	2200      	movs	r2, #0
 8000d98:	2105      	movs	r1, #5
 8000d9a:	2028      	movs	r0, #40	; 0x28
 8000d9c:	f000 fd70 	bl	8001880 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000da0:	2028      	movs	r0, #40	; 0x28
 8000da2:	f000 fd89 	bl	80018b8 <HAL_NVIC_EnableIRQ>

}
 8000da6:	bf00      	nop
 8000da8:	3728      	adds	r7, #40	; 0x28
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	48000400 	.word	0x48000400

08000db4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000dbc:	2001      	movs	r0, #1
 8000dbe:	f004 fc73 	bl	80056a8 <osDelay>
 8000dc2:	e7fb      	b.n	8000dbc <StartDefaultTask+0x8>

08000dc4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a04      	ldr	r2, [pc, #16]	; (8000de4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d101      	bne.n	8000dda <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000dd6:	f000 fc57 	bl	8001688 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000dda:	bf00      	nop
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	40000800 	.word	0x40000800

08000de8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dec:	b672      	cpsid	i
}
 8000dee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000df0:	e7fe      	b.n	8000df0 <Error_Handler+0x8>
	...

08000df4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dfa:	4b11      	ldr	r3, [pc, #68]	; (8000e40 <HAL_MspInit+0x4c>)
 8000dfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dfe:	4a10      	ldr	r2, [pc, #64]	; (8000e40 <HAL_MspInit+0x4c>)
 8000e00:	f043 0301 	orr.w	r3, r3, #1
 8000e04:	6613      	str	r3, [r2, #96]	; 0x60
 8000e06:	4b0e      	ldr	r3, [pc, #56]	; (8000e40 <HAL_MspInit+0x4c>)
 8000e08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e0a:	f003 0301 	and.w	r3, r3, #1
 8000e0e:	607b      	str	r3, [r7, #4]
 8000e10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e12:	4b0b      	ldr	r3, [pc, #44]	; (8000e40 <HAL_MspInit+0x4c>)
 8000e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e16:	4a0a      	ldr	r2, [pc, #40]	; (8000e40 <HAL_MspInit+0x4c>)
 8000e18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e1c:	6593      	str	r3, [r2, #88]	; 0x58
 8000e1e:	4b08      	ldr	r3, [pc, #32]	; (8000e40 <HAL_MspInit+0x4c>)
 8000e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e26:	603b      	str	r3, [r7, #0]
 8000e28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	210f      	movs	r1, #15
 8000e2e:	f06f 0001 	mvn.w	r0, #1
 8000e32:	f000 fd25 	bl	8001880 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e36:	bf00      	nop
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40021000 	.word	0x40021000

08000e44 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b0ac      	sub	sp, #176	; 0xb0
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e5c:	f107 0314 	add.w	r3, r7, #20
 8000e60:	2288      	movs	r2, #136	; 0x88
 8000e62:	2100      	movs	r1, #0
 8000e64:	4618      	mov	r0, r3
 8000e66:	f007 f9fb 	bl	8008260 <memset>
  if(DFSDM1_Init == 0)
 8000e6a:	4b25      	ldr	r3, [pc, #148]	; (8000f00 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d142      	bne.n	8000ef8 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000e72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e76:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e7e:	f107 0314 	add.w	r3, r7, #20
 8000e82:	4618      	mov	r0, r3
 8000e84:	f002 f9e6 	bl	8003254 <HAL_RCCEx_PeriphCLKConfig>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8000e8e:	f7ff ffab 	bl	8000de8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000e92:	4b1c      	ldr	r3, [pc, #112]	; (8000f04 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000e94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e96:	4a1b      	ldr	r2, [pc, #108]	; (8000f04 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000e98:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e9c:	6613      	str	r3, [r2, #96]	; 0x60
 8000e9e:	4b19      	ldr	r3, [pc, #100]	; (8000f04 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000ea0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ea2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ea6:	613b      	str	r3, [r7, #16]
 8000ea8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000eaa:	4b16      	ldr	r3, [pc, #88]	; (8000f04 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eae:	4a15      	ldr	r2, [pc, #84]	; (8000f04 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000eb0:	f043 0310 	orr.w	r3, r3, #16
 8000eb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eb6:	4b13      	ldr	r3, [pc, #76]	; (8000f04 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eba:	f003 0310 	and.w	r3, r3, #16
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8000ec2:	f44f 7320 	mov.w	r3, #640	; 0x280
 8000ec6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000edc:	2306      	movs	r3, #6
 8000ede:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ee2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4807      	ldr	r0, [pc, #28]	; (8000f08 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8000eea:	f000 fdff 	bl	8001aec <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000eee:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	4a02      	ldr	r2, [pc, #8]	; (8000f00 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000ef6:	6013      	str	r3, [r2, #0]
  }

}
 8000ef8:	bf00      	nop
 8000efa:	37b0      	adds	r7, #176	; 0xb0
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	200006d4 	.word	0x200006d4
 8000f04:	40021000 	.word	0x40021000
 8000f08:	48001000 	.word	0x48001000

08000f0c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b0ac      	sub	sp, #176	; 0xb0
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f14:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
 8000f20:	60da      	str	r2, [r3, #12]
 8000f22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	2288      	movs	r2, #136	; 0x88
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f007 f997 	bl	8008260 <memset>
  if(hi2c->Instance==I2C2)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a21      	ldr	r2, [pc, #132]	; (8000fbc <HAL_I2C_MspInit+0xb0>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d13b      	bne.n	8000fb4 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000f3c:	2380      	movs	r3, #128	; 0x80
 8000f3e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000f40:	2300      	movs	r3, #0
 8000f42:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f002 f983 	bl	8003254 <HAL_RCCEx_PeriphCLKConfig>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000f54:	f7ff ff48 	bl	8000de8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f58:	4b19      	ldr	r3, [pc, #100]	; (8000fc0 <HAL_I2C_MspInit+0xb4>)
 8000f5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f5c:	4a18      	ldr	r2, [pc, #96]	; (8000fc0 <HAL_I2C_MspInit+0xb4>)
 8000f5e:	f043 0302 	orr.w	r3, r3, #2
 8000f62:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f64:	4b16      	ldr	r3, [pc, #88]	; (8000fc0 <HAL_I2C_MspInit+0xb4>)
 8000f66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f68:	f003 0302 	and.w	r3, r3, #2
 8000f6c:	613b      	str	r3, [r7, #16]
 8000f6e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8000f70:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000f74:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f78:	2312      	movs	r3, #18
 8000f7a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f84:	2303      	movs	r3, #3
 8000f86:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000f8a:	2304      	movs	r3, #4
 8000f8c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f90:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f94:	4619      	mov	r1, r3
 8000f96:	480b      	ldr	r0, [pc, #44]	; (8000fc4 <HAL_I2C_MspInit+0xb8>)
 8000f98:	f000 fda8 	bl	8001aec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000f9c:	4b08      	ldr	r3, [pc, #32]	; (8000fc0 <HAL_I2C_MspInit+0xb4>)
 8000f9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fa0:	4a07      	ldr	r2, [pc, #28]	; (8000fc0 <HAL_I2C_MspInit+0xb4>)
 8000fa2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000fa6:	6593      	str	r3, [r2, #88]	; 0x58
 8000fa8:	4b05      	ldr	r3, [pc, #20]	; (8000fc0 <HAL_I2C_MspInit+0xb4>)
 8000faa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fb0:	60fb      	str	r3, [r7, #12]
 8000fb2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000fb4:	bf00      	nop
 8000fb6:	37b0      	adds	r7, #176	; 0xb0
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40005800 	.word	0x40005800
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	48000400 	.word	0x48000400

08000fc8 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b08a      	sub	sp, #40	; 0x28
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	f107 0314 	add.w	r3, r7, #20
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a17      	ldr	r2, [pc, #92]	; (8001044 <HAL_QSPI_MspInit+0x7c>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d128      	bne.n	800103c <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000fea:	4b17      	ldr	r3, [pc, #92]	; (8001048 <HAL_QSPI_MspInit+0x80>)
 8000fec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000fee:	4a16      	ldr	r2, [pc, #88]	; (8001048 <HAL_QSPI_MspInit+0x80>)
 8000ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ff4:	6513      	str	r3, [r2, #80]	; 0x50
 8000ff6:	4b14      	ldr	r3, [pc, #80]	; (8001048 <HAL_QSPI_MspInit+0x80>)
 8000ff8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ffe:	613b      	str	r3, [r7, #16]
 8001000:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001002:	4b11      	ldr	r3, [pc, #68]	; (8001048 <HAL_QSPI_MspInit+0x80>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001006:	4a10      	ldr	r2, [pc, #64]	; (8001048 <HAL_QSPI_MspInit+0x80>)
 8001008:	f043 0310 	orr.w	r3, r3, #16
 800100c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800100e:	4b0e      	ldr	r3, [pc, #56]	; (8001048 <HAL_QSPI_MspInit+0x80>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	f003 0310 	and.w	r3, r3, #16
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800101a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800101e:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001020:	2302      	movs	r3, #2
 8001022:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001028:	2303      	movs	r3, #3
 800102a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800102c:	230a      	movs	r3, #10
 800102e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001030:	f107 0314 	add.w	r3, r7, #20
 8001034:	4619      	mov	r1, r3
 8001036:	4805      	ldr	r0, [pc, #20]	; (800104c <HAL_QSPI_MspInit+0x84>)
 8001038:	f000 fd58 	bl	8001aec <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 800103c:	bf00      	nop
 800103e:	3728      	adds	r7, #40	; 0x28
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	a0001000 	.word	0xa0001000
 8001048:	40021000 	.word	0x40021000
 800104c:	48001000 	.word	0x48001000

08001050 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b08a      	sub	sp, #40	; 0x28
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001058:	f107 0314 	add.w	r3, r7, #20
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a17      	ldr	r2, [pc, #92]	; (80010cc <HAL_SPI_MspInit+0x7c>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d128      	bne.n	80010c4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001072:	4b17      	ldr	r3, [pc, #92]	; (80010d0 <HAL_SPI_MspInit+0x80>)
 8001074:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001076:	4a16      	ldr	r2, [pc, #88]	; (80010d0 <HAL_SPI_MspInit+0x80>)
 8001078:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800107c:	6593      	str	r3, [r2, #88]	; 0x58
 800107e:	4b14      	ldr	r3, [pc, #80]	; (80010d0 <HAL_SPI_MspInit+0x80>)
 8001080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001082:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001086:	613b      	str	r3, [r7, #16]
 8001088:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800108a:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <HAL_SPI_MspInit+0x80>)
 800108c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800108e:	4a10      	ldr	r2, [pc, #64]	; (80010d0 <HAL_SPI_MspInit+0x80>)
 8001090:	f043 0304 	orr.w	r3, r3, #4
 8001094:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001096:	4b0e      	ldr	r3, [pc, #56]	; (80010d0 <HAL_SPI_MspInit+0x80>)
 8001098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109a:	f003 0304 	and.w	r3, r3, #4
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 80010a2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80010a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a8:	2302      	movs	r3, #2
 80010aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b0:	2303      	movs	r3, #3
 80010b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80010b4:	2306      	movs	r3, #6
 80010b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010b8:	f107 0314 	add.w	r3, r7, #20
 80010bc:	4619      	mov	r1, r3
 80010be:	4805      	ldr	r0, [pc, #20]	; (80010d4 <HAL_SPI_MspInit+0x84>)
 80010c0:	f000 fd14 	bl	8001aec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80010c4:	bf00      	nop
 80010c6:	3728      	adds	r7, #40	; 0x28
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40003c00 	.word	0x40003c00
 80010d0:	40021000 	.word	0x40021000
 80010d4:	48000800 	.word	0x48000800

080010d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b0ae      	sub	sp, #184	; 0xb8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
 80010ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010f0:	f107 031c 	add.w	r3, r7, #28
 80010f4:	2288      	movs	r2, #136	; 0x88
 80010f6:	2100      	movs	r1, #0
 80010f8:	4618      	mov	r0, r3
 80010fa:	f007 f8b1 	bl	8008260 <memset>
  if(huart->Instance==USART1)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a42      	ldr	r2, [pc, #264]	; (800120c <HAL_UART_MspInit+0x134>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d13b      	bne.n	8001180 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001108:	2301      	movs	r3, #1
 800110a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800110c:	2300      	movs	r3, #0
 800110e:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001110:	f107 031c 	add.w	r3, r7, #28
 8001114:	4618      	mov	r0, r3
 8001116:	f002 f89d 	bl	8003254 <HAL_RCCEx_PeriphCLKConfig>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001120:	f7ff fe62 	bl	8000de8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001124:	4b3a      	ldr	r3, [pc, #232]	; (8001210 <HAL_UART_MspInit+0x138>)
 8001126:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001128:	4a39      	ldr	r2, [pc, #228]	; (8001210 <HAL_UART_MspInit+0x138>)
 800112a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800112e:	6613      	str	r3, [r2, #96]	; 0x60
 8001130:	4b37      	ldr	r3, [pc, #220]	; (8001210 <HAL_UART_MspInit+0x138>)
 8001132:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001134:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001138:	61bb      	str	r3, [r7, #24]
 800113a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800113c:	4b34      	ldr	r3, [pc, #208]	; (8001210 <HAL_UART_MspInit+0x138>)
 800113e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001140:	4a33      	ldr	r2, [pc, #204]	; (8001210 <HAL_UART_MspInit+0x138>)
 8001142:	f043 0302 	orr.w	r3, r3, #2
 8001146:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001148:	4b31      	ldr	r3, [pc, #196]	; (8001210 <HAL_UART_MspInit+0x138>)
 800114a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	617b      	str	r3, [r7, #20]
 8001152:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001154:	23c0      	movs	r3, #192	; 0xc0
 8001156:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115a:	2302      	movs	r3, #2
 800115c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001166:	2303      	movs	r3, #3
 8001168:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800116c:	2307      	movs	r3, #7
 800116e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001172:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001176:	4619      	mov	r1, r3
 8001178:	4826      	ldr	r0, [pc, #152]	; (8001214 <HAL_UART_MspInit+0x13c>)
 800117a:	f000 fcb7 	bl	8001aec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800117e:	e040      	b.n	8001202 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a24      	ldr	r2, [pc, #144]	; (8001218 <HAL_UART_MspInit+0x140>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d13b      	bne.n	8001202 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800118a:	2304      	movs	r3, #4
 800118c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800118e:	2300      	movs	r3, #0
 8001190:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001192:	f107 031c 	add.w	r3, r7, #28
 8001196:	4618      	mov	r0, r3
 8001198:	f002 f85c 	bl	8003254 <HAL_RCCEx_PeriphCLKConfig>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <HAL_UART_MspInit+0xce>
      Error_Handler();
 80011a2:	f7ff fe21 	bl	8000de8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80011a6:	4b1a      	ldr	r3, [pc, #104]	; (8001210 <HAL_UART_MspInit+0x138>)
 80011a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011aa:	4a19      	ldr	r2, [pc, #100]	; (8001210 <HAL_UART_MspInit+0x138>)
 80011ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011b0:	6593      	str	r3, [r2, #88]	; 0x58
 80011b2:	4b17      	ldr	r3, [pc, #92]	; (8001210 <HAL_UART_MspInit+0x138>)
 80011b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011ba:	613b      	str	r3, [r7, #16]
 80011bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011be:	4b14      	ldr	r3, [pc, #80]	; (8001210 <HAL_UART_MspInit+0x138>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c2:	4a13      	ldr	r2, [pc, #76]	; (8001210 <HAL_UART_MspInit+0x138>)
 80011c4:	f043 0308 	orr.w	r3, r3, #8
 80011c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ca:	4b11      	ldr	r3, [pc, #68]	; (8001210 <HAL_UART_MspInit+0x138>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ce:	f003 0308 	and.w	r3, r3, #8
 80011d2:	60fb      	str	r3, [r7, #12]
 80011d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80011d6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011de:	2302      	movs	r3, #2
 80011e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e4:	2300      	movs	r3, #0
 80011e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ea:	2303      	movs	r3, #3
 80011ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011f0:	2307      	movs	r3, #7
 80011f2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011f6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011fa:	4619      	mov	r1, r3
 80011fc:	4807      	ldr	r0, [pc, #28]	; (800121c <HAL_UART_MspInit+0x144>)
 80011fe:	f000 fc75 	bl	8001aec <HAL_GPIO_Init>
}
 8001202:	bf00      	nop
 8001204:	37b8      	adds	r7, #184	; 0xb8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40013800 	.word	0x40013800
 8001210:	40021000 	.word	0x40021000
 8001214:	48000400 	.word	0x48000400
 8001218:	40004800 	.word	0x40004800
 800121c:	48000c00 	.word	0x48000c00

08001220 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b0ac      	sub	sp, #176	; 0xb0
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001228:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]
 8001236:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	2288      	movs	r2, #136	; 0x88
 800123e:	2100      	movs	r1, #0
 8001240:	4618      	mov	r0, r3
 8001242:	f007 f80d 	bl	8008260 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800124e:	d17c      	bne.n	800134a <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001250:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001254:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001256:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800125a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800125e:	2301      	movs	r3, #1
 8001260:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001262:	2301      	movs	r3, #1
 8001264:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001266:	2318      	movs	r3, #24
 8001268:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800126a:	2307      	movs	r3, #7
 800126c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800126e:	2302      	movs	r3, #2
 8001270:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001272:	2302      	movs	r3, #2
 8001274:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001276:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800127a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800127c:	f107 0314 	add.w	r3, r7, #20
 8001280:	4618      	mov	r0, r3
 8001282:	f001 ffe7 	bl	8003254 <HAL_RCCEx_PeriphCLKConfig>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 800128c:	f7ff fdac 	bl	8000de8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001290:	4b30      	ldr	r3, [pc, #192]	; (8001354 <HAL_PCD_MspInit+0x134>)
 8001292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001294:	4a2f      	ldr	r2, [pc, #188]	; (8001354 <HAL_PCD_MspInit+0x134>)
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800129c:	4b2d      	ldr	r3, [pc, #180]	; (8001354 <HAL_PCD_MspInit+0x134>)
 800129e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a0:	f003 0301 	and.w	r3, r3, #1
 80012a4:	613b      	str	r3, [r7, #16]
 80012a6:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80012a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012b0:	2300      	movs	r3, #0
 80012b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80012bc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012c0:	4619      	mov	r1, r3
 80012c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012c6:	f000 fc11 	bl	8001aec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80012ca:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80012ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d2:	2302      	movs	r3, #2
 80012d4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012de:	2303      	movs	r3, #3
 80012e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80012e4:	230a      	movs	r3, #10
 80012e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ea:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012ee:	4619      	mov	r1, r3
 80012f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012f4:	f000 fbfa 	bl	8001aec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80012f8:	4b16      	ldr	r3, [pc, #88]	; (8001354 <HAL_PCD_MspInit+0x134>)
 80012fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fc:	4a15      	ldr	r2, [pc, #84]	; (8001354 <HAL_PCD_MspInit+0x134>)
 80012fe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001302:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001304:	4b13      	ldr	r3, [pc, #76]	; (8001354 <HAL_PCD_MspInit+0x134>)
 8001306:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001308:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001310:	4b10      	ldr	r3, [pc, #64]	; (8001354 <HAL_PCD_MspInit+0x134>)
 8001312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d114      	bne.n	8001346 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800131c:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <HAL_PCD_MspInit+0x134>)
 800131e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001320:	4a0c      	ldr	r2, [pc, #48]	; (8001354 <HAL_PCD_MspInit+0x134>)
 8001322:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001326:	6593      	str	r3, [r2, #88]	; 0x58
 8001328:	4b0a      	ldr	r3, [pc, #40]	; (8001354 <HAL_PCD_MspInit+0x134>)
 800132a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800132c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001330:	60bb      	str	r3, [r7, #8]
 8001332:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001334:	f001 f8a2 	bl	800247c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001338:	4b06      	ldr	r3, [pc, #24]	; (8001354 <HAL_PCD_MspInit+0x134>)
 800133a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800133c:	4a05      	ldr	r2, [pc, #20]	; (8001354 <HAL_PCD_MspInit+0x134>)
 800133e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001342:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001344:	e001      	b.n	800134a <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8001346:	f001 f899 	bl	800247c <HAL_PWREx_EnableVddUSB>
}
 800134a:	bf00      	nop
 800134c:	37b0      	adds	r7, #176	; 0xb0
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40021000 	.word	0x40021000

08001358 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08c      	sub	sp, #48	; 0x30
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001360:	2300      	movs	r3, #0
 8001362:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8001368:	2200      	movs	r2, #0
 800136a:	6879      	ldr	r1, [r7, #4]
 800136c:	201e      	movs	r0, #30
 800136e:	f000 fa87 	bl	8001880 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001372:	201e      	movs	r0, #30
 8001374:	f000 faa0 	bl	80018b8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001378:	4b1e      	ldr	r3, [pc, #120]	; (80013f4 <HAL_InitTick+0x9c>)
 800137a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800137c:	4a1d      	ldr	r2, [pc, #116]	; (80013f4 <HAL_InitTick+0x9c>)
 800137e:	f043 0304 	orr.w	r3, r3, #4
 8001382:	6593      	str	r3, [r2, #88]	; 0x58
 8001384:	4b1b      	ldr	r3, [pc, #108]	; (80013f4 <HAL_InitTick+0x9c>)
 8001386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001388:	f003 0304 	and.w	r3, r3, #4
 800138c:	60fb      	str	r3, [r7, #12]
 800138e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001390:	f107 0210 	add.w	r2, r7, #16
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	4611      	mov	r1, r2
 800139a:	4618      	mov	r0, r3
 800139c:	f001 fec8 	bl	8003130 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013a0:	f001 fe9a 	bl	80030d8 <HAL_RCC_GetPCLK1Freq>
 80013a4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013a8:	4a13      	ldr	r2, [pc, #76]	; (80013f8 <HAL_InitTick+0xa0>)
 80013aa:	fba2 2303 	umull	r2, r3, r2, r3
 80013ae:	0c9b      	lsrs	r3, r3, #18
 80013b0:	3b01      	subs	r3, #1
 80013b2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80013b4:	4b11      	ldr	r3, [pc, #68]	; (80013fc <HAL_InitTick+0xa4>)
 80013b6:	4a12      	ldr	r2, [pc, #72]	; (8001400 <HAL_InitTick+0xa8>)
 80013b8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80013ba:	4b10      	ldr	r3, [pc, #64]	; (80013fc <HAL_InitTick+0xa4>)
 80013bc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013c0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80013c2:	4a0e      	ldr	r2, [pc, #56]	; (80013fc <HAL_InitTick+0xa4>)
 80013c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013c6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80013c8:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <HAL_InitTick+0xa4>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ce:	4b0b      	ldr	r3, [pc, #44]	; (80013fc <HAL_InitTick+0xa4>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80013d4:	4809      	ldr	r0, [pc, #36]	; (80013fc <HAL_InitTick+0xa4>)
 80013d6:	f002 fcac 	bl	8003d32 <HAL_TIM_Base_Init>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d104      	bne.n	80013ea <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80013e0:	4806      	ldr	r0, [pc, #24]	; (80013fc <HAL_InitTick+0xa4>)
 80013e2:	f002 fd07 	bl	8003df4 <HAL_TIM_Base_Start_IT>
 80013e6:	4603      	mov	r3, r0
 80013e8:	e000      	b.n	80013ec <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3730      	adds	r7, #48	; 0x30
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40021000 	.word	0x40021000
 80013f8:	431bde83 	.word	0x431bde83
 80013fc:	200006d8 	.word	0x200006d8
 8001400:	40000800 	.word	0x40000800

08001404 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001408:	e7fe      	b.n	8001408 <NMI_Handler+0x4>

0800140a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800140a:	b480      	push	{r7}
 800140c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800140e:	e7fe      	b.n	800140e <HardFault_Handler+0x4>

08001410 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001414:	e7fe      	b.n	8001414 <MemManage_Handler+0x4>

08001416 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001416:	b480      	push	{r7}
 8001418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800141a:	e7fe      	b.n	800141a <BusFault_Handler+0x4>

0800141c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001420:	e7fe      	b.n	8001420 <UsageFault_Handler+0x4>

08001422 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001422:	b480      	push	{r7}
 8001424:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001434:	2020      	movs	r0, #32
 8001436:	f000 fd1b 	bl	8001e70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 800143a:	2040      	movs	r0, #64	; 0x40
 800143c:	f000 fd18 	bl	8001e70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001440:	2080      	movs	r0, #128	; 0x80
 8001442:	f000 fd15 	bl	8001e70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001446:	f44f 7080 	mov.w	r0, #256	; 0x100
 800144a:	f000 fd11 	bl	8001e70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
	...

08001454 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001458:	4802      	ldr	r0, [pc, #8]	; (8001464 <TIM4_IRQHandler+0x10>)
 800145a:	f002 fd3b 	bl	8003ed4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	200006d8 	.word	0x200006d8

08001468 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 800146c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001470:	f000 fcfe 	bl	8001e70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001474:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001478:	f000 fcfa 	bl	8001e70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 800147c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001480:	f000 fcf6 	bl	8001e70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001484:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001488:	f000 fcf2 	bl	8001e70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800148c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001490:	f000 fcee 	bl	8001e70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}

08001498 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
 80014a8:	e00a      	b.n	80014c0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80014aa:	f7ff f879 	bl	80005a0 <__io_getchar>
 80014ae:	4601      	mov	r1, r0
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	1c5a      	adds	r2, r3, #1
 80014b4:	60ba      	str	r2, [r7, #8]
 80014b6:	b2ca      	uxtb	r2, r1
 80014b8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	3301      	adds	r3, #1
 80014be:	617b      	str	r3, [r7, #20]
 80014c0:	697a      	ldr	r2, [r7, #20]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	dbf0      	blt.n	80014aa <_read+0x12>
	}

return len;
 80014c8:	687b      	ldr	r3, [r7, #4]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3718      	adds	r7, #24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b086      	sub	sp, #24
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	60f8      	str	r0, [r7, #12]
 80014da:	60b9      	str	r1, [r7, #8]
 80014dc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014de:	2300      	movs	r3, #0
 80014e0:	617b      	str	r3, [r7, #20]
 80014e2:	e009      	b.n	80014f8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	1c5a      	adds	r2, r3, #1
 80014e8:	60ba      	str	r2, [r7, #8]
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f841 	bl	8000574 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	3301      	adds	r3, #1
 80014f6:	617b      	str	r3, [r7, #20]
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	dbf1      	blt.n	80014e4 <_write+0x12>
	}
	return len;
 8001500:	687b      	ldr	r3, [r7, #4]
}
 8001502:	4618      	mov	r0, r3
 8001504:	3718      	adds	r7, #24
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}

0800150a <_close>:

int _close(int file)
{
 800150a:	b480      	push	{r7}
 800150c:	b083      	sub	sp, #12
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
	return -1;
 8001512:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001516:	4618      	mov	r0, r3
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001532:	605a      	str	r2, [r3, #4]
	return 0;
 8001534:	2300      	movs	r3, #0
}
 8001536:	4618      	mov	r0, r3
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <_isatty>:

int _isatty(int file)
{
 8001542:	b480      	push	{r7}
 8001544:	b083      	sub	sp, #12
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
	return 1;
 800154a:	2301      	movs	r3, #1
}
 800154c:	4618      	mov	r0, r3
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
	return 0;
 8001564:	2300      	movs	r3, #0
}
 8001566:	4618      	mov	r0, r3
 8001568:	3714      	adds	r7, #20
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
	...

08001574 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800157c:	4a14      	ldr	r2, [pc, #80]	; (80015d0 <_sbrk+0x5c>)
 800157e:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <_sbrk+0x60>)
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001588:	4b13      	ldr	r3, [pc, #76]	; (80015d8 <_sbrk+0x64>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d102      	bne.n	8001596 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001590:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <_sbrk+0x64>)
 8001592:	4a12      	ldr	r2, [pc, #72]	; (80015dc <_sbrk+0x68>)
 8001594:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001596:	4b10      	ldr	r3, [pc, #64]	; (80015d8 <_sbrk+0x64>)
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4413      	add	r3, r2
 800159e:	693a      	ldr	r2, [r7, #16]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d207      	bcs.n	80015b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015a4:	f006 fd22 	bl	8007fec <__errno>
 80015a8:	4603      	mov	r3, r0
 80015aa:	220c      	movs	r2, #12
 80015ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015ae:	f04f 33ff 	mov.w	r3, #4294967295
 80015b2:	e009      	b.n	80015c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015b4:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <_sbrk+0x64>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015ba:	4b07      	ldr	r3, [pc, #28]	; (80015d8 <_sbrk+0x64>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4413      	add	r3, r2
 80015c2:	4a05      	ldr	r2, [pc, #20]	; (80015d8 <_sbrk+0x64>)
 80015c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015c6:	68fb      	ldr	r3, [r7, #12]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3718      	adds	r7, #24
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	20018000 	.word	0x20018000
 80015d4:	00000400 	.word	0x00000400
 80015d8:	20000724 	.word	0x20000724
 80015dc:	20002128 	.word	0x20002128

080015e0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80015e4:	4b06      	ldr	r3, [pc, #24]	; (8001600 <SystemInit+0x20>)
 80015e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015ea:	4a05      	ldr	r2, [pc, #20]	; (8001600 <SystemInit+0x20>)
 80015ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	e000ed00 	.word	0xe000ed00

08001604 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001604:	f8df d034 	ldr.w	sp, [pc, #52]	; 800163c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001608:	f7ff ffea 	bl	80015e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800160c:	480c      	ldr	r0, [pc, #48]	; (8001640 <LoopForever+0x6>)
  ldr r1, =_edata
 800160e:	490d      	ldr	r1, [pc, #52]	; (8001644 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001610:	4a0d      	ldr	r2, [pc, #52]	; (8001648 <LoopForever+0xe>)
  movs r3, #0
 8001612:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001614:	e002      	b.n	800161c <LoopCopyDataInit>

08001616 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001616:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001618:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800161a:	3304      	adds	r3, #4

0800161c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800161c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800161e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001620:	d3f9      	bcc.n	8001616 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001622:	4a0a      	ldr	r2, [pc, #40]	; (800164c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001624:	4c0a      	ldr	r4, [pc, #40]	; (8001650 <LoopForever+0x16>)
  movs r3, #0
 8001626:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001628:	e001      	b.n	800162e <LoopFillZerobss>

0800162a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800162a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800162c:	3204      	adds	r2, #4

0800162e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800162e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001630:	d3fb      	bcc.n	800162a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001632:	f006 fdd7 	bl	80081e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001636:	f7ff f805 	bl	8000644 <main>

0800163a <LoopForever>:

LoopForever:
    b LoopForever
 800163a:	e7fe      	b.n	800163a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800163c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001640:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001644:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001648:	08009580 	.word	0x08009580
  ldr r2, =_sbss
 800164c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001650:	20002128 	.word	0x20002128

08001654 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001654:	e7fe      	b.n	8001654 <ADC1_2_IRQHandler>

08001656 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b082      	sub	sp, #8
 800165a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800165c:	2300      	movs	r3, #0
 800165e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001660:	2003      	movs	r0, #3
 8001662:	f000 f902 	bl	800186a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001666:	200f      	movs	r0, #15
 8001668:	f7ff fe76 	bl	8001358 <HAL_InitTick>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d002      	beq.n	8001678 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	71fb      	strb	r3, [r7, #7]
 8001676:	e001      	b.n	800167c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001678:	f7ff fbbc 	bl	8000df4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800167c:	79fb      	ldrb	r3, [r7, #7]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
	...

08001688 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800168c:	4b06      	ldr	r3, [pc, #24]	; (80016a8 <HAL_IncTick+0x20>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	461a      	mov	r2, r3
 8001692:	4b06      	ldr	r3, [pc, #24]	; (80016ac <HAL_IncTick+0x24>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4413      	add	r3, r2
 8001698:	4a04      	ldr	r2, [pc, #16]	; (80016ac <HAL_IncTick+0x24>)
 800169a:	6013      	str	r3, [r2, #0]
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	20000008 	.word	0x20000008
 80016ac:	20000728 	.word	0x20000728

080016b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  return uwTick;
 80016b4:	4b03      	ldr	r3, [pc, #12]	; (80016c4 <HAL_GetTick+0x14>)
 80016b6:	681b      	ldr	r3, [r3, #0]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	20000728 	.word	0x20000728

080016c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016d0:	f7ff ffee 	bl	80016b0 <HAL_GetTick>
 80016d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016e0:	d005      	beq.n	80016ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80016e2:	4b0a      	ldr	r3, [pc, #40]	; (800170c <HAL_Delay+0x44>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	461a      	mov	r2, r3
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	4413      	add	r3, r2
 80016ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016ee:	bf00      	nop
 80016f0:	f7ff ffde 	bl	80016b0 <HAL_GetTick>
 80016f4:	4602      	mov	r2, r0
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	68fa      	ldr	r2, [r7, #12]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d8f7      	bhi.n	80016f0 <HAL_Delay+0x28>
  {
  }
}
 8001700:	bf00      	nop
 8001702:	bf00      	nop
 8001704:	3710      	adds	r7, #16
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20000008 	.word	0x20000008

08001710 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001710:	b480      	push	{r7}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f003 0307 	and.w	r3, r3, #7
 800171e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001720:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <__NVIC_SetPriorityGrouping+0x44>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001726:	68ba      	ldr	r2, [r7, #8]
 8001728:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800172c:	4013      	ands	r3, r2
 800172e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001738:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800173c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001740:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001742:	4a04      	ldr	r2, [pc, #16]	; (8001754 <__NVIC_SetPriorityGrouping+0x44>)
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	60d3      	str	r3, [r2, #12]
}
 8001748:	bf00      	nop
 800174a:	3714      	adds	r7, #20
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	e000ed00 	.word	0xe000ed00

08001758 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800175c:	4b04      	ldr	r3, [pc, #16]	; (8001770 <__NVIC_GetPriorityGrouping+0x18>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	0a1b      	lsrs	r3, r3, #8
 8001762:	f003 0307 	and.w	r3, r3, #7
}
 8001766:	4618      	mov	r0, r3
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800177e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001782:	2b00      	cmp	r3, #0
 8001784:	db0b      	blt.n	800179e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	f003 021f 	and.w	r2, r3, #31
 800178c:	4907      	ldr	r1, [pc, #28]	; (80017ac <__NVIC_EnableIRQ+0x38>)
 800178e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001792:	095b      	lsrs	r3, r3, #5
 8001794:	2001      	movs	r0, #1
 8001796:	fa00 f202 	lsl.w	r2, r0, r2
 800179a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800179e:	bf00      	nop
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	e000e100 	.word	0xe000e100

080017b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	6039      	str	r1, [r7, #0]
 80017ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	db0a      	blt.n	80017da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	490c      	ldr	r1, [pc, #48]	; (80017fc <__NVIC_SetPriority+0x4c>)
 80017ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ce:	0112      	lsls	r2, r2, #4
 80017d0:	b2d2      	uxtb	r2, r2
 80017d2:	440b      	add	r3, r1
 80017d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017d8:	e00a      	b.n	80017f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	4908      	ldr	r1, [pc, #32]	; (8001800 <__NVIC_SetPriority+0x50>)
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	f003 030f 	and.w	r3, r3, #15
 80017e6:	3b04      	subs	r3, #4
 80017e8:	0112      	lsls	r2, r2, #4
 80017ea:	b2d2      	uxtb	r2, r2
 80017ec:	440b      	add	r3, r1
 80017ee:	761a      	strb	r2, [r3, #24]
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr
 80017fc:	e000e100 	.word	0xe000e100
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001804:	b480      	push	{r7}
 8001806:	b089      	sub	sp, #36	; 0x24
 8001808:	af00      	add	r7, sp, #0
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	60b9      	str	r1, [r7, #8]
 800180e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	f003 0307 	and.w	r3, r3, #7
 8001816:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	f1c3 0307 	rsb	r3, r3, #7
 800181e:	2b04      	cmp	r3, #4
 8001820:	bf28      	it	cs
 8001822:	2304      	movcs	r3, #4
 8001824:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	3304      	adds	r3, #4
 800182a:	2b06      	cmp	r3, #6
 800182c:	d902      	bls.n	8001834 <NVIC_EncodePriority+0x30>
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	3b03      	subs	r3, #3
 8001832:	e000      	b.n	8001836 <NVIC_EncodePriority+0x32>
 8001834:	2300      	movs	r3, #0
 8001836:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001838:	f04f 32ff 	mov.w	r2, #4294967295
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	fa02 f303 	lsl.w	r3, r2, r3
 8001842:	43da      	mvns	r2, r3
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	401a      	ands	r2, r3
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800184c:	f04f 31ff 	mov.w	r1, #4294967295
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	fa01 f303 	lsl.w	r3, r1, r3
 8001856:	43d9      	mvns	r1, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800185c:	4313      	orrs	r3, r2
         );
}
 800185e:	4618      	mov	r0, r3
 8001860:	3724      	adds	r7, #36	; 0x24
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b082      	sub	sp, #8
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff ff4c 	bl	8001710 <__NVIC_SetPriorityGrouping>
}
 8001878:	bf00      	nop
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
 800188c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800188e:	2300      	movs	r3, #0
 8001890:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001892:	f7ff ff61 	bl	8001758 <__NVIC_GetPriorityGrouping>
 8001896:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	68b9      	ldr	r1, [r7, #8]
 800189c:	6978      	ldr	r0, [r7, #20]
 800189e:	f7ff ffb1 	bl	8001804 <NVIC_EncodePriority>
 80018a2:	4602      	mov	r2, r0
 80018a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018a8:	4611      	mov	r1, r2
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff ff80 	bl	80017b0 <__NVIC_SetPriority>
}
 80018b0:	bf00      	nop
 80018b2:	3718      	adds	r7, #24
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4603      	mov	r3, r0
 80018c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff ff54 	bl	8001774 <__NVIC_EnableIRQ>
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d101      	bne.n	80018e6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e0ac      	b.n	8001a40 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f000 f8b2 	bl	8001a54 <DFSDM_GetChannelFromInstance>
 80018f0:	4603      	mov	r3, r0
 80018f2:	4a55      	ldr	r2, [pc, #340]	; (8001a48 <HAL_DFSDM_ChannelInit+0x174>)
 80018f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e09f      	b.n	8001a40 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7ff fa9f 	bl	8000e44 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001906:	4b51      	ldr	r3, [pc, #324]	; (8001a4c <HAL_DFSDM_ChannelInit+0x178>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	3301      	adds	r3, #1
 800190c:	4a4f      	ldr	r2, [pc, #316]	; (8001a4c <HAL_DFSDM_ChannelInit+0x178>)
 800190e:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001910:	4b4e      	ldr	r3, [pc, #312]	; (8001a4c <HAL_DFSDM_ChannelInit+0x178>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d125      	bne.n	8001964 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001918:	4b4d      	ldr	r3, [pc, #308]	; (8001a50 <HAL_DFSDM_ChannelInit+0x17c>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a4c      	ldr	r2, [pc, #304]	; (8001a50 <HAL_DFSDM_ChannelInit+0x17c>)
 800191e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001922:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001924:	4b4a      	ldr	r3, [pc, #296]	; (8001a50 <HAL_DFSDM_ChannelInit+0x17c>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	4948      	ldr	r1, [pc, #288]	; (8001a50 <HAL_DFSDM_ChannelInit+0x17c>)
 800192e:	4313      	orrs	r3, r2
 8001930:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001932:	4b47      	ldr	r3, [pc, #284]	; (8001a50 <HAL_DFSDM_ChannelInit+0x17c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a46      	ldr	r2, [pc, #280]	; (8001a50 <HAL_DFSDM_ChannelInit+0x17c>)
 8001938:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 800193c:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	791b      	ldrb	r3, [r3, #4]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d108      	bne.n	8001958 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001946:	4b42      	ldr	r3, [pc, #264]	; (8001a50 <HAL_DFSDM_ChannelInit+0x17c>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	68db      	ldr	r3, [r3, #12]
 800194e:	3b01      	subs	r3, #1
 8001950:	041b      	lsls	r3, r3, #16
 8001952:	493f      	ldr	r1, [pc, #252]	; (8001a50 <HAL_DFSDM_ChannelInit+0x17c>)
 8001954:	4313      	orrs	r3, r2
 8001956:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001958:	4b3d      	ldr	r3, [pc, #244]	; (8001a50 <HAL_DFSDM_ChannelInit+0x17c>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a3c      	ldr	r2, [pc, #240]	; (8001a50 <HAL_DFSDM_ChannelInit+0x17c>)
 800195e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001962:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001972:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6819      	ldr	r1, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001982:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001988:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	430a      	orrs	r2, r1
 8001990:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f022 020f 	bic.w	r2, r2, #15
 80019a0:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	6819      	ldr	r1, [r3, #0]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80019b0:	431a      	orrs	r2, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	430a      	orrs	r2, r1
 80019b8:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	689a      	ldr	r2, [r3, #8]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 80019c8:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	6899      	ldr	r1, [r3, #8]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d8:	3b01      	subs	r3, #1
 80019da:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80019dc:	431a      	orrs	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	430a      	orrs	r2, r1
 80019e4:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	685a      	ldr	r2, [r3, #4]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f002 0207 	and.w	r2, r2, #7
 80019f4:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	6859      	ldr	r1, [r3, #4]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a00:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001a08:	431a      	orrs	r2, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001a20:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2201      	movs	r2, #1
 8001a26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f000 f810 	bl	8001a54 <DFSDM_GetChannelFromInstance>
 8001a34:	4602      	mov	r2, r0
 8001a36:	4904      	ldr	r1, [pc, #16]	; (8001a48 <HAL_DFSDM_ChannelInit+0x174>)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001a3e:	2300      	movs	r3, #0
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20000730 	.word	0x20000730
 8001a4c:	2000072c 	.word	0x2000072c
 8001a50:	40016000 	.word	0x40016000

08001a54 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a1c      	ldr	r2, [pc, #112]	; (8001ad0 <DFSDM_GetChannelFromInstance+0x7c>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d102      	bne.n	8001a6a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001a64:	2300      	movs	r3, #0
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	e02b      	b.n	8001ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a19      	ldr	r2, [pc, #100]	; (8001ad4 <DFSDM_GetChannelFromInstance+0x80>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d102      	bne.n	8001a78 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8001a72:	2301      	movs	r3, #1
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	e024      	b.n	8001ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4a17      	ldr	r2, [pc, #92]	; (8001ad8 <DFSDM_GetChannelFromInstance+0x84>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d102      	bne.n	8001a86 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8001a80:	2302      	movs	r3, #2
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	e01d      	b.n	8001ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a14      	ldr	r2, [pc, #80]	; (8001adc <DFSDM_GetChannelFromInstance+0x88>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d102      	bne.n	8001a94 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8001a8e:	2304      	movs	r3, #4
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	e016      	b.n	8001ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	4a12      	ldr	r2, [pc, #72]	; (8001ae0 <DFSDM_GetChannelFromInstance+0x8c>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d102      	bne.n	8001aa2 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8001a9c:	2305      	movs	r3, #5
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	e00f      	b.n	8001ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a0f      	ldr	r2, [pc, #60]	; (8001ae4 <DFSDM_GetChannelFromInstance+0x90>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d102      	bne.n	8001ab0 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8001aaa:	2306      	movs	r3, #6
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	e008      	b.n	8001ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	4a0d      	ldr	r2, [pc, #52]	; (8001ae8 <DFSDM_GetChannelFromInstance+0x94>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d102      	bne.n	8001abe <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8001ab8:	2307      	movs	r3, #7
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	e001      	b.n	8001ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3714      	adds	r7, #20
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	40016000 	.word	0x40016000
 8001ad4:	40016020 	.word	0x40016020
 8001ad8:	40016040 	.word	0x40016040
 8001adc:	40016080 	.word	0x40016080
 8001ae0:	400160a0 	.word	0x400160a0
 8001ae4:	400160c0 	.word	0x400160c0
 8001ae8:	400160e0 	.word	0x400160e0

08001aec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b087      	sub	sp, #28
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001af6:	2300      	movs	r3, #0
 8001af8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001afa:	e17f      	b.n	8001dfc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	2101      	movs	r1, #1
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	fa01 f303 	lsl.w	r3, r1, r3
 8001b08:	4013      	ands	r3, r2
 8001b0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f000 8171 	beq.w	8001df6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f003 0303 	and.w	r3, r3, #3
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d005      	beq.n	8001b2c <HAL_GPIO_Init+0x40>
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f003 0303 	and.w	r3, r3, #3
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d130      	bne.n	8001b8e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	2203      	movs	r2, #3
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	43db      	mvns	r3, r3
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	4013      	ands	r3, r2
 8001b42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	68da      	ldr	r2, [r3, #12]
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	005b      	lsls	r3, r3, #1
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b62:	2201      	movs	r2, #1
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	43db      	mvns	r3, r3
 8001b6c:	693a      	ldr	r2, [r7, #16]
 8001b6e:	4013      	ands	r3, r2
 8001b70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	091b      	lsrs	r3, r3, #4
 8001b78:	f003 0201 	and.w	r2, r3, #1
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f003 0303 	and.w	r3, r3, #3
 8001b96:	2b03      	cmp	r3, #3
 8001b98:	d118      	bne.n	8001bcc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	4013      	ands	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	08db      	lsrs	r3, r3, #3
 8001bb6:	f003 0201 	and.w	r2, r3, #1
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f003 0303 	and.w	r3, r3, #3
 8001bd4:	2b03      	cmp	r3, #3
 8001bd6:	d017      	beq.n	8001c08 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	2203      	movs	r2, #3
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	43db      	mvns	r3, r3
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	4013      	ands	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	689a      	ldr	r2, [r3, #8]
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	693a      	ldr	r2, [r7, #16]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f003 0303 	and.w	r3, r3, #3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d123      	bne.n	8001c5c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	08da      	lsrs	r2, r3, #3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3208      	adds	r2, #8
 8001c1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c20:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	f003 0307 	and.w	r3, r3, #7
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	220f      	movs	r2, #15
 8001c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c30:	43db      	mvns	r3, r3
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	4013      	ands	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	691a      	ldr	r2, [r3, #16]
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	f003 0307 	and.w	r3, r3, #7
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	fa02 f303 	lsl.w	r3, r2, r3
 8001c48:	693a      	ldr	r2, [r7, #16]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	08da      	lsrs	r2, r3, #3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	3208      	adds	r2, #8
 8001c56:	6939      	ldr	r1, [r7, #16]
 8001c58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	2203      	movs	r2, #3
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	4013      	ands	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f003 0203 	and.w	r2, r3, #3
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	005b      	lsls	r3, r3, #1
 8001c80:	fa02 f303 	lsl.w	r3, r2, r3
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	693a      	ldr	r2, [r7, #16]
 8001c8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	f000 80ac 	beq.w	8001df6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c9e:	4b5f      	ldr	r3, [pc, #380]	; (8001e1c <HAL_GPIO_Init+0x330>)
 8001ca0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ca2:	4a5e      	ldr	r2, [pc, #376]	; (8001e1c <HAL_GPIO_Init+0x330>)
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	6613      	str	r3, [r2, #96]	; 0x60
 8001caa:	4b5c      	ldr	r3, [pc, #368]	; (8001e1c <HAL_GPIO_Init+0x330>)
 8001cac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	60bb      	str	r3, [r7, #8]
 8001cb4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001cb6:	4a5a      	ldr	r2, [pc, #360]	; (8001e20 <HAL_GPIO_Init+0x334>)
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	089b      	lsrs	r3, r3, #2
 8001cbc:	3302      	adds	r3, #2
 8001cbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	f003 0303 	and.w	r3, r3, #3
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	220f      	movs	r2, #15
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	43db      	mvns	r3, r3
 8001cd4:	693a      	ldr	r2, [r7, #16]
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001ce0:	d025      	beq.n	8001d2e <HAL_GPIO_Init+0x242>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a4f      	ldr	r2, [pc, #316]	; (8001e24 <HAL_GPIO_Init+0x338>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d01f      	beq.n	8001d2a <HAL_GPIO_Init+0x23e>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a4e      	ldr	r2, [pc, #312]	; (8001e28 <HAL_GPIO_Init+0x33c>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d019      	beq.n	8001d26 <HAL_GPIO_Init+0x23a>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a4d      	ldr	r2, [pc, #308]	; (8001e2c <HAL_GPIO_Init+0x340>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d013      	beq.n	8001d22 <HAL_GPIO_Init+0x236>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a4c      	ldr	r2, [pc, #304]	; (8001e30 <HAL_GPIO_Init+0x344>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d00d      	beq.n	8001d1e <HAL_GPIO_Init+0x232>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a4b      	ldr	r2, [pc, #300]	; (8001e34 <HAL_GPIO_Init+0x348>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d007      	beq.n	8001d1a <HAL_GPIO_Init+0x22e>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a4a      	ldr	r2, [pc, #296]	; (8001e38 <HAL_GPIO_Init+0x34c>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d101      	bne.n	8001d16 <HAL_GPIO_Init+0x22a>
 8001d12:	2306      	movs	r3, #6
 8001d14:	e00c      	b.n	8001d30 <HAL_GPIO_Init+0x244>
 8001d16:	2307      	movs	r3, #7
 8001d18:	e00a      	b.n	8001d30 <HAL_GPIO_Init+0x244>
 8001d1a:	2305      	movs	r3, #5
 8001d1c:	e008      	b.n	8001d30 <HAL_GPIO_Init+0x244>
 8001d1e:	2304      	movs	r3, #4
 8001d20:	e006      	b.n	8001d30 <HAL_GPIO_Init+0x244>
 8001d22:	2303      	movs	r3, #3
 8001d24:	e004      	b.n	8001d30 <HAL_GPIO_Init+0x244>
 8001d26:	2302      	movs	r3, #2
 8001d28:	e002      	b.n	8001d30 <HAL_GPIO_Init+0x244>
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e000      	b.n	8001d30 <HAL_GPIO_Init+0x244>
 8001d2e:	2300      	movs	r3, #0
 8001d30:	697a      	ldr	r2, [r7, #20]
 8001d32:	f002 0203 	and.w	r2, r2, #3
 8001d36:	0092      	lsls	r2, r2, #2
 8001d38:	4093      	lsls	r3, r2
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d40:	4937      	ldr	r1, [pc, #220]	; (8001e20 <HAL_GPIO_Init+0x334>)
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	089b      	lsrs	r3, r3, #2
 8001d46:	3302      	adds	r3, #2
 8001d48:	693a      	ldr	r2, [r7, #16]
 8001d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d4e:	4b3b      	ldr	r3, [pc, #236]	; (8001e3c <HAL_GPIO_Init+0x350>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	43db      	mvns	r3, r3
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d003      	beq.n	8001d72 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d72:	4a32      	ldr	r2, [pc, #200]	; (8001e3c <HAL_GPIO_Init+0x350>)
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d78:	4b30      	ldr	r3, [pc, #192]	; (8001e3c <HAL_GPIO_Init+0x350>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	43db      	mvns	r3, r3
 8001d82:	693a      	ldr	r2, [r7, #16]
 8001d84:	4013      	ands	r3, r2
 8001d86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d003      	beq.n	8001d9c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001d94:	693a      	ldr	r2, [r7, #16]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d9c:	4a27      	ldr	r2, [pc, #156]	; (8001e3c <HAL_GPIO_Init+0x350>)
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001da2:	4b26      	ldr	r3, [pc, #152]	; (8001e3c <HAL_GPIO_Init+0x350>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	43db      	mvns	r3, r3
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	4013      	ands	r3, r2
 8001db0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d003      	beq.n	8001dc6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001dc6:	4a1d      	ldr	r2, [pc, #116]	; (8001e3c <HAL_GPIO_Init+0x350>)
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001dcc:	4b1b      	ldr	r3, [pc, #108]	; (8001e3c <HAL_GPIO_Init+0x350>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	4013      	ands	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d003      	beq.n	8001df0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001df0:	4a12      	ldr	r2, [pc, #72]	; (8001e3c <HAL_GPIO_Init+0x350>)
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	fa22 f303 	lsr.w	r3, r2, r3
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f47f ae78 	bne.w	8001afc <HAL_GPIO_Init+0x10>
  }
}
 8001e0c:	bf00      	nop
 8001e0e:	bf00      	nop
 8001e10:	371c      	adds	r7, #28
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	40010000 	.word	0x40010000
 8001e24:	48000400 	.word	0x48000400
 8001e28:	48000800 	.word	0x48000800
 8001e2c:	48000c00 	.word	0x48000c00
 8001e30:	48001000 	.word	0x48001000
 8001e34:	48001400 	.word	0x48001400
 8001e38:	48001800 	.word	0x48001800
 8001e3c:	40010400 	.word	0x40010400

08001e40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	460b      	mov	r3, r1
 8001e4a:	807b      	strh	r3, [r7, #2]
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e50:	787b      	ldrb	r3, [r7, #1]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d003      	beq.n	8001e5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e56:	887a      	ldrh	r2, [r7, #2]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e5c:	e002      	b.n	8001e64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e5e:	887a      	ldrh	r2, [r7, #2]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001e7a:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e7c:	695a      	ldr	r2, [r3, #20]
 8001e7e:	88fb      	ldrh	r3, [r7, #6]
 8001e80:	4013      	ands	r3, r2
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d006      	beq.n	8001e94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e86:	4a05      	ldr	r2, [pc, #20]	; (8001e9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e88:	88fb      	ldrh	r3, [r7, #6]
 8001e8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e8c:	88fb      	ldrh	r3, [r7, #6]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f000 f806 	bl	8001ea0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001e94:	bf00      	nop
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	40010400 	.word	0x40010400

08001ea0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001eaa:	bf00      	nop
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr

08001eb6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b082      	sub	sp, #8
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d101      	bne.n	8001ec8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e081      	b.n	8001fcc <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d106      	bne.n	8001ee2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f7ff f815 	bl	8000f0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2224      	movs	r2, #36	; 0x24
 8001ee6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f022 0201 	bic.w	r2, r2, #1
 8001ef8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f06:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f16:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d107      	bne.n	8001f30 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	689a      	ldr	r2, [r3, #8]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f2c:	609a      	str	r2, [r3, #8]
 8001f2e:	e006      	b.n	8001f3e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001f3c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d104      	bne.n	8001f50 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f4e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	6812      	ldr	r2, [r2, #0]
 8001f5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f62:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68da      	ldr	r2, [r3, #12]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f72:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	691a      	ldr	r2, [r3, #16]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	695b      	ldr	r3, [r3, #20]
 8001f7c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	69d9      	ldr	r1, [r3, #28]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a1a      	ldr	r2, [r3, #32]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f042 0201 	orr.w	r2, r2, #1
 8001fac:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2220      	movs	r2, #32
 8001fb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b20      	cmp	r3, #32
 8001fe8:	d138      	bne.n	800205c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d101      	bne.n	8001ff8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	e032      	b.n	800205e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2224      	movs	r2, #36	; 0x24
 8002004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f022 0201 	bic.w	r2, r2, #1
 8002016:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002026:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	6819      	ldr	r1, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	683a      	ldr	r2, [r7, #0]
 8002034:	430a      	orrs	r2, r1
 8002036:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f042 0201 	orr.w	r2, r2, #1
 8002046:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2220      	movs	r2, #32
 800204c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002058:	2300      	movs	r3, #0
 800205a:	e000      	b.n	800205e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800205c:	2302      	movs	r3, #2
  }
}
 800205e:	4618      	mov	r0, r3
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr

0800206a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800206a:	b480      	push	{r7}
 800206c:	b085      	sub	sp, #20
 800206e:	af00      	add	r7, sp, #0
 8002070:	6078      	str	r0, [r7, #4]
 8002072:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800207a:	b2db      	uxtb	r3, r3
 800207c:	2b20      	cmp	r3, #32
 800207e:	d139      	bne.n	80020f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002086:	2b01      	cmp	r3, #1
 8002088:	d101      	bne.n	800208e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800208a:	2302      	movs	r3, #2
 800208c:	e033      	b.n	80020f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2201      	movs	r2, #1
 8002092:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2224      	movs	r2, #36	; 0x24
 800209a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f022 0201 	bic.w	r2, r2, #1
 80020ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80020bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	021b      	lsls	r3, r3, #8
 80020c2:	68fa      	ldr	r2, [r7, #12]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	68fa      	ldr	r2, [r7, #12]
 80020ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f042 0201 	orr.w	r2, r2, #1
 80020de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2220      	movs	r2, #32
 80020e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80020f0:	2300      	movs	r3, #0
 80020f2:	e000      	b.n	80020f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80020f4:	2302      	movs	r3, #2
  }
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3714      	adds	r7, #20
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002102:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002104:	b08f      	sub	sp, #60	; 0x3c
 8002106:	af0a      	add	r7, sp, #40	; 0x28
 8002108:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e116      	b.n	8002342 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002120:	b2db      	uxtb	r3, r3
 8002122:	2b00      	cmp	r3, #0
 8002124:	d106      	bne.n	8002134 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f7ff f876 	bl	8001220 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2203      	movs	r2, #3
 8002138:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002140:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002144:	2b00      	cmp	r3, #0
 8002146:	d102      	bne.n	800214e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4618      	mov	r0, r3
 8002154:	f002 ff05 	bl	8004f62 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	603b      	str	r3, [r7, #0]
 800215e:	687e      	ldr	r6, [r7, #4]
 8002160:	466d      	mov	r5, sp
 8002162:	f106 0410 	add.w	r4, r6, #16
 8002166:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002168:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800216a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800216c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800216e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002172:	e885 0003 	stmia.w	r5, {r0, r1}
 8002176:	1d33      	adds	r3, r6, #4
 8002178:	cb0e      	ldmia	r3, {r1, r2, r3}
 800217a:	6838      	ldr	r0, [r7, #0]
 800217c:	f002 fec5 	bl	8004f0a <USB_CoreInit>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d005      	beq.n	8002192 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2202      	movs	r2, #2
 800218a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e0d7      	b.n	8002342 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	2100      	movs	r1, #0
 8002198:	4618      	mov	r0, r3
 800219a:	f002 fef3 	bl	8004f84 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800219e:	2300      	movs	r3, #0
 80021a0:	73fb      	strb	r3, [r7, #15]
 80021a2:	e04a      	b.n	800223a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80021a4:	7bfa      	ldrb	r2, [r7, #15]
 80021a6:	6879      	ldr	r1, [r7, #4]
 80021a8:	4613      	mov	r3, r2
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	1a9b      	subs	r3, r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	440b      	add	r3, r1
 80021b2:	333d      	adds	r3, #61	; 0x3d
 80021b4:	2201      	movs	r2, #1
 80021b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80021b8:	7bfa      	ldrb	r2, [r7, #15]
 80021ba:	6879      	ldr	r1, [r7, #4]
 80021bc:	4613      	mov	r3, r2
 80021be:	00db      	lsls	r3, r3, #3
 80021c0:	1a9b      	subs	r3, r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	440b      	add	r3, r1
 80021c6:	333c      	adds	r3, #60	; 0x3c
 80021c8:	7bfa      	ldrb	r2, [r7, #15]
 80021ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80021cc:	7bfa      	ldrb	r2, [r7, #15]
 80021ce:	7bfb      	ldrb	r3, [r7, #15]
 80021d0:	b298      	uxth	r0, r3
 80021d2:	6879      	ldr	r1, [r7, #4]
 80021d4:	4613      	mov	r3, r2
 80021d6:	00db      	lsls	r3, r3, #3
 80021d8:	1a9b      	subs	r3, r3, r2
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	440b      	add	r3, r1
 80021de:	3342      	adds	r3, #66	; 0x42
 80021e0:	4602      	mov	r2, r0
 80021e2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80021e4:	7bfa      	ldrb	r2, [r7, #15]
 80021e6:	6879      	ldr	r1, [r7, #4]
 80021e8:	4613      	mov	r3, r2
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	1a9b      	subs	r3, r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	333f      	adds	r3, #63	; 0x3f
 80021f4:	2200      	movs	r2, #0
 80021f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80021f8:	7bfa      	ldrb	r2, [r7, #15]
 80021fa:	6879      	ldr	r1, [r7, #4]
 80021fc:	4613      	mov	r3, r2
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	1a9b      	subs	r3, r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	440b      	add	r3, r1
 8002206:	3344      	adds	r3, #68	; 0x44
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800220c:	7bfa      	ldrb	r2, [r7, #15]
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	4613      	mov	r3, r2
 8002212:	00db      	lsls	r3, r3, #3
 8002214:	1a9b      	subs	r3, r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	3348      	adds	r3, #72	; 0x48
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002220:	7bfa      	ldrb	r2, [r7, #15]
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	4613      	mov	r3, r2
 8002226:	00db      	lsls	r3, r3, #3
 8002228:	1a9b      	subs	r3, r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	440b      	add	r3, r1
 800222e:	3350      	adds	r3, #80	; 0x50
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002234:	7bfb      	ldrb	r3, [r7, #15]
 8002236:	3301      	adds	r3, #1
 8002238:	73fb      	strb	r3, [r7, #15]
 800223a:	7bfa      	ldrb	r2, [r7, #15]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	429a      	cmp	r2, r3
 8002242:	d3af      	bcc.n	80021a4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002244:	2300      	movs	r3, #0
 8002246:	73fb      	strb	r3, [r7, #15]
 8002248:	e044      	b.n	80022d4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800224a:	7bfa      	ldrb	r2, [r7, #15]
 800224c:	6879      	ldr	r1, [r7, #4]
 800224e:	4613      	mov	r3, r2
 8002250:	00db      	lsls	r3, r3, #3
 8002252:	1a9b      	subs	r3, r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	440b      	add	r3, r1
 8002258:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800225c:	2200      	movs	r2, #0
 800225e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002260:	7bfa      	ldrb	r2, [r7, #15]
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	4613      	mov	r3, r2
 8002266:	00db      	lsls	r3, r3, #3
 8002268:	1a9b      	subs	r3, r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	440b      	add	r3, r1
 800226e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002272:	7bfa      	ldrb	r2, [r7, #15]
 8002274:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002276:	7bfa      	ldrb	r2, [r7, #15]
 8002278:	6879      	ldr	r1, [r7, #4]
 800227a:	4613      	mov	r3, r2
 800227c:	00db      	lsls	r3, r3, #3
 800227e:	1a9b      	subs	r3, r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	440b      	add	r3, r1
 8002284:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002288:	2200      	movs	r2, #0
 800228a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800228c:	7bfa      	ldrb	r2, [r7, #15]
 800228e:	6879      	ldr	r1, [r7, #4]
 8002290:	4613      	mov	r3, r2
 8002292:	00db      	lsls	r3, r3, #3
 8002294:	1a9b      	subs	r3, r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	440b      	add	r3, r1
 800229a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800229e:	2200      	movs	r2, #0
 80022a0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80022a2:	7bfa      	ldrb	r2, [r7, #15]
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	4613      	mov	r3, r2
 80022a8:	00db      	lsls	r3, r3, #3
 80022aa:	1a9b      	subs	r3, r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	440b      	add	r3, r1
 80022b0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80022b8:	7bfa      	ldrb	r2, [r7, #15]
 80022ba:	6879      	ldr	r1, [r7, #4]
 80022bc:	4613      	mov	r3, r2
 80022be:	00db      	lsls	r3, r3, #3
 80022c0:	1a9b      	subs	r3, r3, r2
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	440b      	add	r3, r1
 80022c6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80022ca:	2200      	movs	r2, #0
 80022cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022ce:	7bfb      	ldrb	r3, [r7, #15]
 80022d0:	3301      	adds	r3, #1
 80022d2:	73fb      	strb	r3, [r7, #15]
 80022d4:	7bfa      	ldrb	r2, [r7, #15]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d3b5      	bcc.n	800224a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	603b      	str	r3, [r7, #0]
 80022e4:	687e      	ldr	r6, [r7, #4]
 80022e6:	466d      	mov	r5, sp
 80022e8:	f106 0410 	add.w	r4, r6, #16
 80022ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022f4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022f8:	e885 0003 	stmia.w	r5, {r0, r1}
 80022fc:	1d33      	adds	r3, r6, #4
 80022fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002300:	6838      	ldr	r0, [r7, #0]
 8002302:	f002 fe8b 	bl	800501c <USB_DevInit>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d005      	beq.n	8002318 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2202      	movs	r2, #2
 8002310:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e014      	b.n	8002342 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800232c:	2b01      	cmp	r3, #1
 800232e:	d102      	bne.n	8002336 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f000 f80a 	bl	800234a <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4618      	mov	r0, r3
 800233c:	f003 f833 	bl	80053a6 <USB_DevDisconnect>

  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3714      	adds	r7, #20
 8002346:	46bd      	mov	sp, r7
 8002348:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800234a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800234a:	b480      	push	{r7}
 800234c:	b085      	sub	sp, #20
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002378:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800237c:	f043 0303 	orr.w	r3, r3, #3
 8002380:	68fa      	ldr	r2, [r7, #12]
 8002382:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002384:	2300      	movs	r3, #0
}
 8002386:	4618      	mov	r0, r3
 8002388:	3714      	adds	r7, #20
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
	...

08002394 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002398:	4b05      	ldr	r3, [pc, #20]	; (80023b0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a04      	ldr	r2, [pc, #16]	; (80023b0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800239e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023a2:	6013      	str	r3, [r2, #0]
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	40007000 	.word	0x40007000

080023b4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80023b8:	4b04      	ldr	r3, [pc, #16]	; (80023cc <HAL_PWREx_GetVoltageRange+0x18>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	40007000 	.word	0x40007000

080023d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023de:	d130      	bne.n	8002442 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80023e0:	4b23      	ldr	r3, [pc, #140]	; (8002470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80023e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023ec:	d038      	beq.n	8002460 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80023ee:	4b20      	ldr	r3, [pc, #128]	; (8002470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80023f6:	4a1e      	ldr	r2, [pc, #120]	; (8002470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023fc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80023fe:	4b1d      	ldr	r3, [pc, #116]	; (8002474 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2232      	movs	r2, #50	; 0x32
 8002404:	fb02 f303 	mul.w	r3, r2, r3
 8002408:	4a1b      	ldr	r2, [pc, #108]	; (8002478 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800240a:	fba2 2303 	umull	r2, r3, r2, r3
 800240e:	0c9b      	lsrs	r3, r3, #18
 8002410:	3301      	adds	r3, #1
 8002412:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002414:	e002      	b.n	800241c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	3b01      	subs	r3, #1
 800241a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800241c:	4b14      	ldr	r3, [pc, #80]	; (8002470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800241e:	695b      	ldr	r3, [r3, #20]
 8002420:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002424:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002428:	d102      	bne.n	8002430 <HAL_PWREx_ControlVoltageScaling+0x60>
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d1f2      	bne.n	8002416 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002430:	4b0f      	ldr	r3, [pc, #60]	; (8002470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002432:	695b      	ldr	r3, [r3, #20]
 8002434:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002438:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800243c:	d110      	bne.n	8002460 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e00f      	b.n	8002462 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002442:	4b0b      	ldr	r3, [pc, #44]	; (8002470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800244a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800244e:	d007      	beq.n	8002460 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002450:	4b07      	ldr	r3, [pc, #28]	; (8002470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002458:	4a05      	ldr	r2, [pc, #20]	; (8002470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800245a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800245e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	3714      	adds	r7, #20
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	40007000 	.word	0x40007000
 8002474:	20000000 	.word	0x20000000
 8002478:	431bde83 	.word	0x431bde83

0800247c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002480:	4b05      	ldr	r3, [pc, #20]	; (8002498 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	4a04      	ldr	r2, [pc, #16]	; (8002498 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002486:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800248a:	6053      	str	r3, [r2, #4]
}
 800248c:	bf00      	nop
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	40007000 	.word	0x40007000

0800249c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af02      	add	r7, sp, #8
 80024a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80024a4:	f7ff f904 	bl	80016b0 <HAL_GetTick>
 80024a8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d101      	bne.n	80024b4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e063      	b.n	800257c <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d10b      	bne.n	80024d8 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f7fe fd7d 	bl	8000fc8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80024ce:	f241 3188 	movw	r1, #5000	; 0x1388
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 f858 	bl	8002588 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	3b01      	subs	r3, #1
 80024e8:	021a      	lsls	r2, r3, #8
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f6:	9300      	str	r3, [sp, #0]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	2120      	movs	r1, #32
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f000 f850 	bl	80025a4 <QSPI_WaitFlagStateUntilTimeout>
 8002504:	4603      	mov	r3, r0
 8002506:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8002508:	7afb      	ldrb	r3, [r7, #11]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d131      	bne.n	8002572 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002518:	f023 0310 	bic.w	r3, r3, #16
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	6852      	ldr	r2, [r2, #4]
 8002520:	0611      	lsls	r1, r2, #24
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	68d2      	ldr	r2, [r2, #12]
 8002526:	4311      	orrs	r1, r2
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	6812      	ldr	r2, [r2, #0]
 800252c:	430b      	orrs	r3, r1
 800252e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	685a      	ldr	r2, [r3, #4]
 8002536:	4b13      	ldr	r3, [pc, #76]	; (8002584 <HAL_QSPI_Init+0xe8>)
 8002538:	4013      	ands	r3, r2
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	6912      	ldr	r2, [r2, #16]
 800253e:	0411      	lsls	r1, r2, #16
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	6952      	ldr	r2, [r2, #20]
 8002544:	4311      	orrs	r1, r2
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6992      	ldr	r2, [r2, #24]
 800254a:	4311      	orrs	r1, r2
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6812      	ldr	r2, [r2, #0]
 8002550:	430b      	orrs	r3, r1
 8002552:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f042 0201 	orr.w	r2, r2, #1
 8002562:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2201      	movs	r2, #1
 800256e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800257a:	7afb      	ldrb	r3, [r7, #11]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3710      	adds	r7, #16
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	ffe0f8fe 	.word	0xffe0f8fe

08002588 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	683a      	ldr	r2, [r7, #0]
 8002596:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	60b9      	str	r1, [r7, #8]
 80025ae:	603b      	str	r3, [r7, #0]
 80025b0:	4613      	mov	r3, r2
 80025b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80025b4:	e01a      	b.n	80025ec <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025bc:	d016      	beq.n	80025ec <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025be:	f7ff f877 	bl	80016b0 <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d302      	bcc.n	80025d4 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d10b      	bne.n	80025ec <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2204      	movs	r2, #4
 80025d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025e0:	f043 0201 	orr.w	r2, r3, #1
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e00e      	b.n	800260a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689a      	ldr	r2, [r3, #8]
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	4013      	ands	r3, r2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	bf14      	ite	ne
 80025fa:	2301      	movne	r3, #1
 80025fc:	2300      	moveq	r3, #0
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	461a      	mov	r2, r3
 8002602:	79fb      	ldrb	r3, [r7, #7]
 8002604:	429a      	cmp	r2, r3
 8002606:	d1d6      	bne.n	80025b6 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
	...

08002614 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b088      	sub	sp, #32
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e3d8      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002626:	4b97      	ldr	r3, [pc, #604]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f003 030c 	and.w	r3, r3, #12
 800262e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002630:	4b94      	ldr	r3, [pc, #592]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	f003 0303 	and.w	r3, r3, #3
 8002638:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0310 	and.w	r3, r3, #16
 8002642:	2b00      	cmp	r3, #0
 8002644:	f000 80e4 	beq.w	8002810 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d007      	beq.n	800265e <HAL_RCC_OscConfig+0x4a>
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	2b0c      	cmp	r3, #12
 8002652:	f040 808b 	bne.w	800276c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	2b01      	cmp	r3, #1
 800265a:	f040 8087 	bne.w	800276c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800265e:	4b89      	ldr	r3, [pc, #548]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d005      	beq.n	8002676 <HAL_RCC_OscConfig+0x62>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	699b      	ldr	r3, [r3, #24]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e3b0      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a1a      	ldr	r2, [r3, #32]
 800267a:	4b82      	ldr	r3, [pc, #520]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0308 	and.w	r3, r3, #8
 8002682:	2b00      	cmp	r3, #0
 8002684:	d004      	beq.n	8002690 <HAL_RCC_OscConfig+0x7c>
 8002686:	4b7f      	ldr	r3, [pc, #508]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800268e:	e005      	b.n	800269c <HAL_RCC_OscConfig+0x88>
 8002690:	4b7c      	ldr	r3, [pc, #496]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002692:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002696:	091b      	lsrs	r3, r3, #4
 8002698:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800269c:	4293      	cmp	r3, r2
 800269e:	d223      	bcs.n	80026e8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6a1b      	ldr	r3, [r3, #32]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f000 fd75 	bl	8003194 <RCC_SetFlashLatencyFromMSIRange>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e391      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026b4:	4b73      	ldr	r3, [pc, #460]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a72      	ldr	r2, [pc, #456]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80026ba:	f043 0308 	orr.w	r3, r3, #8
 80026be:	6013      	str	r3, [r2, #0]
 80026c0:	4b70      	ldr	r3, [pc, #448]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a1b      	ldr	r3, [r3, #32]
 80026cc:	496d      	ldr	r1, [pc, #436]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026d2:	4b6c      	ldr	r3, [pc, #432]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	021b      	lsls	r3, r3, #8
 80026e0:	4968      	ldr	r1, [pc, #416]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	604b      	str	r3, [r1, #4]
 80026e6:	e025      	b.n	8002734 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026e8:	4b66      	ldr	r3, [pc, #408]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a65      	ldr	r2, [pc, #404]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80026ee:	f043 0308 	orr.w	r3, r3, #8
 80026f2:	6013      	str	r3, [r2, #0]
 80026f4:	4b63      	ldr	r3, [pc, #396]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a1b      	ldr	r3, [r3, #32]
 8002700:	4960      	ldr	r1, [pc, #384]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002702:	4313      	orrs	r3, r2
 8002704:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002706:	4b5f      	ldr	r3, [pc, #380]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	69db      	ldr	r3, [r3, #28]
 8002712:	021b      	lsls	r3, r3, #8
 8002714:	495b      	ldr	r1, [pc, #364]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002716:	4313      	orrs	r3, r2
 8002718:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d109      	bne.n	8002734 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a1b      	ldr	r3, [r3, #32]
 8002724:	4618      	mov	r0, r3
 8002726:	f000 fd35 	bl	8003194 <RCC_SetFlashLatencyFromMSIRange>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e351      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002734:	f000 fc38 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 8002738:	4602      	mov	r2, r0
 800273a:	4b52      	ldr	r3, [pc, #328]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	091b      	lsrs	r3, r3, #4
 8002740:	f003 030f 	and.w	r3, r3, #15
 8002744:	4950      	ldr	r1, [pc, #320]	; (8002888 <HAL_RCC_OscConfig+0x274>)
 8002746:	5ccb      	ldrb	r3, [r1, r3]
 8002748:	f003 031f 	and.w	r3, r3, #31
 800274c:	fa22 f303 	lsr.w	r3, r2, r3
 8002750:	4a4e      	ldr	r2, [pc, #312]	; (800288c <HAL_RCC_OscConfig+0x278>)
 8002752:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002754:	4b4e      	ldr	r3, [pc, #312]	; (8002890 <HAL_RCC_OscConfig+0x27c>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4618      	mov	r0, r3
 800275a:	f7fe fdfd 	bl	8001358 <HAL_InitTick>
 800275e:	4603      	mov	r3, r0
 8002760:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002762:	7bfb      	ldrb	r3, [r7, #15]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d052      	beq.n	800280e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002768:	7bfb      	ldrb	r3, [r7, #15]
 800276a:	e335      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d032      	beq.n	80027da <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002774:	4b43      	ldr	r3, [pc, #268]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a42      	ldr	r2, [pc, #264]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 800277a:	f043 0301 	orr.w	r3, r3, #1
 800277e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002780:	f7fe ff96 	bl	80016b0 <HAL_GetTick>
 8002784:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002786:	e008      	b.n	800279a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002788:	f7fe ff92 	bl	80016b0 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	2b02      	cmp	r3, #2
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e31e      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800279a:	4b3a      	ldr	r3, [pc, #232]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d0f0      	beq.n	8002788 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027a6:	4b37      	ldr	r3, [pc, #220]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a36      	ldr	r2, [pc, #216]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80027ac:	f043 0308 	orr.w	r3, r3, #8
 80027b0:	6013      	str	r3, [r2, #0]
 80027b2:	4b34      	ldr	r3, [pc, #208]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a1b      	ldr	r3, [r3, #32]
 80027be:	4931      	ldr	r1, [pc, #196]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80027c0:	4313      	orrs	r3, r2
 80027c2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027c4:	4b2f      	ldr	r3, [pc, #188]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	69db      	ldr	r3, [r3, #28]
 80027d0:	021b      	lsls	r3, r3, #8
 80027d2:	492c      	ldr	r1, [pc, #176]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80027d4:	4313      	orrs	r3, r2
 80027d6:	604b      	str	r3, [r1, #4]
 80027d8:	e01a      	b.n	8002810 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80027da:	4b2a      	ldr	r3, [pc, #168]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a29      	ldr	r2, [pc, #164]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 80027e0:	f023 0301 	bic.w	r3, r3, #1
 80027e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027e6:	f7fe ff63 	bl	80016b0 <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027ec:	e008      	b.n	8002800 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027ee:	f7fe ff5f 	bl	80016b0 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d901      	bls.n	8002800 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e2eb      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002800:	4b20      	ldr	r3, [pc, #128]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d1f0      	bne.n	80027ee <HAL_RCC_OscConfig+0x1da>
 800280c:	e000      	b.n	8002810 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800280e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0301 	and.w	r3, r3, #1
 8002818:	2b00      	cmp	r3, #0
 800281a:	d074      	beq.n	8002906 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	2b08      	cmp	r3, #8
 8002820:	d005      	beq.n	800282e <HAL_RCC_OscConfig+0x21a>
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	2b0c      	cmp	r3, #12
 8002826:	d10e      	bne.n	8002846 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	2b03      	cmp	r3, #3
 800282c:	d10b      	bne.n	8002846 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800282e:	4b15      	ldr	r3, [pc, #84]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d064      	beq.n	8002904 <HAL_RCC_OscConfig+0x2f0>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d160      	bne.n	8002904 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e2c8      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800284e:	d106      	bne.n	800285e <HAL_RCC_OscConfig+0x24a>
 8002850:	4b0c      	ldr	r3, [pc, #48]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a0b      	ldr	r2, [pc, #44]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002856:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800285a:	6013      	str	r3, [r2, #0]
 800285c:	e026      	b.n	80028ac <HAL_RCC_OscConfig+0x298>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002866:	d115      	bne.n	8002894 <HAL_RCC_OscConfig+0x280>
 8002868:	4b06      	ldr	r3, [pc, #24]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a05      	ldr	r2, [pc, #20]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 800286e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002872:	6013      	str	r3, [r2, #0]
 8002874:	4b03      	ldr	r3, [pc, #12]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a02      	ldr	r2, [pc, #8]	; (8002884 <HAL_RCC_OscConfig+0x270>)
 800287a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800287e:	6013      	str	r3, [r2, #0]
 8002880:	e014      	b.n	80028ac <HAL_RCC_OscConfig+0x298>
 8002882:	bf00      	nop
 8002884:	40021000 	.word	0x40021000
 8002888:	08009490 	.word	0x08009490
 800288c:	20000000 	.word	0x20000000
 8002890:	20000004 	.word	0x20000004
 8002894:	4ba0      	ldr	r3, [pc, #640]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a9f      	ldr	r2, [pc, #636]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 800289a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800289e:	6013      	str	r3, [r2, #0]
 80028a0:	4b9d      	ldr	r3, [pc, #628]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a9c      	ldr	r2, [pc, #624]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 80028a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d013      	beq.n	80028dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b4:	f7fe fefc 	bl	80016b0 <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028bc:	f7fe fef8 	bl	80016b0 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b64      	cmp	r3, #100	; 0x64
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e284      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028ce:	4b92      	ldr	r3, [pc, #584]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d0f0      	beq.n	80028bc <HAL_RCC_OscConfig+0x2a8>
 80028da:	e014      	b.n	8002906 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028dc:	f7fe fee8 	bl	80016b0 <HAL_GetTick>
 80028e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028e2:	e008      	b.n	80028f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028e4:	f7fe fee4 	bl	80016b0 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	2b64      	cmp	r3, #100	; 0x64
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e270      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028f6:	4b88      	ldr	r3, [pc, #544]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1f0      	bne.n	80028e4 <HAL_RCC_OscConfig+0x2d0>
 8002902:	e000      	b.n	8002906 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002904:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0302 	and.w	r3, r3, #2
 800290e:	2b00      	cmp	r3, #0
 8002910:	d060      	beq.n	80029d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	2b04      	cmp	r3, #4
 8002916:	d005      	beq.n	8002924 <HAL_RCC_OscConfig+0x310>
 8002918:	69bb      	ldr	r3, [r7, #24]
 800291a:	2b0c      	cmp	r3, #12
 800291c:	d119      	bne.n	8002952 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	2b02      	cmp	r3, #2
 8002922:	d116      	bne.n	8002952 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002924:	4b7c      	ldr	r3, [pc, #496]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800292c:	2b00      	cmp	r3, #0
 800292e:	d005      	beq.n	800293c <HAL_RCC_OscConfig+0x328>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d101      	bne.n	800293c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e24d      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800293c:	4b76      	ldr	r3, [pc, #472]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	691b      	ldr	r3, [r3, #16]
 8002948:	061b      	lsls	r3, r3, #24
 800294a:	4973      	ldr	r1, [pc, #460]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 800294c:	4313      	orrs	r3, r2
 800294e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002950:	e040      	b.n	80029d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d023      	beq.n	80029a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800295a:	4b6f      	ldr	r3, [pc, #444]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a6e      	ldr	r2, [pc, #440]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002960:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002964:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002966:	f7fe fea3 	bl	80016b0 <HAL_GetTick>
 800296a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800296e:	f7fe fe9f 	bl	80016b0 <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e22b      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002980:	4b65      	ldr	r3, [pc, #404]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002988:	2b00      	cmp	r3, #0
 800298a:	d0f0      	beq.n	800296e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800298c:	4b62      	ldr	r3, [pc, #392]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	061b      	lsls	r3, r3, #24
 800299a:	495f      	ldr	r1, [pc, #380]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 800299c:	4313      	orrs	r3, r2
 800299e:	604b      	str	r3, [r1, #4]
 80029a0:	e018      	b.n	80029d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029a2:	4b5d      	ldr	r3, [pc, #372]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a5c      	ldr	r2, [pc, #368]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 80029a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ae:	f7fe fe7f 	bl	80016b0 <HAL_GetTick>
 80029b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029b4:	e008      	b.n	80029c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029b6:	f7fe fe7b 	bl	80016b0 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e207      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029c8:	4b53      	ldr	r3, [pc, #332]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1f0      	bne.n	80029b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0308 	and.w	r3, r3, #8
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d03c      	beq.n	8002a5a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	695b      	ldr	r3, [r3, #20]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d01c      	beq.n	8002a22 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029e8:	4b4b      	ldr	r3, [pc, #300]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 80029ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029ee:	4a4a      	ldr	r2, [pc, #296]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 80029f0:	f043 0301 	orr.w	r3, r3, #1
 80029f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f8:	f7fe fe5a 	bl	80016b0 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029fe:	e008      	b.n	8002a12 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a00:	f7fe fe56 	bl	80016b0 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e1e2      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a12:	4b41      	ldr	r3, [pc, #260]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a18:	f003 0302 	and.w	r3, r3, #2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0ef      	beq.n	8002a00 <HAL_RCC_OscConfig+0x3ec>
 8002a20:	e01b      	b.n	8002a5a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a22:	4b3d      	ldr	r3, [pc, #244]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a28:	4a3b      	ldr	r2, [pc, #236]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a2a:	f023 0301 	bic.w	r3, r3, #1
 8002a2e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a32:	f7fe fe3d 	bl	80016b0 <HAL_GetTick>
 8002a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a3a:	f7fe fe39 	bl	80016b0 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e1c5      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a4c:	4b32      	ldr	r3, [pc, #200]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1ef      	bne.n	8002a3a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0304 	and.w	r3, r3, #4
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	f000 80a6 	beq.w	8002bb4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002a6c:	4b2a      	ldr	r3, [pc, #168]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d10d      	bne.n	8002a94 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a78:	4b27      	ldr	r3, [pc, #156]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a7c:	4a26      	ldr	r2, [pc, #152]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a82:	6593      	str	r3, [r2, #88]	; 0x58
 8002a84:	4b24      	ldr	r3, [pc, #144]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a8c:	60bb      	str	r3, [r7, #8]
 8002a8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a90:	2301      	movs	r3, #1
 8002a92:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a94:	4b21      	ldr	r3, [pc, #132]	; (8002b1c <HAL_RCC_OscConfig+0x508>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d118      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002aa0:	4b1e      	ldr	r3, [pc, #120]	; (8002b1c <HAL_RCC_OscConfig+0x508>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a1d      	ldr	r2, [pc, #116]	; (8002b1c <HAL_RCC_OscConfig+0x508>)
 8002aa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aaa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002aac:	f7fe fe00 	bl	80016b0 <HAL_GetTick>
 8002ab0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ab4:	f7fe fdfc 	bl	80016b0 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e188      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ac6:	4b15      	ldr	r3, [pc, #84]	; (8002b1c <HAL_RCC_OscConfig+0x508>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d0f0      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d108      	bne.n	8002aec <HAL_RCC_OscConfig+0x4d8>
 8002ada:	4b0f      	ldr	r3, [pc, #60]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ae0:	4a0d      	ldr	r2, [pc, #52]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002ae2:	f043 0301 	orr.w	r3, r3, #1
 8002ae6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002aea:	e029      	b.n	8002b40 <HAL_RCC_OscConfig+0x52c>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	2b05      	cmp	r3, #5
 8002af2:	d115      	bne.n	8002b20 <HAL_RCC_OscConfig+0x50c>
 8002af4:	4b08      	ldr	r3, [pc, #32]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002afa:	4a07      	ldr	r2, [pc, #28]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002afc:	f043 0304 	orr.w	r3, r3, #4
 8002b00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b04:	4b04      	ldr	r3, [pc, #16]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b0a:	4a03      	ldr	r2, [pc, #12]	; (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002b0c:	f043 0301 	orr.w	r3, r3, #1
 8002b10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b14:	e014      	b.n	8002b40 <HAL_RCC_OscConfig+0x52c>
 8002b16:	bf00      	nop
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	40007000 	.word	0x40007000
 8002b20:	4b91      	ldr	r3, [pc, #580]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b26:	4a90      	ldr	r2, [pc, #576]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002b28:	f023 0301 	bic.w	r3, r3, #1
 8002b2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b30:	4b8d      	ldr	r3, [pc, #564]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b36:	4a8c      	ldr	r2, [pc, #560]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002b38:	f023 0304 	bic.w	r3, r3, #4
 8002b3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d016      	beq.n	8002b76 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b48:	f7fe fdb2 	bl	80016b0 <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b4e:	e00a      	b.n	8002b66 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b50:	f7fe fdae 	bl	80016b0 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d901      	bls.n	8002b66 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e138      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b66:	4b80      	ldr	r3, [pc, #512]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d0ed      	beq.n	8002b50 <HAL_RCC_OscConfig+0x53c>
 8002b74:	e015      	b.n	8002ba2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b76:	f7fe fd9b 	bl	80016b0 <HAL_GetTick>
 8002b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b7c:	e00a      	b.n	8002b94 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b7e:	f7fe fd97 	bl	80016b0 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e121      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b94:	4b74      	ldr	r3, [pc, #464]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1ed      	bne.n	8002b7e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ba2:	7ffb      	ldrb	r3, [r7, #31]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d105      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ba8:	4b6f      	ldr	r3, [pc, #444]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002baa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bac:	4a6e      	ldr	r2, [pc, #440]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002bae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bb2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f000 810c 	beq.w	8002dd6 <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	f040 80d4 	bne.w	8002d70 <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002bc8:	4b67      	ldr	r3, [pc, #412]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	f003 0203 	and.w	r2, r3, #3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d130      	bne.n	8002c3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be6:	3b01      	subs	r3, #1
 8002be8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d127      	bne.n	8002c3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bf8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d11f      	bne.n	8002c3e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c08:	2a07      	cmp	r2, #7
 8002c0a:	bf14      	ite	ne
 8002c0c:	2201      	movne	r2, #1
 8002c0e:	2200      	moveq	r2, #0
 8002c10:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d113      	bne.n	8002c3e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c20:	085b      	lsrs	r3, r3, #1
 8002c22:	3b01      	subs	r3, #1
 8002c24:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d109      	bne.n	8002c3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c34:	085b      	lsrs	r3, r3, #1
 8002c36:	3b01      	subs	r3, #1
 8002c38:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d06e      	beq.n	8002d1c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	2b0c      	cmp	r3, #12
 8002c42:	d069      	beq.n	8002d18 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002c44:	4b48      	ldr	r3, [pc, #288]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d105      	bne.n	8002c5c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002c50:	4b45      	ldr	r3, [pc, #276]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e0bb      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002c60:	4b41      	ldr	r3, [pc, #260]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a40      	ldr	r2, [pc, #256]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002c66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c6a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c6c:	f7fe fd20 	bl	80016b0 <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c74:	f7fe fd1c 	bl	80016b0 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e0a8      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c86:	4b38      	ldr	r3, [pc, #224]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1f0      	bne.n	8002c74 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c92:	4b35      	ldr	r3, [pc, #212]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002c94:	68da      	ldr	r2, [r3, #12]
 8002c96:	4b35      	ldr	r3, [pc, #212]	; (8002d6c <HAL_RCC_OscConfig+0x758>)
 8002c98:	4013      	ands	r3, r2
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002ca2:	3a01      	subs	r2, #1
 8002ca4:	0112      	lsls	r2, r2, #4
 8002ca6:	4311      	orrs	r1, r2
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002cac:	0212      	lsls	r2, r2, #8
 8002cae:	4311      	orrs	r1, r2
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002cb4:	0852      	lsrs	r2, r2, #1
 8002cb6:	3a01      	subs	r2, #1
 8002cb8:	0552      	lsls	r2, r2, #21
 8002cba:	4311      	orrs	r1, r2
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002cc0:	0852      	lsrs	r2, r2, #1
 8002cc2:	3a01      	subs	r2, #1
 8002cc4:	0652      	lsls	r2, r2, #25
 8002cc6:	4311      	orrs	r1, r2
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ccc:	0912      	lsrs	r2, r2, #4
 8002cce:	0452      	lsls	r2, r2, #17
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	4925      	ldr	r1, [pc, #148]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002cd8:	4b23      	ldr	r3, [pc, #140]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a22      	ldr	r2, [pc, #136]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002cde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ce2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ce4:	4b20      	ldr	r3, [pc, #128]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	4a1f      	ldr	r2, [pc, #124]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002cea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002cf0:	f7fe fcde 	bl	80016b0 <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cf6:	e008      	b.n	8002d0a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cf8:	f7fe fcda 	bl	80016b0 <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e066      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d0a:	4b17      	ldr	r3, [pc, #92]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d0f0      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d16:	e05e      	b.n	8002dd6 <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e05d      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d1c:	4b12      	ldr	r3, [pc, #72]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d156      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002d28:	4b0f      	ldr	r3, [pc, #60]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a0e      	ldr	r2, [pc, #56]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002d2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d32:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d34:	4b0c      	ldr	r3, [pc, #48]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	4a0b      	ldr	r2, [pc, #44]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002d3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d3e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d40:	f7fe fcb6 	bl	80016b0 <HAL_GetTick>
 8002d44:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d46:	e008      	b.n	8002d5a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d48:	f7fe fcb2 	bl	80016b0 <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d901      	bls.n	8002d5a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e03e      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d5a:	4b03      	ldr	r3, [pc, #12]	; (8002d68 <HAL_RCC_OscConfig+0x754>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d0f0      	beq.n	8002d48 <HAL_RCC_OscConfig+0x734>
 8002d66:	e036      	b.n	8002dd6 <HAL_RCC_OscConfig+0x7c2>
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	2b0c      	cmp	r3, #12
 8002d74:	d02d      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d76:	4b1a      	ldr	r3, [pc, #104]	; (8002de0 <HAL_RCC_OscConfig+0x7cc>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a19      	ldr	r2, [pc, #100]	; (8002de0 <HAL_RCC_OscConfig+0x7cc>)
 8002d7c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d80:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002d82:	4b17      	ldr	r3, [pc, #92]	; (8002de0 <HAL_RCC_OscConfig+0x7cc>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d105      	bne.n	8002d9a <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002d8e:	4b14      	ldr	r3, [pc, #80]	; (8002de0 <HAL_RCC_OscConfig+0x7cc>)
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	4a13      	ldr	r2, [pc, #76]	; (8002de0 <HAL_RCC_OscConfig+0x7cc>)
 8002d94:	f023 0303 	bic.w	r3, r3, #3
 8002d98:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d9a:	4b11      	ldr	r3, [pc, #68]	; (8002de0 <HAL_RCC_OscConfig+0x7cc>)
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	4a10      	ldr	r2, [pc, #64]	; (8002de0 <HAL_RCC_OscConfig+0x7cc>)
 8002da0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002da4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002da8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002daa:	f7fe fc81 	bl	80016b0 <HAL_GetTick>
 8002dae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002db0:	e008      	b.n	8002dc4 <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db2:	f7fe fc7d 	bl	80016b0 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e009      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dc4:	4b06      	ldr	r3, [pc, #24]	; (8002de0 <HAL_RCC_OscConfig+0x7cc>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1f0      	bne.n	8002db2 <HAL_RCC_OscConfig+0x79e>
 8002dd0:	e001      	b.n	8002dd6 <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e000      	b.n	8002dd8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3720      	adds	r7, #32
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	40021000 	.word	0x40021000

08002de4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e0c8      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002df8:	4b66      	ldr	r3, [pc, #408]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0307 	and.w	r3, r3, #7
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d910      	bls.n	8002e28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e06:	4b63      	ldr	r3, [pc, #396]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f023 0207 	bic.w	r2, r3, #7
 8002e0e:	4961      	ldr	r1, [pc, #388]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e16:	4b5f      	ldr	r3, [pc, #380]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0307 	and.w	r3, r3, #7
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d001      	beq.n	8002e28 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e0b0      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0301 	and.w	r3, r3, #1
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d04c      	beq.n	8002ece <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2b03      	cmp	r3, #3
 8002e3a:	d107      	bne.n	8002e4c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e3c:	4b56      	ldr	r3, [pc, #344]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d121      	bne.n	8002e8c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e09e      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d107      	bne.n	8002e64 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e54:	4b50      	ldr	r3, [pc, #320]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d115      	bne.n	8002e8c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e092      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d107      	bne.n	8002e7c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e6c:	4b4a      	ldr	r3, [pc, #296]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d109      	bne.n	8002e8c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e086      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e7c:	4b46      	ldr	r3, [pc, #280]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e07e      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e8c:	4b42      	ldr	r3, [pc, #264]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f023 0203 	bic.w	r2, r3, #3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	493f      	ldr	r1, [pc, #252]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e9e:	f7fe fc07 	bl	80016b0 <HAL_GetTick>
 8002ea2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ea4:	e00a      	b.n	8002ebc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ea6:	f7fe fc03 	bl	80016b0 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d901      	bls.n	8002ebc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e066      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ebc:	4b36      	ldr	r3, [pc, #216]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	f003 020c 	and.w	r2, r3, #12
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d1eb      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d008      	beq.n	8002eec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002eda:	4b2f      	ldr	r3, [pc, #188]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	492c      	ldr	r1, [pc, #176]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002eec:	4b29      	ldr	r3, [pc, #164]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0307 	and.w	r3, r3, #7
 8002ef4:	683a      	ldr	r2, [r7, #0]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d210      	bcs.n	8002f1c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002efa:	4b26      	ldr	r3, [pc, #152]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f023 0207 	bic.w	r2, r3, #7
 8002f02:	4924      	ldr	r1, [pc, #144]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f0a:	4b22      	ldr	r3, [pc, #136]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0307 	and.w	r3, r3, #7
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d001      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e036      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d008      	beq.n	8002f3a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f28:	4b1b      	ldr	r3, [pc, #108]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	4918      	ldr	r1, [pc, #96]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0308 	and.w	r3, r3, #8
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d009      	beq.n	8002f5a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f46:	4b14      	ldr	r3, [pc, #80]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	00db      	lsls	r3, r3, #3
 8002f54:	4910      	ldr	r1, [pc, #64]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f5a:	f000 f825 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	4b0d      	ldr	r3, [pc, #52]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	091b      	lsrs	r3, r3, #4
 8002f66:	f003 030f 	and.w	r3, r3, #15
 8002f6a:	490c      	ldr	r1, [pc, #48]	; (8002f9c <HAL_RCC_ClockConfig+0x1b8>)
 8002f6c:	5ccb      	ldrb	r3, [r1, r3]
 8002f6e:	f003 031f 	and.w	r3, r3, #31
 8002f72:	fa22 f303 	lsr.w	r3, r2, r3
 8002f76:	4a0a      	ldr	r2, [pc, #40]	; (8002fa0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f7a:	4b0a      	ldr	r3, [pc, #40]	; (8002fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fe f9ea 	bl	8001358 <HAL_InitTick>
 8002f84:	4603      	mov	r3, r0
 8002f86:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f88:	7afb      	ldrb	r3, [r7, #11]
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	40022000 	.word	0x40022000
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	08009490 	.word	0x08009490
 8002fa0:	20000000 	.word	0x20000000
 8002fa4:	20000004 	.word	0x20000004

08002fa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b089      	sub	sp, #36	; 0x24
 8002fac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	61fb      	str	r3, [r7, #28]
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fb6:	4b3e      	ldr	r3, [pc, #248]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f003 030c 	and.w	r3, r3, #12
 8002fbe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fc0:	4b3b      	ldr	r3, [pc, #236]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	f003 0303 	and.w	r3, r3, #3
 8002fc8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d005      	beq.n	8002fdc <HAL_RCC_GetSysClockFreq+0x34>
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	2b0c      	cmp	r3, #12
 8002fd4:	d121      	bne.n	800301a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d11e      	bne.n	800301a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002fdc:	4b34      	ldr	r3, [pc, #208]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0308 	and.w	r3, r3, #8
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d107      	bne.n	8002ff8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002fe8:	4b31      	ldr	r3, [pc, #196]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fee:	0a1b      	lsrs	r3, r3, #8
 8002ff0:	f003 030f 	and.w	r3, r3, #15
 8002ff4:	61fb      	str	r3, [r7, #28]
 8002ff6:	e005      	b.n	8003004 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ff8:	4b2d      	ldr	r3, [pc, #180]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	091b      	lsrs	r3, r3, #4
 8002ffe:	f003 030f 	and.w	r3, r3, #15
 8003002:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003004:	4a2b      	ldr	r2, [pc, #172]	; (80030b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800300c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d10d      	bne.n	8003030 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003018:	e00a      	b.n	8003030 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	2b04      	cmp	r3, #4
 800301e:	d102      	bne.n	8003026 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003020:	4b25      	ldr	r3, [pc, #148]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003022:	61bb      	str	r3, [r7, #24]
 8003024:	e004      	b.n	8003030 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	2b08      	cmp	r3, #8
 800302a:	d101      	bne.n	8003030 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800302c:	4b23      	ldr	r3, [pc, #140]	; (80030bc <HAL_RCC_GetSysClockFreq+0x114>)
 800302e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	2b0c      	cmp	r3, #12
 8003034:	d134      	bne.n	80030a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003036:	4b1e      	ldr	r3, [pc, #120]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	f003 0303 	and.w	r3, r3, #3
 800303e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	2b02      	cmp	r3, #2
 8003044:	d003      	beq.n	800304e <HAL_RCC_GetSysClockFreq+0xa6>
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	2b03      	cmp	r3, #3
 800304a:	d003      	beq.n	8003054 <HAL_RCC_GetSysClockFreq+0xac>
 800304c:	e005      	b.n	800305a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800304e:	4b1a      	ldr	r3, [pc, #104]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003050:	617b      	str	r3, [r7, #20]
      break;
 8003052:	e005      	b.n	8003060 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003054:	4b19      	ldr	r3, [pc, #100]	; (80030bc <HAL_RCC_GetSysClockFreq+0x114>)
 8003056:	617b      	str	r3, [r7, #20]
      break;
 8003058:	e002      	b.n	8003060 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	617b      	str	r3, [r7, #20]
      break;
 800305e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003060:	4b13      	ldr	r3, [pc, #76]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	091b      	lsrs	r3, r3, #4
 8003066:	f003 0307 	and.w	r3, r3, #7
 800306a:	3301      	adds	r3, #1
 800306c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800306e:	4b10      	ldr	r3, [pc, #64]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	0a1b      	lsrs	r3, r3, #8
 8003074:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003078:	697a      	ldr	r2, [r7, #20]
 800307a:	fb03 f202 	mul.w	r2, r3, r2
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	fbb2 f3f3 	udiv	r3, r2, r3
 8003084:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003086:	4b0a      	ldr	r3, [pc, #40]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	0e5b      	lsrs	r3, r3, #25
 800308c:	f003 0303 	and.w	r3, r3, #3
 8003090:	3301      	adds	r3, #1
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	fbb2 f3f3 	udiv	r3, r2, r3
 800309e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80030a0:	69bb      	ldr	r3, [r7, #24]
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3724      	adds	r7, #36	; 0x24
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	40021000 	.word	0x40021000
 80030b4:	080094a8 	.word	0x080094a8
 80030b8:	00f42400 	.word	0x00f42400
 80030bc:	007a1200 	.word	0x007a1200

080030c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030c4:	4b03      	ldr	r3, [pc, #12]	; (80030d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80030c6:	681b      	ldr	r3, [r3, #0]
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	20000000 	.word	0x20000000

080030d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030dc:	f7ff fff0 	bl	80030c0 <HAL_RCC_GetHCLKFreq>
 80030e0:	4602      	mov	r2, r0
 80030e2:	4b06      	ldr	r3, [pc, #24]	; (80030fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	0a1b      	lsrs	r3, r3, #8
 80030e8:	f003 0307 	and.w	r3, r3, #7
 80030ec:	4904      	ldr	r1, [pc, #16]	; (8003100 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030ee:	5ccb      	ldrb	r3, [r1, r3]
 80030f0:	f003 031f 	and.w	r3, r3, #31
 80030f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40021000 	.word	0x40021000
 8003100:	080094a0 	.word	0x080094a0

08003104 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003108:	f7ff ffda 	bl	80030c0 <HAL_RCC_GetHCLKFreq>
 800310c:	4602      	mov	r2, r0
 800310e:	4b06      	ldr	r3, [pc, #24]	; (8003128 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	0adb      	lsrs	r3, r3, #11
 8003114:	f003 0307 	and.w	r3, r3, #7
 8003118:	4904      	ldr	r1, [pc, #16]	; (800312c <HAL_RCC_GetPCLK2Freq+0x28>)
 800311a:	5ccb      	ldrb	r3, [r1, r3]
 800311c:	f003 031f 	and.w	r3, r3, #31
 8003120:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003124:	4618      	mov	r0, r3
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40021000 	.word	0x40021000
 800312c:	080094a0 	.word	0x080094a0

08003130 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	220f      	movs	r2, #15
 800313e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003140:	4b12      	ldr	r3, [pc, #72]	; (800318c <HAL_RCC_GetClockConfig+0x5c>)
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f003 0203 	and.w	r2, r3, #3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800314c:	4b0f      	ldr	r3, [pc, #60]	; (800318c <HAL_RCC_GetClockConfig+0x5c>)
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003158:	4b0c      	ldr	r3, [pc, #48]	; (800318c <HAL_RCC_GetClockConfig+0x5c>)
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003164:	4b09      	ldr	r3, [pc, #36]	; (800318c <HAL_RCC_GetClockConfig+0x5c>)
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	08db      	lsrs	r3, r3, #3
 800316a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003172:	4b07      	ldr	r3, [pc, #28]	; (8003190 <HAL_RCC_GetClockConfig+0x60>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0207 	and.w	r2, r3, #7
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	601a      	str	r2, [r3, #0]
}
 800317e:	bf00      	nop
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	40021000 	.word	0x40021000
 8003190:	40022000 	.word	0x40022000

08003194 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b086      	sub	sp, #24
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800319c:	2300      	movs	r3, #0
 800319e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80031a0:	4b2a      	ldr	r3, [pc, #168]	; (800324c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d003      	beq.n	80031b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80031ac:	f7ff f902 	bl	80023b4 <HAL_PWREx_GetVoltageRange>
 80031b0:	6178      	str	r0, [r7, #20]
 80031b2:	e014      	b.n	80031de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80031b4:	4b25      	ldr	r3, [pc, #148]	; (800324c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031b8:	4a24      	ldr	r2, [pc, #144]	; (800324c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031be:	6593      	str	r3, [r2, #88]	; 0x58
 80031c0:	4b22      	ldr	r3, [pc, #136]	; (800324c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031c8:	60fb      	str	r3, [r7, #12]
 80031ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80031cc:	f7ff f8f2 	bl	80023b4 <HAL_PWREx_GetVoltageRange>
 80031d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80031d2:	4b1e      	ldr	r3, [pc, #120]	; (800324c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031d6:	4a1d      	ldr	r2, [pc, #116]	; (800324c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031dc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031e4:	d10b      	bne.n	80031fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2b80      	cmp	r3, #128	; 0x80
 80031ea:	d919      	bls.n	8003220 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2ba0      	cmp	r3, #160	; 0xa0
 80031f0:	d902      	bls.n	80031f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80031f2:	2302      	movs	r3, #2
 80031f4:	613b      	str	r3, [r7, #16]
 80031f6:	e013      	b.n	8003220 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031f8:	2301      	movs	r3, #1
 80031fa:	613b      	str	r3, [r7, #16]
 80031fc:	e010      	b.n	8003220 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2b80      	cmp	r3, #128	; 0x80
 8003202:	d902      	bls.n	800320a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003204:	2303      	movs	r3, #3
 8003206:	613b      	str	r3, [r7, #16]
 8003208:	e00a      	b.n	8003220 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2b80      	cmp	r3, #128	; 0x80
 800320e:	d102      	bne.n	8003216 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003210:	2302      	movs	r3, #2
 8003212:	613b      	str	r3, [r7, #16]
 8003214:	e004      	b.n	8003220 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2b70      	cmp	r3, #112	; 0x70
 800321a:	d101      	bne.n	8003220 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800321c:	2301      	movs	r3, #1
 800321e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003220:	4b0b      	ldr	r3, [pc, #44]	; (8003250 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f023 0207 	bic.w	r2, r3, #7
 8003228:	4909      	ldr	r1, [pc, #36]	; (8003250 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	4313      	orrs	r3, r2
 800322e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003230:	4b07      	ldr	r3, [pc, #28]	; (8003250 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0307 	and.w	r3, r3, #7
 8003238:	693a      	ldr	r2, [r7, #16]
 800323a:	429a      	cmp	r2, r3
 800323c:	d001      	beq.n	8003242 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e000      	b.n	8003244 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003242:	2300      	movs	r3, #0
}
 8003244:	4618      	mov	r0, r3
 8003246:	3718      	adds	r7, #24
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40021000 	.word	0x40021000
 8003250:	40022000 	.word	0x40022000

08003254 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800325c:	2300      	movs	r3, #0
 800325e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003260:	2300      	movs	r3, #0
 8003262:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800326c:	2b00      	cmp	r3, #0
 800326e:	d041      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003274:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003278:	d02a      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800327a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800327e:	d824      	bhi.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003280:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003284:	d008      	beq.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003286:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800328a:	d81e      	bhi.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x76>
 800328c:	2b00      	cmp	r3, #0
 800328e:	d00a      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003290:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003294:	d010      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003296:	e018      	b.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003298:	4b86      	ldr	r3, [pc, #536]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	4a85      	ldr	r2, [pc, #532]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800329e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032a2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032a4:	e015      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	3304      	adds	r3, #4
 80032aa:	2100      	movs	r1, #0
 80032ac:	4618      	mov	r0, r3
 80032ae:	f000 facb 	bl	8003848 <RCCEx_PLLSAI1_Config>
 80032b2:	4603      	mov	r3, r0
 80032b4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032b6:	e00c      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	3320      	adds	r3, #32
 80032bc:	2100      	movs	r1, #0
 80032be:	4618      	mov	r0, r3
 80032c0:	f000 fbb6 	bl	8003a30 <RCCEx_PLLSAI2_Config>
 80032c4:	4603      	mov	r3, r0
 80032c6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032c8:	e003      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	74fb      	strb	r3, [r7, #19]
      break;
 80032ce:	e000      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80032d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032d2:	7cfb      	ldrb	r3, [r7, #19]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d10b      	bne.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80032d8:	4b76      	ldr	r3, [pc, #472]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032de:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80032e6:	4973      	ldr	r1, [pc, #460]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80032ee:	e001      	b.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032f0:	7cfb      	ldrb	r3, [r7, #19]
 80032f2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d041      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003304:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003308:	d02a      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800330a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800330e:	d824      	bhi.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003310:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003314:	d008      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003316:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800331a:	d81e      	bhi.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800331c:	2b00      	cmp	r3, #0
 800331e:	d00a      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003320:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003324:	d010      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003326:	e018      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003328:	4b62      	ldr	r3, [pc, #392]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	4a61      	ldr	r2, [pc, #388]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800332e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003332:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003334:	e015      	b.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	3304      	adds	r3, #4
 800333a:	2100      	movs	r1, #0
 800333c:	4618      	mov	r0, r3
 800333e:	f000 fa83 	bl	8003848 <RCCEx_PLLSAI1_Config>
 8003342:	4603      	mov	r3, r0
 8003344:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003346:	e00c      	b.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	3320      	adds	r3, #32
 800334c:	2100      	movs	r1, #0
 800334e:	4618      	mov	r0, r3
 8003350:	f000 fb6e 	bl	8003a30 <RCCEx_PLLSAI2_Config>
 8003354:	4603      	mov	r3, r0
 8003356:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003358:	e003      	b.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	74fb      	strb	r3, [r7, #19]
      break;
 800335e:	e000      	b.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003360:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003362:	7cfb      	ldrb	r3, [r7, #19]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d10b      	bne.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003368:	4b52      	ldr	r3, [pc, #328]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800336a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800336e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003376:	494f      	ldr	r1, [pc, #316]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003378:	4313      	orrs	r3, r2
 800337a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800337e:	e001      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003380:	7cfb      	ldrb	r3, [r7, #19]
 8003382:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800338c:	2b00      	cmp	r3, #0
 800338e:	f000 80a0 	beq.w	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003392:	2300      	movs	r3, #0
 8003394:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003396:	4b47      	ldr	r3, [pc, #284]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800339a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80033a2:	2301      	movs	r3, #1
 80033a4:	e000      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80033a6:	2300      	movs	r3, #0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00d      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033ac:	4b41      	ldr	r3, [pc, #260]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b0:	4a40      	ldr	r2, [pc, #256]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033b6:	6593      	str	r3, [r2, #88]	; 0x58
 80033b8:	4b3e      	ldr	r3, [pc, #248]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c0:	60bb      	str	r3, [r7, #8]
 80033c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033c4:	2301      	movs	r3, #1
 80033c6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033c8:	4b3b      	ldr	r3, [pc, #236]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a3a      	ldr	r2, [pc, #232]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033d2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033d4:	f7fe f96c 	bl	80016b0 <HAL_GetTick>
 80033d8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80033da:	e009      	b.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033dc:	f7fe f968 	bl	80016b0 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d902      	bls.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	74fb      	strb	r3, [r7, #19]
        break;
 80033ee:	e005      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80033f0:	4b31      	ldr	r3, [pc, #196]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d0ef      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80033fc:	7cfb      	ldrb	r3, [r7, #19]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d15c      	bne.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003402:	4b2c      	ldr	r3, [pc, #176]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003404:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003408:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800340c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d01f      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	429a      	cmp	r2, r3
 800341e:	d019      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003420:	4b24      	ldr	r3, [pc, #144]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003422:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003426:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800342a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800342c:	4b21      	ldr	r3, [pc, #132]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800342e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003432:	4a20      	ldr	r2, [pc, #128]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003434:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003438:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800343c:	4b1d      	ldr	r3, [pc, #116]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800343e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003442:	4a1c      	ldr	r2, [pc, #112]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003444:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003448:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800344c:	4a19      	ldr	r2, [pc, #100]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b00      	cmp	r3, #0
 800345c:	d016      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800345e:	f7fe f927 	bl	80016b0 <HAL_GetTick>
 8003462:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003464:	e00b      	b.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003466:	f7fe f923 	bl	80016b0 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	f241 3288 	movw	r2, #5000	; 0x1388
 8003474:	4293      	cmp	r3, r2
 8003476:	d902      	bls.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	74fb      	strb	r3, [r7, #19]
            break;
 800347c:	e006      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800347e:	4b0d      	ldr	r3, [pc, #52]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003480:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d0ec      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800348c:	7cfb      	ldrb	r3, [r7, #19]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d10c      	bne.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003492:	4b08      	ldr	r3, [pc, #32]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003494:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003498:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034a2:	4904      	ldr	r1, [pc, #16]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80034aa:	e009      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034ac:	7cfb      	ldrb	r3, [r7, #19]
 80034ae:	74bb      	strb	r3, [r7, #18]
 80034b0:	e006      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80034b2:	bf00      	nop
 80034b4:	40021000 	.word	0x40021000
 80034b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034bc:	7cfb      	ldrb	r3, [r7, #19]
 80034be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034c0:	7c7b      	ldrb	r3, [r7, #17]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d105      	bne.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034c6:	4b9e      	ldr	r3, [pc, #632]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ca:	4a9d      	ldr	r2, [pc, #628]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034d0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0301 	and.w	r3, r3, #1
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00a      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034de:	4b98      	ldr	r3, [pc, #608]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034e4:	f023 0203 	bic.w	r2, r3, #3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ec:	4994      	ldr	r1, [pc, #592]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0302 	and.w	r3, r3, #2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00a      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003500:	4b8f      	ldr	r3, [pc, #572]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003506:	f023 020c 	bic.w	r2, r3, #12
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800350e:	498c      	ldr	r1, [pc, #560]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003510:	4313      	orrs	r3, r2
 8003512:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0304 	and.w	r3, r3, #4
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00a      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003522:	4b87      	ldr	r3, [pc, #540]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003528:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003530:	4983      	ldr	r1, [pc, #524]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003532:	4313      	orrs	r3, r2
 8003534:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0308 	and.w	r3, r3, #8
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00a      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003544:	4b7e      	ldr	r3, [pc, #504]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800354a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003552:	497b      	ldr	r1, [pc, #492]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003554:	4313      	orrs	r3, r2
 8003556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0310 	and.w	r3, r3, #16
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00a      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003566:	4b76      	ldr	r3, [pc, #472]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800356c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003574:	4972      	ldr	r1, [pc, #456]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003576:	4313      	orrs	r3, r2
 8003578:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0320 	and.w	r3, r3, #32
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00a      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003588:	4b6d      	ldr	r3, [pc, #436]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800358a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800358e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003596:	496a      	ldr	r1, [pc, #424]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003598:	4313      	orrs	r3, r2
 800359a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00a      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035aa:	4b65      	ldr	r3, [pc, #404]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035b0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b8:	4961      	ldr	r1, [pc, #388]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00a      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80035cc:	4b5c      	ldr	r3, [pc, #368]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035d2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035da:	4959      	ldr	r1, [pc, #356]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035dc:	4313      	orrs	r3, r2
 80035de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00a      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035ee:	4b54      	ldr	r3, [pc, #336]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035f4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035fc:	4950      	ldr	r1, [pc, #320]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00a      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003610:	4b4b      	ldr	r3, [pc, #300]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003616:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800361e:	4948      	ldr	r1, [pc, #288]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003620:	4313      	orrs	r3, r2
 8003622:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00a      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003632:	4b43      	ldr	r3, [pc, #268]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003634:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003638:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003640:	493f      	ldr	r1, [pc, #252]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003642:	4313      	orrs	r3, r2
 8003644:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d028      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003654:	4b3a      	ldr	r3, [pc, #232]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003656:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800365a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003662:	4937      	ldr	r1, [pc, #220]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003664:	4313      	orrs	r3, r2
 8003666:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800366e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003672:	d106      	bne.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003674:	4b32      	ldr	r3, [pc, #200]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	4a31      	ldr	r2, [pc, #196]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800367a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800367e:	60d3      	str	r3, [r2, #12]
 8003680:	e011      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003686:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800368a:	d10c      	bne.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	3304      	adds	r3, #4
 8003690:	2101      	movs	r1, #1
 8003692:	4618      	mov	r0, r3
 8003694:	f000 f8d8 	bl	8003848 <RCCEx_PLLSAI1_Config>
 8003698:	4603      	mov	r3, r0
 800369a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800369c:	7cfb      	ldrb	r3, [r7, #19]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80036a2:	7cfb      	ldrb	r3, [r7, #19]
 80036a4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d028      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036b2:	4b23      	ldr	r3, [pc, #140]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036b8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c0:	491f      	ldr	r1, [pc, #124]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036d0:	d106      	bne.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036d2:	4b1b      	ldr	r3, [pc, #108]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	4a1a      	ldr	r2, [pc, #104]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036dc:	60d3      	str	r3, [r2, #12]
 80036de:	e011      	b.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036e8:	d10c      	bne.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	3304      	adds	r3, #4
 80036ee:	2101      	movs	r1, #1
 80036f0:	4618      	mov	r0, r3
 80036f2:	f000 f8a9 	bl	8003848 <RCCEx_PLLSAI1_Config>
 80036f6:	4603      	mov	r3, r0
 80036f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036fa:	7cfb      	ldrb	r3, [r7, #19]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003700:	7cfb      	ldrb	r3, [r7, #19]
 8003702:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d02b      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003710:	4b0b      	ldr	r3, [pc, #44]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003712:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003716:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800371e:	4908      	ldr	r1, [pc, #32]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003720:	4313      	orrs	r3, r2
 8003722:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800372a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800372e:	d109      	bne.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003730:	4b03      	ldr	r3, [pc, #12]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	4a02      	ldr	r2, [pc, #8]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003736:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800373a:	60d3      	str	r3, [r2, #12]
 800373c:	e014      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800373e:	bf00      	nop
 8003740:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003748:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800374c:	d10c      	bne.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	3304      	adds	r3, #4
 8003752:	2101      	movs	r1, #1
 8003754:	4618      	mov	r0, r3
 8003756:	f000 f877 	bl	8003848 <RCCEx_PLLSAI1_Config>
 800375a:	4603      	mov	r3, r0
 800375c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800375e:	7cfb      	ldrb	r3, [r7, #19]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003764:	7cfb      	ldrb	r3, [r7, #19]
 8003766:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d02f      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003774:	4b2b      	ldr	r3, [pc, #172]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800377a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003782:	4928      	ldr	r1, [pc, #160]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003784:	4313      	orrs	r3, r2
 8003786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800378e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003792:	d10d      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	3304      	adds	r3, #4
 8003798:	2102      	movs	r1, #2
 800379a:	4618      	mov	r0, r3
 800379c:	f000 f854 	bl	8003848 <RCCEx_PLLSAI1_Config>
 80037a0:	4603      	mov	r3, r0
 80037a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037a4:	7cfb      	ldrb	r3, [r7, #19]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d014      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80037aa:	7cfb      	ldrb	r3, [r7, #19]
 80037ac:	74bb      	strb	r3, [r7, #18]
 80037ae:	e011      	b.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037b8:	d10c      	bne.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	3320      	adds	r3, #32
 80037be:	2102      	movs	r1, #2
 80037c0:	4618      	mov	r0, r3
 80037c2:	f000 f935 	bl	8003a30 <RCCEx_PLLSAI2_Config>
 80037c6:	4603      	mov	r3, r0
 80037c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037ca:	7cfb      	ldrb	r3, [r7, #19]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d001      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80037d0:	7cfb      	ldrb	r3, [r7, #19]
 80037d2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00a      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80037e0:	4b10      	ldr	r3, [pc, #64]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037e6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037ee:	490d      	ldr	r1, [pc, #52]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00b      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003802:	4b08      	ldr	r3, [pc, #32]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003804:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003808:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003812:	4904      	ldr	r1, [pc, #16]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003814:	4313      	orrs	r3, r2
 8003816:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800381a:	7cbb      	ldrb	r3, [r7, #18]
}
 800381c:	4618      	mov	r0, r3
 800381e:	3718      	adds	r7, #24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	40021000 	.word	0x40021000

08003828 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800382c:	4b05      	ldr	r3, [pc, #20]	; (8003844 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a04      	ldr	r2, [pc, #16]	; (8003844 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003832:	f043 0304 	orr.w	r3, r3, #4
 8003836:	6013      	str	r3, [r2, #0]
}
 8003838:	bf00      	nop
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	40021000 	.word	0x40021000

08003848 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003852:	2300      	movs	r3, #0
 8003854:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003856:	4b75      	ldr	r3, [pc, #468]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	f003 0303 	and.w	r3, r3, #3
 800385e:	2b00      	cmp	r3, #0
 8003860:	d018      	beq.n	8003894 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003862:	4b72      	ldr	r3, [pc, #456]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	f003 0203 	and.w	r2, r3, #3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	429a      	cmp	r2, r3
 8003870:	d10d      	bne.n	800388e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
       ||
 8003876:	2b00      	cmp	r3, #0
 8003878:	d009      	beq.n	800388e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800387a:	4b6c      	ldr	r3, [pc, #432]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	091b      	lsrs	r3, r3, #4
 8003880:	f003 0307 	and.w	r3, r3, #7
 8003884:	1c5a      	adds	r2, r3, #1
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
       ||
 800388a:	429a      	cmp	r2, r3
 800388c:	d047      	beq.n	800391e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	73fb      	strb	r3, [r7, #15]
 8003892:	e044      	b.n	800391e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2b03      	cmp	r3, #3
 800389a:	d018      	beq.n	80038ce <RCCEx_PLLSAI1_Config+0x86>
 800389c:	2b03      	cmp	r3, #3
 800389e:	d825      	bhi.n	80038ec <RCCEx_PLLSAI1_Config+0xa4>
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d002      	beq.n	80038aa <RCCEx_PLLSAI1_Config+0x62>
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d009      	beq.n	80038bc <RCCEx_PLLSAI1_Config+0x74>
 80038a8:	e020      	b.n	80038ec <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038aa:	4b60      	ldr	r3, [pc, #384]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d11d      	bne.n	80038f2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038ba:	e01a      	b.n	80038f2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80038bc:	4b5b      	ldr	r3, [pc, #364]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d116      	bne.n	80038f6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038cc:	e013      	b.n	80038f6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80038ce:	4b57      	ldr	r3, [pc, #348]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10f      	bne.n	80038fa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80038da:	4b54      	ldr	r3, [pc, #336]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d109      	bne.n	80038fa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80038ea:	e006      	b.n	80038fa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	73fb      	strb	r3, [r7, #15]
      break;
 80038f0:	e004      	b.n	80038fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038f2:	bf00      	nop
 80038f4:	e002      	b.n	80038fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038f6:	bf00      	nop
 80038f8:	e000      	b.n	80038fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038fa:	bf00      	nop
    }

    if(status == HAL_OK)
 80038fc:	7bfb      	ldrb	r3, [r7, #15]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10d      	bne.n	800391e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003902:	4b4a      	ldr	r3, [pc, #296]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6819      	ldr	r1, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	3b01      	subs	r3, #1
 8003914:	011b      	lsls	r3, r3, #4
 8003916:	430b      	orrs	r3, r1
 8003918:	4944      	ldr	r1, [pc, #272]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 800391a:	4313      	orrs	r3, r2
 800391c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800391e:	7bfb      	ldrb	r3, [r7, #15]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d17d      	bne.n	8003a20 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003924:	4b41      	ldr	r3, [pc, #260]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a40      	ldr	r2, [pc, #256]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 800392a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800392e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003930:	f7fd febe 	bl	80016b0 <HAL_GetTick>
 8003934:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003936:	e009      	b.n	800394c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003938:	f7fd feba 	bl	80016b0 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d902      	bls.n	800394c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	73fb      	strb	r3, [r7, #15]
        break;
 800394a:	e005      	b.n	8003958 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800394c:	4b37      	ldr	r3, [pc, #220]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1ef      	bne.n	8003938 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003958:	7bfb      	ldrb	r3, [r7, #15]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d160      	bne.n	8003a20 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d111      	bne.n	8003988 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003964:	4b31      	ldr	r3, [pc, #196]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800396c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	6892      	ldr	r2, [r2, #8]
 8003974:	0211      	lsls	r1, r2, #8
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	68d2      	ldr	r2, [r2, #12]
 800397a:	0912      	lsrs	r2, r2, #4
 800397c:	0452      	lsls	r2, r2, #17
 800397e:	430a      	orrs	r2, r1
 8003980:	492a      	ldr	r1, [pc, #168]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003982:	4313      	orrs	r3, r2
 8003984:	610b      	str	r3, [r1, #16]
 8003986:	e027      	b.n	80039d8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d112      	bne.n	80039b4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800398e:	4b27      	ldr	r3, [pc, #156]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003996:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	6892      	ldr	r2, [r2, #8]
 800399e:	0211      	lsls	r1, r2, #8
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	6912      	ldr	r2, [r2, #16]
 80039a4:	0852      	lsrs	r2, r2, #1
 80039a6:	3a01      	subs	r2, #1
 80039a8:	0552      	lsls	r2, r2, #21
 80039aa:	430a      	orrs	r2, r1
 80039ac:	491f      	ldr	r1, [pc, #124]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	610b      	str	r3, [r1, #16]
 80039b2:	e011      	b.n	80039d8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039b4:	4b1d      	ldr	r3, [pc, #116]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039b6:	691b      	ldr	r3, [r3, #16]
 80039b8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80039bc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	6892      	ldr	r2, [r2, #8]
 80039c4:	0211      	lsls	r1, r2, #8
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	6952      	ldr	r2, [r2, #20]
 80039ca:	0852      	lsrs	r2, r2, #1
 80039cc:	3a01      	subs	r2, #1
 80039ce:	0652      	lsls	r2, r2, #25
 80039d0:	430a      	orrs	r2, r1
 80039d2:	4916      	ldr	r1, [pc, #88]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80039d8:	4b14      	ldr	r3, [pc, #80]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a13      	ldr	r2, [pc, #76]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80039e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e4:	f7fd fe64 	bl	80016b0 <HAL_GetTick>
 80039e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039ea:	e009      	b.n	8003a00 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039ec:	f7fd fe60 	bl	80016b0 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d902      	bls.n	8003a00 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	73fb      	strb	r3, [r7, #15]
          break;
 80039fe:	e005      	b.n	8003a0c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a00:	4b0a      	ldr	r3, [pc, #40]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d0ef      	beq.n	80039ec <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003a0c:	7bfb      	ldrb	r3, [r7, #15]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d106      	bne.n	8003a20 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003a12:	4b06      	ldr	r3, [pc, #24]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a14:	691a      	ldr	r2, [r3, #16]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	4904      	ldr	r1, [pc, #16]	; (8003a2c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40021000 	.word	0x40021000

08003a30 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a3e:	4b6a      	ldr	r3, [pc, #424]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	f003 0303 	and.w	r3, r3, #3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d018      	beq.n	8003a7c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003a4a:	4b67      	ldr	r3, [pc, #412]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	f003 0203 	and.w	r2, r3, #3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d10d      	bne.n	8003a76 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
       ||
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d009      	beq.n	8003a76 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003a62:	4b61      	ldr	r3, [pc, #388]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	091b      	lsrs	r3, r3, #4
 8003a68:	f003 0307 	and.w	r3, r3, #7
 8003a6c:	1c5a      	adds	r2, r3, #1
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
       ||
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d047      	beq.n	8003b06 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	73fb      	strb	r3, [r7, #15]
 8003a7a:	e044      	b.n	8003b06 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2b03      	cmp	r3, #3
 8003a82:	d018      	beq.n	8003ab6 <RCCEx_PLLSAI2_Config+0x86>
 8003a84:	2b03      	cmp	r3, #3
 8003a86:	d825      	bhi.n	8003ad4 <RCCEx_PLLSAI2_Config+0xa4>
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d002      	beq.n	8003a92 <RCCEx_PLLSAI2_Config+0x62>
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d009      	beq.n	8003aa4 <RCCEx_PLLSAI2_Config+0x74>
 8003a90:	e020      	b.n	8003ad4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a92:	4b55      	ldr	r3, [pc, #340]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d11d      	bne.n	8003ada <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aa2:	e01a      	b.n	8003ada <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003aa4:	4b50      	ldr	r3, [pc, #320]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d116      	bne.n	8003ade <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ab4:	e013      	b.n	8003ade <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ab6:	4b4c      	ldr	r3, [pc, #304]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d10f      	bne.n	8003ae2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ac2:	4b49      	ldr	r3, [pc, #292]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d109      	bne.n	8003ae2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ad2:	e006      	b.n	8003ae2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ad8:	e004      	b.n	8003ae4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ada:	bf00      	nop
 8003adc:	e002      	b.n	8003ae4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ade:	bf00      	nop
 8003ae0:	e000      	b.n	8003ae4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ae2:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ae4:	7bfb      	ldrb	r3, [r7, #15]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10d      	bne.n	8003b06 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003aea:	4b3f      	ldr	r3, [pc, #252]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6819      	ldr	r1, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	3b01      	subs	r3, #1
 8003afc:	011b      	lsls	r3, r3, #4
 8003afe:	430b      	orrs	r3, r1
 8003b00:	4939      	ldr	r1, [pc, #228]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b06:	7bfb      	ldrb	r3, [r7, #15]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d167      	bne.n	8003bdc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003b0c:	4b36      	ldr	r3, [pc, #216]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a35      	ldr	r2, [pc, #212]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b18:	f7fd fdca 	bl	80016b0 <HAL_GetTick>
 8003b1c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b1e:	e009      	b.n	8003b34 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b20:	f7fd fdc6 	bl	80016b0 <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d902      	bls.n	8003b34 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	73fb      	strb	r3, [r7, #15]
        break;
 8003b32:	e005      	b.n	8003b40 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b34:	4b2c      	ldr	r3, [pc, #176]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1ef      	bne.n	8003b20 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b40:	7bfb      	ldrb	r3, [r7, #15]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d14a      	bne.n	8003bdc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d111      	bne.n	8003b70 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b4c:	4b26      	ldr	r3, [pc, #152]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003b54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	6892      	ldr	r2, [r2, #8]
 8003b5c:	0211      	lsls	r1, r2, #8
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	68d2      	ldr	r2, [r2, #12]
 8003b62:	0912      	lsrs	r2, r2, #4
 8003b64:	0452      	lsls	r2, r2, #17
 8003b66:	430a      	orrs	r2, r1
 8003b68:	491f      	ldr	r1, [pc, #124]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	614b      	str	r3, [r1, #20]
 8003b6e:	e011      	b.n	8003b94 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b70:	4b1d      	ldr	r3, [pc, #116]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003b78:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	6892      	ldr	r2, [r2, #8]
 8003b80:	0211      	lsls	r1, r2, #8
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	6912      	ldr	r2, [r2, #16]
 8003b86:	0852      	lsrs	r2, r2, #1
 8003b88:	3a01      	subs	r2, #1
 8003b8a:	0652      	lsls	r2, r2, #25
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	4916      	ldr	r1, [pc, #88]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b94:	4b14      	ldr	r3, [pc, #80]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a13      	ldr	r2, [pc, #76]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b9e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba0:	f7fd fd86 	bl	80016b0 <HAL_GetTick>
 8003ba4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ba6:	e009      	b.n	8003bbc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ba8:	f7fd fd82 	bl	80016b0 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d902      	bls.n	8003bbc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	73fb      	strb	r3, [r7, #15]
          break;
 8003bba:	e005      	b.n	8003bc8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bbc:	4b0a      	ldr	r3, [pc, #40]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d0ef      	beq.n	8003ba8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003bc8:	7bfb      	ldrb	r3, [r7, #15]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d106      	bne.n	8003bdc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003bce:	4b06      	ldr	r3, [pc, #24]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd0:	695a      	ldr	r2, [r3, #20]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	4904      	ldr	r1, [pc, #16]	; (8003be8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3710      	adds	r7, #16
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	40021000 	.word	0x40021000

08003bec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d101      	bne.n	8003bfe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e095      	b.n	8003d2a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d108      	bne.n	8003c18 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c0e:	d009      	beq.n	8003c24 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	61da      	str	r2, [r3, #28]
 8003c16:	e005      	b.n	8003c24 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d106      	bne.n	8003c44 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f7fd fa06 	bl	8001050 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2202      	movs	r2, #2
 8003c48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c5a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003c64:	d902      	bls.n	8003c6c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003c66:	2300      	movs	r3, #0
 8003c68:	60fb      	str	r3, [r7, #12]
 8003c6a:	e002      	b.n	8003c72 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003c6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c70:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003c7a:	d007      	beq.n	8003c8c <HAL_SPI_Init+0xa0>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003c84:	d002      	beq.n	8003c8c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003c9c:	431a      	orrs	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	691b      	ldr	r3, [r3, #16]
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	695b      	ldr	r3, [r3, #20]
 8003cac:	f003 0301 	and.w	r3, r3, #1
 8003cb0:	431a      	orrs	r2, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	699b      	ldr	r3, [r3, #24]
 8003cb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	69db      	ldr	r3, [r3, #28]
 8003cc0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cce:	ea42 0103 	orr.w	r1, r2, r3
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cd6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	0c1b      	lsrs	r3, r3, #16
 8003ce8:	f003 0204 	and.w	r2, r3, #4
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf0:	f003 0310 	and.w	r3, r3, #16
 8003cf4:	431a      	orrs	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cfa:	f003 0308 	and.w	r3, r3, #8
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003d08:	ea42 0103 	orr.w	r1, r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	430a      	orrs	r2, r1
 8003d18:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3710      	adds	r7, #16
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b082      	sub	sp, #8
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d101      	bne.n	8003d44 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e049      	b.n	8003dd8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d106      	bne.n	8003d5e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 f841 	bl	8003de0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2202      	movs	r2, #2
 8003d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	3304      	adds	r3, #4
 8003d6e:	4619      	mov	r1, r3
 8003d70:	4610      	mov	r0, r2
 8003d72:	f000 f9f7 	bl	8004164 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3708      	adds	r7, #8
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}

08003de0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b085      	sub	sp, #20
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d001      	beq.n	8003e0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e04f      	b.n	8003eac <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2202      	movs	r2, #2
 8003e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68da      	ldr	r2, [r3, #12]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f042 0201 	orr.w	r2, r2, #1
 8003e22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a23      	ldr	r2, [pc, #140]	; (8003eb8 <HAL_TIM_Base_Start_IT+0xc4>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d01d      	beq.n	8003e6a <HAL_TIM_Base_Start_IT+0x76>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e36:	d018      	beq.n	8003e6a <HAL_TIM_Base_Start_IT+0x76>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a1f      	ldr	r2, [pc, #124]	; (8003ebc <HAL_TIM_Base_Start_IT+0xc8>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d013      	beq.n	8003e6a <HAL_TIM_Base_Start_IT+0x76>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a1e      	ldr	r2, [pc, #120]	; (8003ec0 <HAL_TIM_Base_Start_IT+0xcc>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d00e      	beq.n	8003e6a <HAL_TIM_Base_Start_IT+0x76>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a1c      	ldr	r2, [pc, #112]	; (8003ec4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d009      	beq.n	8003e6a <HAL_TIM_Base_Start_IT+0x76>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a1b      	ldr	r2, [pc, #108]	; (8003ec8 <HAL_TIM_Base_Start_IT+0xd4>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d004      	beq.n	8003e6a <HAL_TIM_Base_Start_IT+0x76>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a19      	ldr	r2, [pc, #100]	; (8003ecc <HAL_TIM_Base_Start_IT+0xd8>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d115      	bne.n	8003e96 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	4b17      	ldr	r3, [pc, #92]	; (8003ed0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003e72:	4013      	ands	r3, r2
 8003e74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2b06      	cmp	r3, #6
 8003e7a:	d015      	beq.n	8003ea8 <HAL_TIM_Base_Start_IT+0xb4>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e82:	d011      	beq.n	8003ea8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f042 0201 	orr.w	r2, r2, #1
 8003e92:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e94:	e008      	b.n	8003ea8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f042 0201 	orr.w	r2, r2, #1
 8003ea4:	601a      	str	r2, [r3, #0]
 8003ea6:	e000      	b.n	8003eaa <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ea8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3714      	adds	r7, #20
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr
 8003eb8:	40012c00 	.word	0x40012c00
 8003ebc:	40000400 	.word	0x40000400
 8003ec0:	40000800 	.word	0x40000800
 8003ec4:	40000c00 	.word	0x40000c00
 8003ec8:	40013400 	.word	0x40013400
 8003ecc:	40014000 	.word	0x40014000
 8003ed0:	00010007 	.word	0x00010007

08003ed4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d122      	bne.n	8003f30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	f003 0302 	and.w	r3, r3, #2
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d11b      	bne.n	8003f30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f06f 0202 	mvn.w	r2, #2
 8003f00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2201      	movs	r2, #1
 8003f06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	f003 0303 	and.w	r3, r3, #3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d003      	beq.n	8003f1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 f905 	bl	8004126 <HAL_TIM_IC_CaptureCallback>
 8003f1c:	e005      	b.n	8003f2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 f8f7 	bl	8004112 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 f908 	bl	800413a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	f003 0304 	and.w	r3, r3, #4
 8003f3a:	2b04      	cmp	r3, #4
 8003f3c:	d122      	bne.n	8003f84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	f003 0304 	and.w	r3, r3, #4
 8003f48:	2b04      	cmp	r3, #4
 8003f4a:	d11b      	bne.n	8003f84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f06f 0204 	mvn.w	r2, #4
 8003f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2202      	movs	r2, #2
 8003f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d003      	beq.n	8003f72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 f8db 	bl	8004126 <HAL_TIM_IC_CaptureCallback>
 8003f70:	e005      	b.n	8003f7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 f8cd 	bl	8004112 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f000 f8de 	bl	800413a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	f003 0308 	and.w	r3, r3, #8
 8003f8e:	2b08      	cmp	r3, #8
 8003f90:	d122      	bne.n	8003fd8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	f003 0308 	and.w	r3, r3, #8
 8003f9c:	2b08      	cmp	r3, #8
 8003f9e:	d11b      	bne.n	8003fd8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f06f 0208 	mvn.w	r2, #8
 8003fa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2204      	movs	r2, #4
 8003fae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	69db      	ldr	r3, [r3, #28]
 8003fb6:	f003 0303 	and.w	r3, r3, #3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d003      	beq.n	8003fc6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f000 f8b1 	bl	8004126 <HAL_TIM_IC_CaptureCallback>
 8003fc4:	e005      	b.n	8003fd2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f8a3 	bl	8004112 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f000 f8b4 	bl	800413a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	f003 0310 	and.w	r3, r3, #16
 8003fe2:	2b10      	cmp	r3, #16
 8003fe4:	d122      	bne.n	800402c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	f003 0310 	and.w	r3, r3, #16
 8003ff0:	2b10      	cmp	r3, #16
 8003ff2:	d11b      	bne.n	800402c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f06f 0210 	mvn.w	r2, #16
 8003ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2208      	movs	r2, #8
 8004002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	69db      	ldr	r3, [r3, #28]
 800400a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800400e:	2b00      	cmp	r3, #0
 8004010:	d003      	beq.n	800401a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f887 	bl	8004126 <HAL_TIM_IC_CaptureCallback>
 8004018:	e005      	b.n	8004026 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 f879 	bl	8004112 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f000 f88a 	bl	800413a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	2b01      	cmp	r3, #1
 8004038:	d10e      	bne.n	8004058 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	f003 0301 	and.w	r3, r3, #1
 8004044:	2b01      	cmp	r3, #1
 8004046:	d107      	bne.n	8004058 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f06f 0201 	mvn.w	r2, #1
 8004050:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f7fc feb6 	bl	8000dc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004062:	2b80      	cmp	r3, #128	; 0x80
 8004064:	d10e      	bne.n	8004084 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004070:	2b80      	cmp	r3, #128	; 0x80
 8004072:	d107      	bne.n	8004084 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800407c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 f914 	bl	80042ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800408e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004092:	d10e      	bne.n	80040b2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800409e:	2b80      	cmp	r3, #128	; 0x80
 80040a0:	d107      	bne.n	80040b2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80040aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f000 f907 	bl	80042c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040bc:	2b40      	cmp	r3, #64	; 0x40
 80040be:	d10e      	bne.n	80040de <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ca:	2b40      	cmp	r3, #64	; 0x40
 80040cc:	d107      	bne.n	80040de <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f000 f838 	bl	800414e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	f003 0320 	and.w	r3, r3, #32
 80040e8:	2b20      	cmp	r3, #32
 80040ea:	d10e      	bne.n	800410a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	f003 0320 	and.w	r3, r3, #32
 80040f6:	2b20      	cmp	r3, #32
 80040f8:	d107      	bne.n	800410a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f06f 0220 	mvn.w	r2, #32
 8004102:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 f8c7 	bl	8004298 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800410a:	bf00      	nop
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004112:	b480      	push	{r7}
 8004114:	b083      	sub	sp, #12
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800411a:	bf00      	nop
 800411c:	370c      	adds	r7, #12
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr

08004126 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004126:	b480      	push	{r7}
 8004128:	b083      	sub	sp, #12
 800412a:	af00      	add	r7, sp, #0
 800412c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800412e:	bf00      	nop
 8004130:	370c      	adds	r7, #12
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr

0800413a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800413a:	b480      	push	{r7}
 800413c:	b083      	sub	sp, #12
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004142:	bf00      	nop
 8004144:	370c      	adds	r7, #12
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr

0800414e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800414e:	b480      	push	{r7}
 8004150:	b083      	sub	sp, #12
 8004152:	af00      	add	r7, sp, #0
 8004154:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004156:	bf00      	nop
 8004158:	370c      	adds	r7, #12
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
	...

08004164 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004164:	b480      	push	{r7}
 8004166:	b085      	sub	sp, #20
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4a40      	ldr	r2, [pc, #256]	; (8004278 <TIM_Base_SetConfig+0x114>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d013      	beq.n	80041a4 <TIM_Base_SetConfig+0x40>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004182:	d00f      	beq.n	80041a4 <TIM_Base_SetConfig+0x40>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	4a3d      	ldr	r2, [pc, #244]	; (800427c <TIM_Base_SetConfig+0x118>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d00b      	beq.n	80041a4 <TIM_Base_SetConfig+0x40>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a3c      	ldr	r2, [pc, #240]	; (8004280 <TIM_Base_SetConfig+0x11c>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d007      	beq.n	80041a4 <TIM_Base_SetConfig+0x40>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	4a3b      	ldr	r2, [pc, #236]	; (8004284 <TIM_Base_SetConfig+0x120>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d003      	beq.n	80041a4 <TIM_Base_SetConfig+0x40>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	4a3a      	ldr	r2, [pc, #232]	; (8004288 <TIM_Base_SetConfig+0x124>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d108      	bne.n	80041b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a2f      	ldr	r2, [pc, #188]	; (8004278 <TIM_Base_SetConfig+0x114>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d01f      	beq.n	80041fe <TIM_Base_SetConfig+0x9a>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041c4:	d01b      	beq.n	80041fe <TIM_Base_SetConfig+0x9a>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a2c      	ldr	r2, [pc, #176]	; (800427c <TIM_Base_SetConfig+0x118>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d017      	beq.n	80041fe <TIM_Base_SetConfig+0x9a>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a2b      	ldr	r2, [pc, #172]	; (8004280 <TIM_Base_SetConfig+0x11c>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d013      	beq.n	80041fe <TIM_Base_SetConfig+0x9a>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a2a      	ldr	r2, [pc, #168]	; (8004284 <TIM_Base_SetConfig+0x120>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d00f      	beq.n	80041fe <TIM_Base_SetConfig+0x9a>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a29      	ldr	r2, [pc, #164]	; (8004288 <TIM_Base_SetConfig+0x124>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d00b      	beq.n	80041fe <TIM_Base_SetConfig+0x9a>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a28      	ldr	r2, [pc, #160]	; (800428c <TIM_Base_SetConfig+0x128>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d007      	beq.n	80041fe <TIM_Base_SetConfig+0x9a>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a27      	ldr	r2, [pc, #156]	; (8004290 <TIM_Base_SetConfig+0x12c>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d003      	beq.n	80041fe <TIM_Base_SetConfig+0x9a>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a26      	ldr	r2, [pc, #152]	; (8004294 <TIM_Base_SetConfig+0x130>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d108      	bne.n	8004210 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004204:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	68fa      	ldr	r2, [r7, #12]
 800420c:	4313      	orrs	r3, r2
 800420e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	695b      	ldr	r3, [r3, #20]
 800421a:	4313      	orrs	r3, r2
 800421c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	689a      	ldr	r2, [r3, #8]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a10      	ldr	r2, [pc, #64]	; (8004278 <TIM_Base_SetConfig+0x114>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d00f      	beq.n	800425c <TIM_Base_SetConfig+0xf8>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a12      	ldr	r2, [pc, #72]	; (8004288 <TIM_Base_SetConfig+0x124>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d00b      	beq.n	800425c <TIM_Base_SetConfig+0xf8>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a11      	ldr	r2, [pc, #68]	; (800428c <TIM_Base_SetConfig+0x128>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d007      	beq.n	800425c <TIM_Base_SetConfig+0xf8>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	4a10      	ldr	r2, [pc, #64]	; (8004290 <TIM_Base_SetConfig+0x12c>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d003      	beq.n	800425c <TIM_Base_SetConfig+0xf8>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4a0f      	ldr	r2, [pc, #60]	; (8004294 <TIM_Base_SetConfig+0x130>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d103      	bne.n	8004264 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	691a      	ldr	r2, [r3, #16]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	615a      	str	r2, [r3, #20]
}
 800426a:	bf00      	nop
 800426c:	3714      	adds	r7, #20
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	40012c00 	.word	0x40012c00
 800427c:	40000400 	.word	0x40000400
 8004280:	40000800 	.word	0x40000800
 8004284:	40000c00 	.word	0x40000c00
 8004288:	40013400 	.word	0x40013400
 800428c:	40014000 	.word	0x40014000
 8004290:	40014400 	.word	0x40014400
 8004294:	40014800 	.word	0x40014800

08004298 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d101      	bne.n	80042e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e040      	b.n	8004368 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d106      	bne.n	80042fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7fc feee 	bl	80010d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2224      	movs	r2, #36	; 0x24
 8004300:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 0201 	bic.w	r2, r2, #1
 8004310:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f000 f992 	bl	800463c <UART_SetConfig>
 8004318:	4603      	mov	r3, r0
 800431a:	2b01      	cmp	r3, #1
 800431c:	d101      	bne.n	8004322 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e022      	b.n	8004368 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004326:	2b00      	cmp	r3, #0
 8004328:	d002      	beq.n	8004330 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 fc3e 	bl	8004bac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	685a      	ldr	r2, [r3, #4]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800433e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	689a      	ldr	r2, [r3, #8]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800434e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f042 0201 	orr.w	r2, r2, #1
 800435e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 fcc5 	bl	8004cf0 <UART_CheckIdleState>
 8004366:	4603      	mov	r3, r0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3708      	adds	r7, #8
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b08a      	sub	sp, #40	; 0x28
 8004374:	af02      	add	r7, sp, #8
 8004376:	60f8      	str	r0, [r7, #12]
 8004378:	60b9      	str	r1, [r7, #8]
 800437a:	603b      	str	r3, [r7, #0]
 800437c:	4613      	mov	r3, r2
 800437e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004384:	2b20      	cmp	r3, #32
 8004386:	f040 8082 	bne.w	800448e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d002      	beq.n	8004396 <HAL_UART_Transmit+0x26>
 8004390:	88fb      	ldrh	r3, [r7, #6]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e07a      	b.n	8004490 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d101      	bne.n	80043a8 <HAL_UART_Transmit+0x38>
 80043a4:	2302      	movs	r3, #2
 80043a6:	e073      	b.n	8004490 <HAL_UART_Transmit+0x120>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2221      	movs	r2, #33	; 0x21
 80043bc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043be:	f7fd f977 	bl	80016b0 <HAL_GetTick>
 80043c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	88fa      	ldrh	r2, [r7, #6]
 80043c8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	88fa      	ldrh	r2, [r7, #6]
 80043d0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043dc:	d108      	bne.n	80043f0 <HAL_UART_Transmit+0x80>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d104      	bne.n	80043f0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80043e6:	2300      	movs	r3, #0
 80043e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	61bb      	str	r3, [r7, #24]
 80043ee:	e003      	b.n	80043f8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043f4:	2300      	movs	r3, #0
 80043f6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004400:	e02d      	b.n	800445e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	2200      	movs	r2, #0
 800440a:	2180      	movs	r1, #128	; 0x80
 800440c:	68f8      	ldr	r0, [r7, #12]
 800440e:	f000 fcb8 	bl	8004d82 <UART_WaitOnFlagUntilTimeout>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d001      	beq.n	800441c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	e039      	b.n	8004490 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d10b      	bne.n	800443a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	881a      	ldrh	r2, [r3, #0]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800442e:	b292      	uxth	r2, r2
 8004430:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	3302      	adds	r3, #2
 8004436:	61bb      	str	r3, [r7, #24]
 8004438:	e008      	b.n	800444c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	781a      	ldrb	r2, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	b292      	uxth	r2, r2
 8004444:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	3301      	adds	r3, #1
 800444a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004452:	b29b      	uxth	r3, r3
 8004454:	3b01      	subs	r3, #1
 8004456:	b29a      	uxth	r2, r3
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004464:	b29b      	uxth	r3, r3
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1cb      	bne.n	8004402 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	2200      	movs	r2, #0
 8004472:	2140      	movs	r1, #64	; 0x40
 8004474:	68f8      	ldr	r0, [r7, #12]
 8004476:	f000 fc84 	bl	8004d82 <UART_WaitOnFlagUntilTimeout>
 800447a:	4603      	mov	r3, r0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d001      	beq.n	8004484 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e005      	b.n	8004490 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2220      	movs	r2, #32
 8004488:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800448a:	2300      	movs	r3, #0
 800448c:	e000      	b.n	8004490 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800448e:	2302      	movs	r3, #2
  }
}
 8004490:	4618      	mov	r0, r3
 8004492:	3720      	adds	r7, #32
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b08a      	sub	sp, #40	; 0x28
 800449c:	af02      	add	r7, sp, #8
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	603b      	str	r3, [r7, #0]
 80044a4:	4613      	mov	r3, r2
 80044a6:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044ac:	2b20      	cmp	r3, #32
 80044ae:	f040 80bf 	bne.w	8004630 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d002      	beq.n	80044be <HAL_UART_Receive+0x26>
 80044b8:	88fb      	ldrh	r3, [r7, #6]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e0b7      	b.n	8004632 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d101      	bne.n	80044d0 <HAL_UART_Receive+0x38>
 80044cc:	2302      	movs	r3, #2
 80044ce:	e0b0      	b.n	8004632 <HAL_UART_Receive+0x19a>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2222      	movs	r2, #34	; 0x22
 80044e4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044ec:	f7fd f8e0 	bl	80016b0 <HAL_GetTick>
 80044f0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	88fa      	ldrh	r2, [r7, #6]
 80044f6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	88fa      	ldrh	r2, [r7, #6]
 80044fe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800450a:	d10e      	bne.n	800452a <HAL_UART_Receive+0x92>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d105      	bne.n	8004520 <HAL_UART_Receive+0x88>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	f240 12ff 	movw	r2, #511	; 0x1ff
 800451a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800451e:	e02d      	b.n	800457c <HAL_UART_Receive+0xe4>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	22ff      	movs	r2, #255	; 0xff
 8004524:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004528:	e028      	b.n	800457c <HAL_UART_Receive+0xe4>
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10d      	bne.n	800454e <HAL_UART_Receive+0xb6>
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d104      	bne.n	8004544 <HAL_UART_Receive+0xac>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	22ff      	movs	r2, #255	; 0xff
 800453e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004542:	e01b      	b.n	800457c <HAL_UART_Receive+0xe4>
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	227f      	movs	r2, #127	; 0x7f
 8004548:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800454c:	e016      	b.n	800457c <HAL_UART_Receive+0xe4>
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004556:	d10d      	bne.n	8004574 <HAL_UART_Receive+0xdc>
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d104      	bne.n	800456a <HAL_UART_Receive+0xd2>
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	227f      	movs	r2, #127	; 0x7f
 8004564:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004568:	e008      	b.n	800457c <HAL_UART_Receive+0xe4>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	223f      	movs	r2, #63	; 0x3f
 800456e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004572:	e003      	b.n	800457c <HAL_UART_Receive+0xe4>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004582:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800458c:	d108      	bne.n	80045a0 <HAL_UART_Receive+0x108>
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	691b      	ldr	r3, [r3, #16]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d104      	bne.n	80045a0 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8004596:	2300      	movs	r3, #0
 8004598:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	61bb      	str	r3, [r7, #24]
 800459e:	e003      	b.n	80045a8 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045a4:	2300      	movs	r3, #0
 80045a6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80045b0:	e033      	b.n	800461a <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	9300      	str	r3, [sp, #0]
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	2200      	movs	r2, #0
 80045ba:	2120      	movs	r1, #32
 80045bc:	68f8      	ldr	r0, [r7, #12]
 80045be:	f000 fbe0 	bl	8004d82 <UART_WaitOnFlagUntilTimeout>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d001      	beq.n	80045cc <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	e032      	b.n	8004632 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10c      	bne.n	80045ec <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80045d8:	b29a      	uxth	r2, r3
 80045da:	8a7b      	ldrh	r3, [r7, #18]
 80045dc:	4013      	ands	r3, r2
 80045de:	b29a      	uxth	r2, r3
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80045e4:	69bb      	ldr	r3, [r7, #24]
 80045e6:	3302      	adds	r3, #2
 80045e8:	61bb      	str	r3, [r7, #24]
 80045ea:	e00d      	b.n	8004608 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	b2da      	uxtb	r2, r3
 80045f6:	8a7b      	ldrh	r3, [r7, #18]
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	4013      	ands	r3, r2
 80045fc:	b2da      	uxtb	r2, r3
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	3301      	adds	r3, #1
 8004606:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800460e:	b29b      	uxth	r3, r3
 8004610:	3b01      	subs	r3, #1
 8004612:	b29a      	uxth	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004620:	b29b      	uxth	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	d1c5      	bne.n	80045b2 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2220      	movs	r2, #32
 800462a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800462c:	2300      	movs	r3, #0
 800462e:	e000      	b.n	8004632 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8004630:	2302      	movs	r3, #2
  }
}
 8004632:	4618      	mov	r0, r3
 8004634:	3720      	adds	r7, #32
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
	...

0800463c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800463c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004640:	b08a      	sub	sp, #40	; 0x28
 8004642:	af00      	add	r7, sp, #0
 8004644:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004646:	2300      	movs	r3, #0
 8004648:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	689a      	ldr	r2, [r3, #8]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	691b      	ldr	r3, [r3, #16]
 8004654:	431a      	orrs	r2, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	431a      	orrs	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	69db      	ldr	r3, [r3, #28]
 8004660:	4313      	orrs	r3, r2
 8004662:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	4ba4      	ldr	r3, [pc, #656]	; (80048fc <UART_SetConfig+0x2c0>)
 800466c:	4013      	ands	r3, r2
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	6812      	ldr	r2, [r2, #0]
 8004672:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004674:	430b      	orrs	r3, r1
 8004676:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	430a      	orrs	r2, r1
 800468c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	699b      	ldr	r3, [r3, #24]
 8004692:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a99      	ldr	r2, [pc, #612]	; (8004900 <UART_SetConfig+0x2c4>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d004      	beq.n	80046a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046a4:	4313      	orrs	r3, r2
 80046a6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046b8:	430a      	orrs	r2, r1
 80046ba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a90      	ldr	r2, [pc, #576]	; (8004904 <UART_SetConfig+0x2c8>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d126      	bne.n	8004714 <UART_SetConfig+0xd8>
 80046c6:	4b90      	ldr	r3, [pc, #576]	; (8004908 <UART_SetConfig+0x2cc>)
 80046c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046cc:	f003 0303 	and.w	r3, r3, #3
 80046d0:	2b03      	cmp	r3, #3
 80046d2:	d81b      	bhi.n	800470c <UART_SetConfig+0xd0>
 80046d4:	a201      	add	r2, pc, #4	; (adr r2, 80046dc <UART_SetConfig+0xa0>)
 80046d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046da:	bf00      	nop
 80046dc:	080046ed 	.word	0x080046ed
 80046e0:	080046fd 	.word	0x080046fd
 80046e4:	080046f5 	.word	0x080046f5
 80046e8:	08004705 	.word	0x08004705
 80046ec:	2301      	movs	r3, #1
 80046ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046f2:	e116      	b.n	8004922 <UART_SetConfig+0x2e6>
 80046f4:	2302      	movs	r3, #2
 80046f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046fa:	e112      	b.n	8004922 <UART_SetConfig+0x2e6>
 80046fc:	2304      	movs	r3, #4
 80046fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004702:	e10e      	b.n	8004922 <UART_SetConfig+0x2e6>
 8004704:	2308      	movs	r3, #8
 8004706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800470a:	e10a      	b.n	8004922 <UART_SetConfig+0x2e6>
 800470c:	2310      	movs	r3, #16
 800470e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004712:	e106      	b.n	8004922 <UART_SetConfig+0x2e6>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a7c      	ldr	r2, [pc, #496]	; (800490c <UART_SetConfig+0x2d0>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d138      	bne.n	8004790 <UART_SetConfig+0x154>
 800471e:	4b7a      	ldr	r3, [pc, #488]	; (8004908 <UART_SetConfig+0x2cc>)
 8004720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004724:	f003 030c 	and.w	r3, r3, #12
 8004728:	2b0c      	cmp	r3, #12
 800472a:	d82d      	bhi.n	8004788 <UART_SetConfig+0x14c>
 800472c:	a201      	add	r2, pc, #4	; (adr r2, 8004734 <UART_SetConfig+0xf8>)
 800472e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004732:	bf00      	nop
 8004734:	08004769 	.word	0x08004769
 8004738:	08004789 	.word	0x08004789
 800473c:	08004789 	.word	0x08004789
 8004740:	08004789 	.word	0x08004789
 8004744:	08004779 	.word	0x08004779
 8004748:	08004789 	.word	0x08004789
 800474c:	08004789 	.word	0x08004789
 8004750:	08004789 	.word	0x08004789
 8004754:	08004771 	.word	0x08004771
 8004758:	08004789 	.word	0x08004789
 800475c:	08004789 	.word	0x08004789
 8004760:	08004789 	.word	0x08004789
 8004764:	08004781 	.word	0x08004781
 8004768:	2300      	movs	r3, #0
 800476a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800476e:	e0d8      	b.n	8004922 <UART_SetConfig+0x2e6>
 8004770:	2302      	movs	r3, #2
 8004772:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004776:	e0d4      	b.n	8004922 <UART_SetConfig+0x2e6>
 8004778:	2304      	movs	r3, #4
 800477a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800477e:	e0d0      	b.n	8004922 <UART_SetConfig+0x2e6>
 8004780:	2308      	movs	r3, #8
 8004782:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004786:	e0cc      	b.n	8004922 <UART_SetConfig+0x2e6>
 8004788:	2310      	movs	r3, #16
 800478a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800478e:	e0c8      	b.n	8004922 <UART_SetConfig+0x2e6>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a5e      	ldr	r2, [pc, #376]	; (8004910 <UART_SetConfig+0x2d4>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d125      	bne.n	80047e6 <UART_SetConfig+0x1aa>
 800479a:	4b5b      	ldr	r3, [pc, #364]	; (8004908 <UART_SetConfig+0x2cc>)
 800479c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047a0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80047a4:	2b30      	cmp	r3, #48	; 0x30
 80047a6:	d016      	beq.n	80047d6 <UART_SetConfig+0x19a>
 80047a8:	2b30      	cmp	r3, #48	; 0x30
 80047aa:	d818      	bhi.n	80047de <UART_SetConfig+0x1a2>
 80047ac:	2b20      	cmp	r3, #32
 80047ae:	d00a      	beq.n	80047c6 <UART_SetConfig+0x18a>
 80047b0:	2b20      	cmp	r3, #32
 80047b2:	d814      	bhi.n	80047de <UART_SetConfig+0x1a2>
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d002      	beq.n	80047be <UART_SetConfig+0x182>
 80047b8:	2b10      	cmp	r3, #16
 80047ba:	d008      	beq.n	80047ce <UART_SetConfig+0x192>
 80047bc:	e00f      	b.n	80047de <UART_SetConfig+0x1a2>
 80047be:	2300      	movs	r3, #0
 80047c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047c4:	e0ad      	b.n	8004922 <UART_SetConfig+0x2e6>
 80047c6:	2302      	movs	r3, #2
 80047c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047cc:	e0a9      	b.n	8004922 <UART_SetConfig+0x2e6>
 80047ce:	2304      	movs	r3, #4
 80047d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047d4:	e0a5      	b.n	8004922 <UART_SetConfig+0x2e6>
 80047d6:	2308      	movs	r3, #8
 80047d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047dc:	e0a1      	b.n	8004922 <UART_SetConfig+0x2e6>
 80047de:	2310      	movs	r3, #16
 80047e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047e4:	e09d      	b.n	8004922 <UART_SetConfig+0x2e6>
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a4a      	ldr	r2, [pc, #296]	; (8004914 <UART_SetConfig+0x2d8>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d125      	bne.n	800483c <UART_SetConfig+0x200>
 80047f0:	4b45      	ldr	r3, [pc, #276]	; (8004908 <UART_SetConfig+0x2cc>)
 80047f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047f6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80047fa:	2bc0      	cmp	r3, #192	; 0xc0
 80047fc:	d016      	beq.n	800482c <UART_SetConfig+0x1f0>
 80047fe:	2bc0      	cmp	r3, #192	; 0xc0
 8004800:	d818      	bhi.n	8004834 <UART_SetConfig+0x1f8>
 8004802:	2b80      	cmp	r3, #128	; 0x80
 8004804:	d00a      	beq.n	800481c <UART_SetConfig+0x1e0>
 8004806:	2b80      	cmp	r3, #128	; 0x80
 8004808:	d814      	bhi.n	8004834 <UART_SetConfig+0x1f8>
 800480a:	2b00      	cmp	r3, #0
 800480c:	d002      	beq.n	8004814 <UART_SetConfig+0x1d8>
 800480e:	2b40      	cmp	r3, #64	; 0x40
 8004810:	d008      	beq.n	8004824 <UART_SetConfig+0x1e8>
 8004812:	e00f      	b.n	8004834 <UART_SetConfig+0x1f8>
 8004814:	2300      	movs	r3, #0
 8004816:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800481a:	e082      	b.n	8004922 <UART_SetConfig+0x2e6>
 800481c:	2302      	movs	r3, #2
 800481e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004822:	e07e      	b.n	8004922 <UART_SetConfig+0x2e6>
 8004824:	2304      	movs	r3, #4
 8004826:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800482a:	e07a      	b.n	8004922 <UART_SetConfig+0x2e6>
 800482c:	2308      	movs	r3, #8
 800482e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004832:	e076      	b.n	8004922 <UART_SetConfig+0x2e6>
 8004834:	2310      	movs	r3, #16
 8004836:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800483a:	e072      	b.n	8004922 <UART_SetConfig+0x2e6>
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a35      	ldr	r2, [pc, #212]	; (8004918 <UART_SetConfig+0x2dc>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d12a      	bne.n	800489c <UART_SetConfig+0x260>
 8004846:	4b30      	ldr	r3, [pc, #192]	; (8004908 <UART_SetConfig+0x2cc>)
 8004848:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800484c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004850:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004854:	d01a      	beq.n	800488c <UART_SetConfig+0x250>
 8004856:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800485a:	d81b      	bhi.n	8004894 <UART_SetConfig+0x258>
 800485c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004860:	d00c      	beq.n	800487c <UART_SetConfig+0x240>
 8004862:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004866:	d815      	bhi.n	8004894 <UART_SetConfig+0x258>
 8004868:	2b00      	cmp	r3, #0
 800486a:	d003      	beq.n	8004874 <UART_SetConfig+0x238>
 800486c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004870:	d008      	beq.n	8004884 <UART_SetConfig+0x248>
 8004872:	e00f      	b.n	8004894 <UART_SetConfig+0x258>
 8004874:	2300      	movs	r3, #0
 8004876:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800487a:	e052      	b.n	8004922 <UART_SetConfig+0x2e6>
 800487c:	2302      	movs	r3, #2
 800487e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004882:	e04e      	b.n	8004922 <UART_SetConfig+0x2e6>
 8004884:	2304      	movs	r3, #4
 8004886:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800488a:	e04a      	b.n	8004922 <UART_SetConfig+0x2e6>
 800488c:	2308      	movs	r3, #8
 800488e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004892:	e046      	b.n	8004922 <UART_SetConfig+0x2e6>
 8004894:	2310      	movs	r3, #16
 8004896:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800489a:	e042      	b.n	8004922 <UART_SetConfig+0x2e6>
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a17      	ldr	r2, [pc, #92]	; (8004900 <UART_SetConfig+0x2c4>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d13a      	bne.n	800491c <UART_SetConfig+0x2e0>
 80048a6:	4b18      	ldr	r3, [pc, #96]	; (8004908 <UART_SetConfig+0x2cc>)
 80048a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80048b0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80048b4:	d01a      	beq.n	80048ec <UART_SetConfig+0x2b0>
 80048b6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80048ba:	d81b      	bhi.n	80048f4 <UART_SetConfig+0x2b8>
 80048bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048c0:	d00c      	beq.n	80048dc <UART_SetConfig+0x2a0>
 80048c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048c6:	d815      	bhi.n	80048f4 <UART_SetConfig+0x2b8>
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d003      	beq.n	80048d4 <UART_SetConfig+0x298>
 80048cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048d0:	d008      	beq.n	80048e4 <UART_SetConfig+0x2a8>
 80048d2:	e00f      	b.n	80048f4 <UART_SetConfig+0x2b8>
 80048d4:	2300      	movs	r3, #0
 80048d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048da:	e022      	b.n	8004922 <UART_SetConfig+0x2e6>
 80048dc:	2302      	movs	r3, #2
 80048de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048e2:	e01e      	b.n	8004922 <UART_SetConfig+0x2e6>
 80048e4:	2304      	movs	r3, #4
 80048e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048ea:	e01a      	b.n	8004922 <UART_SetConfig+0x2e6>
 80048ec:	2308      	movs	r3, #8
 80048ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048f2:	e016      	b.n	8004922 <UART_SetConfig+0x2e6>
 80048f4:	2310      	movs	r3, #16
 80048f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048fa:	e012      	b.n	8004922 <UART_SetConfig+0x2e6>
 80048fc:	efff69f3 	.word	0xefff69f3
 8004900:	40008000 	.word	0x40008000
 8004904:	40013800 	.word	0x40013800
 8004908:	40021000 	.word	0x40021000
 800490c:	40004400 	.word	0x40004400
 8004910:	40004800 	.word	0x40004800
 8004914:	40004c00 	.word	0x40004c00
 8004918:	40005000 	.word	0x40005000
 800491c:	2310      	movs	r3, #16
 800491e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a9f      	ldr	r2, [pc, #636]	; (8004ba4 <UART_SetConfig+0x568>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d17a      	bne.n	8004a22 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800492c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004930:	2b08      	cmp	r3, #8
 8004932:	d824      	bhi.n	800497e <UART_SetConfig+0x342>
 8004934:	a201      	add	r2, pc, #4	; (adr r2, 800493c <UART_SetConfig+0x300>)
 8004936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800493a:	bf00      	nop
 800493c:	08004961 	.word	0x08004961
 8004940:	0800497f 	.word	0x0800497f
 8004944:	08004969 	.word	0x08004969
 8004948:	0800497f 	.word	0x0800497f
 800494c:	0800496f 	.word	0x0800496f
 8004950:	0800497f 	.word	0x0800497f
 8004954:	0800497f 	.word	0x0800497f
 8004958:	0800497f 	.word	0x0800497f
 800495c:	08004977 	.word	0x08004977
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004960:	f7fe fbba 	bl	80030d8 <HAL_RCC_GetPCLK1Freq>
 8004964:	61f8      	str	r0, [r7, #28]
        break;
 8004966:	e010      	b.n	800498a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004968:	4b8f      	ldr	r3, [pc, #572]	; (8004ba8 <UART_SetConfig+0x56c>)
 800496a:	61fb      	str	r3, [r7, #28]
        break;
 800496c:	e00d      	b.n	800498a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800496e:	f7fe fb1b 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 8004972:	61f8      	str	r0, [r7, #28]
        break;
 8004974:	e009      	b.n	800498a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004976:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800497a:	61fb      	str	r3, [r7, #28]
        break;
 800497c:	e005      	b.n	800498a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800497e:	2300      	movs	r3, #0
 8004980:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004988:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	2b00      	cmp	r3, #0
 800498e:	f000 80fb 	beq.w	8004b88 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	685a      	ldr	r2, [r3, #4]
 8004996:	4613      	mov	r3, r2
 8004998:	005b      	lsls	r3, r3, #1
 800499a:	4413      	add	r3, r2
 800499c:	69fa      	ldr	r2, [r7, #28]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d305      	bcc.n	80049ae <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049a8:	69fa      	ldr	r2, [r7, #28]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d903      	bls.n	80049b6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80049b4:	e0e8      	b.n	8004b88 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	2200      	movs	r2, #0
 80049ba:	461c      	mov	r4, r3
 80049bc:	4615      	mov	r5, r2
 80049be:	f04f 0200 	mov.w	r2, #0
 80049c2:	f04f 0300 	mov.w	r3, #0
 80049c6:	022b      	lsls	r3, r5, #8
 80049c8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80049cc:	0222      	lsls	r2, r4, #8
 80049ce:	68f9      	ldr	r1, [r7, #12]
 80049d0:	6849      	ldr	r1, [r1, #4]
 80049d2:	0849      	lsrs	r1, r1, #1
 80049d4:	2000      	movs	r0, #0
 80049d6:	4688      	mov	r8, r1
 80049d8:	4681      	mov	r9, r0
 80049da:	eb12 0a08 	adds.w	sl, r2, r8
 80049de:	eb43 0b09 	adc.w	fp, r3, r9
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	603b      	str	r3, [r7, #0]
 80049ea:	607a      	str	r2, [r7, #4]
 80049ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049f0:	4650      	mov	r0, sl
 80049f2:	4659      	mov	r1, fp
 80049f4:	f7fb fc3c 	bl	8000270 <__aeabi_uldivmod>
 80049f8:	4602      	mov	r2, r0
 80049fa:	460b      	mov	r3, r1
 80049fc:	4613      	mov	r3, r2
 80049fe:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a06:	d308      	bcc.n	8004a1a <UART_SetConfig+0x3de>
 8004a08:	69bb      	ldr	r3, [r7, #24]
 8004a0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a0e:	d204      	bcs.n	8004a1a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	69ba      	ldr	r2, [r7, #24]
 8004a16:	60da      	str	r2, [r3, #12]
 8004a18:	e0b6      	b.n	8004b88 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004a20:	e0b2      	b.n	8004b88 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	69db      	ldr	r3, [r3, #28]
 8004a26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a2a:	d15e      	bne.n	8004aea <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004a2c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	d828      	bhi.n	8004a86 <UART_SetConfig+0x44a>
 8004a34:	a201      	add	r2, pc, #4	; (adr r2, 8004a3c <UART_SetConfig+0x400>)
 8004a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a3a:	bf00      	nop
 8004a3c:	08004a61 	.word	0x08004a61
 8004a40:	08004a69 	.word	0x08004a69
 8004a44:	08004a71 	.word	0x08004a71
 8004a48:	08004a87 	.word	0x08004a87
 8004a4c:	08004a77 	.word	0x08004a77
 8004a50:	08004a87 	.word	0x08004a87
 8004a54:	08004a87 	.word	0x08004a87
 8004a58:	08004a87 	.word	0x08004a87
 8004a5c:	08004a7f 	.word	0x08004a7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a60:	f7fe fb3a 	bl	80030d8 <HAL_RCC_GetPCLK1Freq>
 8004a64:	61f8      	str	r0, [r7, #28]
        break;
 8004a66:	e014      	b.n	8004a92 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a68:	f7fe fb4c 	bl	8003104 <HAL_RCC_GetPCLK2Freq>
 8004a6c:	61f8      	str	r0, [r7, #28]
        break;
 8004a6e:	e010      	b.n	8004a92 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a70:	4b4d      	ldr	r3, [pc, #308]	; (8004ba8 <UART_SetConfig+0x56c>)
 8004a72:	61fb      	str	r3, [r7, #28]
        break;
 8004a74:	e00d      	b.n	8004a92 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a76:	f7fe fa97 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 8004a7a:	61f8      	str	r0, [r7, #28]
        break;
 8004a7c:	e009      	b.n	8004a92 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a82:	61fb      	str	r3, [r7, #28]
        break;
 8004a84:	e005      	b.n	8004a92 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004a90:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d077      	beq.n	8004b88 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	005a      	lsls	r2, r3, #1
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	085b      	lsrs	r3, r3, #1
 8004aa2:	441a      	add	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aac:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004aae:	69bb      	ldr	r3, [r7, #24]
 8004ab0:	2b0f      	cmp	r3, #15
 8004ab2:	d916      	bls.n	8004ae2 <UART_SetConfig+0x4a6>
 8004ab4:	69bb      	ldr	r3, [r7, #24]
 8004ab6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004aba:	d212      	bcs.n	8004ae2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	f023 030f 	bic.w	r3, r3, #15
 8004ac4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	085b      	lsrs	r3, r3, #1
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	f003 0307 	and.w	r3, r3, #7
 8004ad0:	b29a      	uxth	r2, r3
 8004ad2:	8afb      	ldrh	r3, [r7, #22]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	8afa      	ldrh	r2, [r7, #22]
 8004ade:	60da      	str	r2, [r3, #12]
 8004ae0:	e052      	b.n	8004b88 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004ae8:	e04e      	b.n	8004b88 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004aea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004aee:	2b08      	cmp	r3, #8
 8004af0:	d827      	bhi.n	8004b42 <UART_SetConfig+0x506>
 8004af2:	a201      	add	r2, pc, #4	; (adr r2, 8004af8 <UART_SetConfig+0x4bc>)
 8004af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004af8:	08004b1d 	.word	0x08004b1d
 8004afc:	08004b25 	.word	0x08004b25
 8004b00:	08004b2d 	.word	0x08004b2d
 8004b04:	08004b43 	.word	0x08004b43
 8004b08:	08004b33 	.word	0x08004b33
 8004b0c:	08004b43 	.word	0x08004b43
 8004b10:	08004b43 	.word	0x08004b43
 8004b14:	08004b43 	.word	0x08004b43
 8004b18:	08004b3b 	.word	0x08004b3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b1c:	f7fe fadc 	bl	80030d8 <HAL_RCC_GetPCLK1Freq>
 8004b20:	61f8      	str	r0, [r7, #28]
        break;
 8004b22:	e014      	b.n	8004b4e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b24:	f7fe faee 	bl	8003104 <HAL_RCC_GetPCLK2Freq>
 8004b28:	61f8      	str	r0, [r7, #28]
        break;
 8004b2a:	e010      	b.n	8004b4e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b2c:	4b1e      	ldr	r3, [pc, #120]	; (8004ba8 <UART_SetConfig+0x56c>)
 8004b2e:	61fb      	str	r3, [r7, #28]
        break;
 8004b30:	e00d      	b.n	8004b4e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b32:	f7fe fa39 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 8004b36:	61f8      	str	r0, [r7, #28]
        break;
 8004b38:	e009      	b.n	8004b4e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b3e:	61fb      	str	r3, [r7, #28]
        break;
 8004b40:	e005      	b.n	8004b4e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004b42:	2300      	movs	r3, #0
 8004b44:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004b4c:	bf00      	nop
    }

    if (pclk != 0U)
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d019      	beq.n	8004b88 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	085a      	lsrs	r2, r3, #1
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	441a      	add	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b66:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	2b0f      	cmp	r3, #15
 8004b6c:	d909      	bls.n	8004b82 <UART_SetConfig+0x546>
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b74:	d205      	bcs.n	8004b82 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	b29a      	uxth	r2, r3
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	60da      	str	r2, [r3, #12]
 8004b80:	e002      	b.n	8004b88 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004b94:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3728      	adds	r7, #40	; 0x28
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ba2:	bf00      	nop
 8004ba4:	40008000 	.word	0x40008000
 8004ba8:	00f42400 	.word	0x00f42400

08004bac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb8:	f003 0301 	and.w	r3, r3, #1
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d00a      	beq.n	8004bd6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	430a      	orrs	r2, r1
 8004bd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00a      	beq.n	8004bf8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	430a      	orrs	r2, r1
 8004bf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bfc:	f003 0304 	and.w	r3, r3, #4
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d00a      	beq.n	8004c1a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	430a      	orrs	r2, r1
 8004c18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1e:	f003 0308 	and.w	r3, r3, #8
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00a      	beq.n	8004c3c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	430a      	orrs	r2, r1
 8004c3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c40:	f003 0310 	and.w	r3, r3, #16
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d00a      	beq.n	8004c5e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	430a      	orrs	r2, r1
 8004c5c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c62:	f003 0320 	and.w	r3, r3, #32
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00a      	beq.n	8004c80 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	430a      	orrs	r2, r1
 8004c7e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d01a      	beq.n	8004cc2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004caa:	d10a      	bne.n	8004cc2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00a      	beq.n	8004ce4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	605a      	str	r2, [r3, #4]
  }
}
 8004ce4:	bf00      	nop
 8004ce6:	370c      	adds	r7, #12
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr

08004cf0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b086      	sub	sp, #24
 8004cf4:	af02      	add	r7, sp, #8
 8004cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d00:	f7fc fcd6 	bl	80016b0 <HAL_GetTick>
 8004d04:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0308 	and.w	r3, r3, #8
 8004d10:	2b08      	cmp	r3, #8
 8004d12:	d10e      	bne.n	8004d32 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d14:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d18:	9300      	str	r3, [sp, #0]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 f82d 	bl	8004d82 <UART_WaitOnFlagUntilTimeout>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d2e:	2303      	movs	r3, #3
 8004d30:	e023      	b.n	8004d7a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0304 	and.w	r3, r3, #4
 8004d3c:	2b04      	cmp	r3, #4
 8004d3e:	d10e      	bne.n	8004d5e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d40:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d44:	9300      	str	r3, [sp, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 f817 	bl	8004d82 <UART_WaitOnFlagUntilTimeout>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d001      	beq.n	8004d5e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e00d      	b.n	8004d7a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2220      	movs	r2, #32
 8004d62:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2220      	movs	r2, #32
 8004d68:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}

08004d82 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b09c      	sub	sp, #112	; 0x70
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	60f8      	str	r0, [r7, #12]
 8004d8a:	60b9      	str	r1, [r7, #8]
 8004d8c:	603b      	str	r3, [r7, #0]
 8004d8e:	4613      	mov	r3, r2
 8004d90:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d92:	e0a5      	b.n	8004ee0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d9a:	f000 80a1 	beq.w	8004ee0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d9e:	f7fc fc87 	bl	80016b0 <HAL_GetTick>
 8004da2:	4602      	mov	r2, r0
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d302      	bcc.n	8004db4 <UART_WaitOnFlagUntilTimeout+0x32>
 8004dae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d13e      	bne.n	8004e32 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004dbc:	e853 3f00 	ldrex	r3, [r3]
 8004dc0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004dc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dc4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004dc8:	667b      	str	r3, [r7, #100]	; 0x64
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	461a      	mov	r2, r3
 8004dd0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004dd2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004dd4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004dd8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004dda:	e841 2300 	strex	r3, r2, [r1]
 8004dde:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004de0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1e6      	bne.n	8004db4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	3308      	adds	r3, #8
 8004dec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004df0:	e853 3f00 	ldrex	r3, [r3]
 8004df4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004df8:	f023 0301 	bic.w	r3, r3, #1
 8004dfc:	663b      	str	r3, [r7, #96]	; 0x60
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	3308      	adds	r3, #8
 8004e04:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004e06:	64ba      	str	r2, [r7, #72]	; 0x48
 8004e08:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e0a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004e0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e0e:	e841 2300 	strex	r3, r2, [r1]
 8004e12:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004e14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1e5      	bne.n	8004de6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2220      	movs	r2, #32
 8004e1e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2220      	movs	r2, #32
 8004e24:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	e067      	b.n	8004f02 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0304 	and.w	r3, r3, #4
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d04f      	beq.n	8004ee0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	69db      	ldr	r3, [r3, #28]
 8004e46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e4e:	d147      	bne.n	8004ee0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e58:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e62:	e853 3f00 	ldrex	r3, [r3]
 8004e66:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004e6e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	461a      	mov	r2, r3
 8004e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e78:	637b      	str	r3, [r7, #52]	; 0x34
 8004e7a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e7c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004e7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e80:	e841 2300 	strex	r3, r2, [r1]
 8004e84:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d1e6      	bne.n	8004e5a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	3308      	adds	r3, #8
 8004e92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	e853 3f00 	ldrex	r3, [r3]
 8004e9a:	613b      	str	r3, [r7, #16]
   return(result);
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	f023 0301 	bic.w	r3, r3, #1
 8004ea2:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	3308      	adds	r3, #8
 8004eaa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004eac:	623a      	str	r2, [r7, #32]
 8004eae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb0:	69f9      	ldr	r1, [r7, #28]
 8004eb2:	6a3a      	ldr	r2, [r7, #32]
 8004eb4:	e841 2300 	strex	r3, r2, [r1]
 8004eb8:	61bb      	str	r3, [r7, #24]
   return(result);
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1e5      	bne.n	8004e8c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2220      	movs	r2, #32
 8004ec4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2220      	movs	r2, #32
 8004eca:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2220      	movs	r2, #32
 8004ed0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	e010      	b.n	8004f02 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	69da      	ldr	r2, [r3, #28]
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	4013      	ands	r3, r2
 8004eea:	68ba      	ldr	r2, [r7, #8]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	bf0c      	ite	eq
 8004ef0:	2301      	moveq	r3, #1
 8004ef2:	2300      	movne	r3, #0
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	79fb      	ldrb	r3, [r7, #7]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	f43f af4a 	beq.w	8004d94 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3770      	adds	r7, #112	; 0x70
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	f107 001c 	add.w	r0, r7, #28
 8004f18:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f000 fa6b 	bl	8005404 <USB_CoreReset>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8004f32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d106      	bne.n	8004f46 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f3c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	639a      	str	r2, [r3, #56]	; 0x38
 8004f44:	e005      	b.n	8004f52 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f4a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8004f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3710      	adds	r7, #16
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f5e:	b004      	add	sp, #16
 8004f60:	4770      	bx	lr

08004f62 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004f62:	b480      	push	{r7}
 8004f64:	b083      	sub	sp, #12
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f023 0201 	bic.w	r2, r3, #1
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004f76:	2300      	movs	r3, #0
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	460b      	mov	r3, r1
 8004f8e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004f90:	2300      	movs	r3, #0
 8004f92:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004fa0:	78fb      	ldrb	r3, [r7, #3]
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d115      	bne.n	8004fd2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004fb2:	2001      	movs	r0, #1
 8004fb4:	f7fc fb88 	bl	80016c8 <HAL_Delay>
      ms++;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	3301      	adds	r3, #1
 8004fbc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 fa12 	bl	80053e8 <USB_GetMode>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d01e      	beq.n	8005008 <USB_SetCurrentMode+0x84>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2b31      	cmp	r3, #49	; 0x31
 8004fce:	d9f0      	bls.n	8004fb2 <USB_SetCurrentMode+0x2e>
 8004fd0:	e01a      	b.n	8005008 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004fd2:	78fb      	ldrb	r3, [r7, #3]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d115      	bne.n	8005004 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004fe4:	2001      	movs	r0, #1
 8004fe6:	f7fc fb6f 	bl	80016c8 <HAL_Delay>
      ms++;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	3301      	adds	r3, #1
 8004fee:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f000 f9f9 	bl	80053e8 <USB_GetMode>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d005      	beq.n	8005008 <USB_SetCurrentMode+0x84>
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2b31      	cmp	r3, #49	; 0x31
 8005000:	d9f0      	bls.n	8004fe4 <USB_SetCurrentMode+0x60>
 8005002:	e001      	b.n	8005008 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e005      	b.n	8005014 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2b32      	cmp	r3, #50	; 0x32
 800500c:	d101      	bne.n	8005012 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e000      	b.n	8005014 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005012:	2300      	movs	r3, #0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3710      	adds	r7, #16
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800501c:	b084      	sub	sp, #16
 800501e:	b580      	push	{r7, lr}
 8005020:	b086      	sub	sp, #24
 8005022:	af00      	add	r7, sp, #0
 8005024:	6078      	str	r0, [r7, #4]
 8005026:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800502a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800502e:	2300      	movs	r3, #0
 8005030:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005036:	2300      	movs	r3, #0
 8005038:	613b      	str	r3, [r7, #16]
 800503a:	e009      	b.n	8005050 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	3340      	adds	r3, #64	; 0x40
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	4413      	add	r3, r2
 8005046:	2200      	movs	r2, #0
 8005048:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	3301      	adds	r3, #1
 800504e:	613b      	str	r3, [r7, #16]
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	2b0e      	cmp	r3, #14
 8005054:	d9f2      	bls.n	800503c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005056:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005058:	2b00      	cmp	r3, #0
 800505a:	d11c      	bne.n	8005096 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800506a:	f043 0302 	orr.w	r3, r3, #2
 800506e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005074:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	e005      	b.n	80050a2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800509a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80050a8:	461a      	mov	r2, r3
 80050aa:	2300      	movs	r3, #0
 80050ac:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050b4:	4619      	mov	r1, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050bc:	461a      	mov	r2, r3
 80050be:	680b      	ldr	r3, [r1, #0]
 80050c0:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80050c2:	2103      	movs	r1, #3
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f000 f955 	bl	8005374 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80050ca:	2110      	movs	r1, #16
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 f8f1 	bl	80052b4 <USB_FlushTxFifo>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d001      	beq.n	80050dc <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 f91b 	bl	8005318 <USB_FlushRxFifo>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d001      	beq.n	80050ec <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050f2:	461a      	mov	r2, r3
 80050f4:	2300      	movs	r3, #0
 80050f6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050fe:	461a      	mov	r2, r3
 8005100:	2300      	movs	r3, #0
 8005102:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800510a:	461a      	mov	r2, r3
 800510c:	2300      	movs	r3, #0
 800510e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005110:	2300      	movs	r3, #0
 8005112:	613b      	str	r3, [r7, #16]
 8005114:	e043      	b.n	800519e <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	015a      	lsls	r2, r3, #5
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	4413      	add	r3, r2
 800511e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005128:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800512c:	d118      	bne.n	8005160 <USB_DevInit+0x144>
    {
      if (i == 0U)
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d10a      	bne.n	800514a <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	015a      	lsls	r2, r3, #5
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	4413      	add	r3, r2
 800513c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005140:	461a      	mov	r2, r3
 8005142:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005146:	6013      	str	r3, [r2, #0]
 8005148:	e013      	b.n	8005172 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	015a      	lsls	r2, r3, #5
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	4413      	add	r3, r2
 8005152:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005156:	461a      	mov	r2, r3
 8005158:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800515c:	6013      	str	r3, [r2, #0]
 800515e:	e008      	b.n	8005172 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	015a      	lsls	r2, r3, #5
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	4413      	add	r3, r2
 8005168:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800516c:	461a      	mov	r2, r3
 800516e:	2300      	movs	r3, #0
 8005170:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	015a      	lsls	r2, r3, #5
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	4413      	add	r3, r2
 800517a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800517e:	461a      	mov	r2, r3
 8005180:	2300      	movs	r3, #0
 8005182:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	015a      	lsls	r2, r3, #5
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	4413      	add	r3, r2
 800518c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005190:	461a      	mov	r2, r3
 8005192:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005196:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	3301      	adds	r3, #1
 800519c:	613b      	str	r3, [r7, #16]
 800519e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d3b7      	bcc.n	8005116 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051a6:	2300      	movs	r3, #0
 80051a8:	613b      	str	r3, [r7, #16]
 80051aa:	e043      	b.n	8005234 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	015a      	lsls	r2, r3, #5
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	4413      	add	r3, r2
 80051b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80051be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80051c2:	d118      	bne.n	80051f6 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d10a      	bne.n	80051e0 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	015a      	lsls	r2, r3, #5
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	4413      	add	r3, r2
 80051d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051d6:	461a      	mov	r2, r3
 80051d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80051dc:	6013      	str	r3, [r2, #0]
 80051de:	e013      	b.n	8005208 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	015a      	lsls	r2, r3, #5
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	4413      	add	r3, r2
 80051e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051ec:	461a      	mov	r2, r3
 80051ee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80051f2:	6013      	str	r3, [r2, #0]
 80051f4:	e008      	b.n	8005208 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	015a      	lsls	r2, r3, #5
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	4413      	add	r3, r2
 80051fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005202:	461a      	mov	r2, r3
 8005204:	2300      	movs	r3, #0
 8005206:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	015a      	lsls	r2, r3, #5
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	4413      	add	r3, r2
 8005210:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005214:	461a      	mov	r2, r3
 8005216:	2300      	movs	r3, #0
 8005218:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	015a      	lsls	r2, r3, #5
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	4413      	add	r3, r2
 8005222:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005226:	461a      	mov	r2, r3
 8005228:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800522c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	3301      	adds	r3, #1
 8005232:	613b      	str	r3, [r7, #16]
 8005234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005236:	693a      	ldr	r2, [r7, #16]
 8005238:	429a      	cmp	r2, r3
 800523a:	d3b7      	bcc.n	80051ac <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	68fa      	ldr	r2, [r7, #12]
 8005246:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800524a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800524e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800525c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	f043 0210 	orr.w	r2, r3, #16
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	699a      	ldr	r2, [r3, #24]
 800526e:	4b10      	ldr	r3, [pc, #64]	; (80052b0 <USB_DevInit+0x294>)
 8005270:	4313      	orrs	r3, r2
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005276:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005278:	2b00      	cmp	r3, #0
 800527a:	d005      	beq.n	8005288 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	f043 0208 	orr.w	r2, r3, #8
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005288:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800528a:	2b01      	cmp	r3, #1
 800528c:	d107      	bne.n	800529e <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005296:	f043 0304 	orr.w	r3, r3, #4
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800529e:	7dfb      	ldrb	r3, [r7, #23]
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3718      	adds	r7, #24
 80052a4:	46bd      	mov	sp, r7
 80052a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80052aa:	b004      	add	sp, #16
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	803c3800 	.word	0x803c3800

080052b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80052be:	2300      	movs	r3, #0
 80052c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	3301      	adds	r3, #1
 80052c6:	60fb      	str	r3, [r7, #12]
 80052c8:	4a12      	ldr	r2, [pc, #72]	; (8005314 <USB_FlushTxFifo+0x60>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d901      	bls.n	80052d2 <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e01a      	b.n	8005308 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	daf3      	bge.n	80052c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80052da:	2300      	movs	r3, #0
 80052dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	019b      	lsls	r3, r3, #6
 80052e2:	f043 0220 	orr.w	r2, r3, #32
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	3301      	adds	r3, #1
 80052ee:	60fb      	str	r3, [r7, #12]
 80052f0:	4a08      	ldr	r2, [pc, #32]	; (8005314 <USB_FlushTxFifo+0x60>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d901      	bls.n	80052fa <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e006      	b.n	8005308 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	f003 0320 	and.w	r3, r3, #32
 8005302:	2b20      	cmp	r3, #32
 8005304:	d0f1      	beq.n	80052ea <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8005306:	2300      	movs	r3, #0
}
 8005308:	4618      	mov	r0, r3
 800530a:	3714      	adds	r7, #20
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr
 8005314:	00030d40 	.word	0x00030d40

08005318 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005320:	2300      	movs	r3, #0
 8005322:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	3301      	adds	r3, #1
 8005328:	60fb      	str	r3, [r7, #12]
 800532a:	4a11      	ldr	r2, [pc, #68]	; (8005370 <USB_FlushRxFifo+0x58>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d901      	bls.n	8005334 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e017      	b.n	8005364 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	2b00      	cmp	r3, #0
 800533a:	daf3      	bge.n	8005324 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800533c:	2300      	movs	r3, #0
 800533e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2210      	movs	r2, #16
 8005344:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	3301      	adds	r3, #1
 800534a:	60fb      	str	r3, [r7, #12]
 800534c:	4a08      	ldr	r2, [pc, #32]	; (8005370 <USB_FlushRxFifo+0x58>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d901      	bls.n	8005356 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e006      	b.n	8005364 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	f003 0310 	and.w	r3, r3, #16
 800535e:	2b10      	cmp	r3, #16
 8005360:	d0f1      	beq.n	8005346 <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3714      	adds	r7, #20
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr
 8005370:	00030d40 	.word	0x00030d40

08005374 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005374:	b480      	push	{r7}
 8005376:	b085      	sub	sp, #20
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	460b      	mov	r3, r1
 800537e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	78fb      	ldrb	r3, [r7, #3]
 800538e:	68f9      	ldr	r1, [r7, #12]
 8005390:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005394:	4313      	orrs	r3, r2
 8005396:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005398:	2300      	movs	r3, #0
}
 800539a:	4618      	mov	r0, r3
 800539c:	3714      	adds	r7, #20
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr

080053a6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80053a6:	b480      	push	{r7}
 80053a8:	b085      	sub	sp, #20
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80053c0:	f023 0303 	bic.w	r3, r3, #3
 80053c4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80053d4:	f043 0302 	orr.w	r3, r3, #2
 80053d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80053da:	2300      	movs	r3, #0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3714      	adds	r7, #20
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	695b      	ldr	r3, [r3, #20]
 80053f4:	f003 0301 	and.w	r3, r3, #1
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800540c:	2300      	movs	r3, #0
 800540e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	3301      	adds	r3, #1
 8005414:	60fb      	str	r3, [r7, #12]
 8005416:	4a13      	ldr	r2, [pc, #76]	; (8005464 <USB_CoreReset+0x60>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d901      	bls.n	8005420 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e01a      	b.n	8005456 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	691b      	ldr	r3, [r3, #16]
 8005424:	2b00      	cmp	r3, #0
 8005426:	daf3      	bge.n	8005410 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005428:	2300      	movs	r3, #0
 800542a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	f043 0201 	orr.w	r2, r3, #1
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	3301      	adds	r3, #1
 800543c:	60fb      	str	r3, [r7, #12]
 800543e:	4a09      	ldr	r2, [pc, #36]	; (8005464 <USB_CoreReset+0x60>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d901      	bls.n	8005448 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8005444:	2303      	movs	r3, #3
 8005446:	e006      	b.n	8005456 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	691b      	ldr	r3, [r3, #16]
 800544c:	f003 0301 	and.w	r3, r3, #1
 8005450:	2b01      	cmp	r3, #1
 8005452:	d0f1      	beq.n	8005438 <USB_CoreReset+0x34>

  return HAL_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3714      	adds	r7, #20
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
 8005462:	bf00      	nop
 8005464:	00030d40 	.word	0x00030d40

08005468 <__NVIC_SetPriority>:
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	4603      	mov	r3, r0
 8005470:	6039      	str	r1, [r7, #0]
 8005472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005478:	2b00      	cmp	r3, #0
 800547a:	db0a      	blt.n	8005492 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	b2da      	uxtb	r2, r3
 8005480:	490c      	ldr	r1, [pc, #48]	; (80054b4 <__NVIC_SetPriority+0x4c>)
 8005482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005486:	0112      	lsls	r2, r2, #4
 8005488:	b2d2      	uxtb	r2, r2
 800548a:	440b      	add	r3, r1
 800548c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005490:	e00a      	b.n	80054a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	b2da      	uxtb	r2, r3
 8005496:	4908      	ldr	r1, [pc, #32]	; (80054b8 <__NVIC_SetPriority+0x50>)
 8005498:	79fb      	ldrb	r3, [r7, #7]
 800549a:	f003 030f 	and.w	r3, r3, #15
 800549e:	3b04      	subs	r3, #4
 80054a0:	0112      	lsls	r2, r2, #4
 80054a2:	b2d2      	uxtb	r2, r2
 80054a4:	440b      	add	r3, r1
 80054a6:	761a      	strb	r2, [r3, #24]
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr
 80054b4:	e000e100 	.word	0xe000e100
 80054b8:	e000ed00 	.word	0xe000ed00

080054bc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80054bc:	b580      	push	{r7, lr}
 80054be:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80054c0:	4b05      	ldr	r3, [pc, #20]	; (80054d8 <SysTick_Handler+0x1c>)
 80054c2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80054c4:	f001 fd28 	bl	8006f18 <xTaskGetSchedulerState>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d001      	beq.n	80054d2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80054ce:	f002 fb13 	bl	8007af8 <xPortSysTickHandler>
  }
}
 80054d2:	bf00      	nop
 80054d4:	bd80      	pop	{r7, pc}
 80054d6:	bf00      	nop
 80054d8:	e000e010 	.word	0xe000e010

080054dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80054dc:	b580      	push	{r7, lr}
 80054de:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80054e0:	2100      	movs	r1, #0
 80054e2:	f06f 0004 	mvn.w	r0, #4
 80054e6:	f7ff ffbf 	bl	8005468 <__NVIC_SetPriority>
#endif
}
 80054ea:	bf00      	nop
 80054ec:	bd80      	pop	{r7, pc}
	...

080054f0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054f6:	f3ef 8305 	mrs	r3, IPSR
 80054fa:	603b      	str	r3, [r7, #0]
  return(result);
 80054fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d003      	beq.n	800550a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005502:	f06f 0305 	mvn.w	r3, #5
 8005506:	607b      	str	r3, [r7, #4]
 8005508:	e00c      	b.n	8005524 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800550a:	4b0a      	ldr	r3, [pc, #40]	; (8005534 <osKernelInitialize+0x44>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d105      	bne.n	800551e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005512:	4b08      	ldr	r3, [pc, #32]	; (8005534 <osKernelInitialize+0x44>)
 8005514:	2201      	movs	r2, #1
 8005516:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005518:	2300      	movs	r3, #0
 800551a:	607b      	str	r3, [r7, #4]
 800551c:	e002      	b.n	8005524 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800551e:	f04f 33ff 	mov.w	r3, #4294967295
 8005522:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005524:	687b      	ldr	r3, [r7, #4]
}
 8005526:	4618      	mov	r0, r3
 8005528:	370c      	adds	r7, #12
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	20000750 	.word	0x20000750

08005538 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005538:	b580      	push	{r7, lr}
 800553a:	b082      	sub	sp, #8
 800553c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800553e:	f3ef 8305 	mrs	r3, IPSR
 8005542:	603b      	str	r3, [r7, #0]
  return(result);
 8005544:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005546:	2b00      	cmp	r3, #0
 8005548:	d003      	beq.n	8005552 <osKernelStart+0x1a>
    stat = osErrorISR;
 800554a:	f06f 0305 	mvn.w	r3, #5
 800554e:	607b      	str	r3, [r7, #4]
 8005550:	e010      	b.n	8005574 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005552:	4b0b      	ldr	r3, [pc, #44]	; (8005580 <osKernelStart+0x48>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2b01      	cmp	r3, #1
 8005558:	d109      	bne.n	800556e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800555a:	f7ff ffbf 	bl	80054dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800555e:	4b08      	ldr	r3, [pc, #32]	; (8005580 <osKernelStart+0x48>)
 8005560:	2202      	movs	r2, #2
 8005562:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005564:	f001 f87c 	bl	8006660 <vTaskStartScheduler>
      stat = osOK;
 8005568:	2300      	movs	r3, #0
 800556a:	607b      	str	r3, [r7, #4]
 800556c:	e002      	b.n	8005574 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800556e:	f04f 33ff 	mov.w	r3, #4294967295
 8005572:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005574:	687b      	ldr	r3, [r7, #4]
}
 8005576:	4618      	mov	r0, r3
 8005578:	3708      	adds	r7, #8
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	20000750 	.word	0x20000750

08005584 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005584:	b580      	push	{r7, lr}
 8005586:	b08e      	sub	sp, #56	; 0x38
 8005588:	af04      	add	r7, sp, #16
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005590:	2300      	movs	r3, #0
 8005592:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005594:	f3ef 8305 	mrs	r3, IPSR
 8005598:	617b      	str	r3, [r7, #20]
  return(result);
 800559a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800559c:	2b00      	cmp	r3, #0
 800559e:	d17e      	bne.n	800569e <osThreadNew+0x11a>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d07b      	beq.n	800569e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80055a6:	2380      	movs	r3, #128	; 0x80
 80055a8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80055aa:	2318      	movs	r3, #24
 80055ac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80055ae:	2300      	movs	r3, #0
 80055b0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80055b2:	f04f 33ff 	mov.w	r3, #4294967295
 80055b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d045      	beq.n	800564a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d002      	beq.n	80055cc <osThreadNew+0x48>
        name = attr->name;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	699b      	ldr	r3, [r3, #24]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d002      	beq.n	80055da <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	699b      	ldr	r3, [r3, #24]
 80055d8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d008      	beq.n	80055f2 <osThreadNew+0x6e>
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	2b38      	cmp	r3, #56	; 0x38
 80055e4:	d805      	bhi.n	80055f2 <osThreadNew+0x6e>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <osThreadNew+0x72>
        return (NULL);
 80055f2:	2300      	movs	r3, #0
 80055f4:	e054      	b.n	80056a0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	695b      	ldr	r3, [r3, #20]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	695b      	ldr	r3, [r3, #20]
 8005602:	089b      	lsrs	r3, r3, #2
 8005604:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00e      	beq.n	800562c <osThreadNew+0xa8>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	2bbb      	cmp	r3, #187	; 0xbb
 8005614:	d90a      	bls.n	800562c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800561a:	2b00      	cmp	r3, #0
 800561c:	d006      	beq.n	800562c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d002      	beq.n	800562c <osThreadNew+0xa8>
        mem = 1;
 8005626:	2301      	movs	r3, #1
 8005628:	61bb      	str	r3, [r7, #24]
 800562a:	e010      	b.n	800564e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d10c      	bne.n	800564e <osThreadNew+0xca>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d108      	bne.n	800564e <osThreadNew+0xca>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d104      	bne.n	800564e <osThreadNew+0xca>
          mem = 0;
 8005644:	2300      	movs	r3, #0
 8005646:	61bb      	str	r3, [r7, #24]
 8005648:	e001      	b.n	800564e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800564a:	2300      	movs	r3, #0
 800564c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	2b01      	cmp	r3, #1
 8005652:	d110      	bne.n	8005676 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800565c:	9202      	str	r2, [sp, #8]
 800565e:	9301      	str	r3, [sp, #4]
 8005660:	69fb      	ldr	r3, [r7, #28]
 8005662:	9300      	str	r3, [sp, #0]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	6a3a      	ldr	r2, [r7, #32]
 8005668:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800566a:	68f8      	ldr	r0, [r7, #12]
 800566c:	f000 fe0c 	bl	8006288 <xTaskCreateStatic>
 8005670:	4603      	mov	r3, r0
 8005672:	613b      	str	r3, [r7, #16]
 8005674:	e013      	b.n	800569e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005676:	69bb      	ldr	r3, [r7, #24]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d110      	bne.n	800569e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800567c:	6a3b      	ldr	r3, [r7, #32]
 800567e:	b29a      	uxth	r2, r3
 8005680:	f107 0310 	add.w	r3, r7, #16
 8005684:	9301      	str	r3, [sp, #4]
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	9300      	str	r3, [sp, #0]
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f000 fe57 	bl	8006342 <xTaskCreate>
 8005694:	4603      	mov	r3, r0
 8005696:	2b01      	cmp	r3, #1
 8005698:	d001      	beq.n	800569e <osThreadNew+0x11a>
            hTask = NULL;
 800569a:	2300      	movs	r3, #0
 800569c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800569e:	693b      	ldr	r3, [r7, #16]
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3728      	adds	r7, #40	; 0x28
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056b0:	f3ef 8305 	mrs	r3, IPSR
 80056b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80056b6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d003      	beq.n	80056c4 <osDelay+0x1c>
    stat = osErrorISR;
 80056bc:	f06f 0305 	mvn.w	r3, #5
 80056c0:	60fb      	str	r3, [r7, #12]
 80056c2:	e007      	b.n	80056d4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80056c4:	2300      	movs	r3, #0
 80056c6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d002      	beq.n	80056d4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 ff92 	bl	80065f8 <vTaskDelay>
    }
  }

  return (stat);
 80056d4:	68fb      	ldr	r3, [r7, #12]
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
	...

080056e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	4a07      	ldr	r2, [pc, #28]	; (800570c <vApplicationGetIdleTaskMemory+0x2c>)
 80056f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	4a06      	ldr	r2, [pc, #24]	; (8005710 <vApplicationGetIdleTaskMemory+0x30>)
 80056f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2280      	movs	r2, #128	; 0x80
 80056fc:	601a      	str	r2, [r3, #0]
}
 80056fe:	bf00      	nop
 8005700:	3714      	adds	r7, #20
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop
 800570c:	20000754 	.word	0x20000754
 8005710:	20000810 	.word	0x20000810

08005714 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005714:	b480      	push	{r7}
 8005716:	b085      	sub	sp, #20
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	4a07      	ldr	r2, [pc, #28]	; (8005740 <vApplicationGetTimerTaskMemory+0x2c>)
 8005724:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	4a06      	ldr	r2, [pc, #24]	; (8005744 <vApplicationGetTimerTaskMemory+0x30>)
 800572a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005732:	601a      	str	r2, [r3, #0]
}
 8005734:	bf00      	nop
 8005736:	3714      	adds	r7, #20
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr
 8005740:	20000a10 	.word	0x20000a10
 8005744:	20000acc 	.word	0x20000acc

08005748 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f103 0208 	add.w	r2, r3, #8
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f04f 32ff 	mov.w	r2, #4294967295
 8005760:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f103 0208 	add.w	r2, r3, #8
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f103 0208 	add.w	r2, r3, #8
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005796:	bf00      	nop
 8005798:	370c      	adds	r7, #12
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr

080057a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057a2:	b480      	push	{r7}
 80057a4:	b085      	sub	sp, #20
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
 80057aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	689a      	ldr	r2, [r3, #8]
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	683a      	ldr	r2, [r7, #0]
 80057c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	683a      	ldr	r2, [r7, #0]
 80057cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	1c5a      	adds	r2, r3, #1
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	601a      	str	r2, [r3, #0]
}
 80057de:	bf00      	nop
 80057e0:	3714      	adds	r7, #20
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr

080057ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057ea:	b480      	push	{r7}
 80057ec:	b085      	sub	sp, #20
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
 80057f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005800:	d103      	bne.n	800580a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	60fb      	str	r3, [r7, #12]
 8005808:	e00c      	b.n	8005824 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	3308      	adds	r3, #8
 800580e:	60fb      	str	r3, [r7, #12]
 8005810:	e002      	b.n	8005818 <vListInsert+0x2e>
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	60fb      	str	r3, [r7, #12]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	429a      	cmp	r2, r3
 8005822:	d2f6      	bcs.n	8005812 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	685a      	ldr	r2, [r3, #4]
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	683a      	ldr	r2, [r7, #0]
 8005832:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	683a      	ldr	r2, [r7, #0]
 800583e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	1c5a      	adds	r2, r3, #1
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	601a      	str	r2, [r3, #0]
}
 8005850:	bf00      	nop
 8005852:	3714      	adds	r7, #20
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800585c:	b480      	push	{r7}
 800585e:	b085      	sub	sp, #20
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	6892      	ldr	r2, [r2, #8]
 8005872:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	6852      	ldr	r2, [r2, #4]
 800587c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	429a      	cmp	r2, r3
 8005886:	d103      	bne.n	8005890 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	689a      	ldr	r2, [r3, #8]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	1e5a      	subs	r2, r3, #1
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3714      	adds	r7, #20
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d10a      	bne.n	80058da <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80058c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058c8:	f383 8811 	msr	BASEPRI, r3
 80058cc:	f3bf 8f6f 	isb	sy
 80058d0:	f3bf 8f4f 	dsb	sy
 80058d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80058d6:	bf00      	nop
 80058d8:	e7fe      	b.n	80058d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80058da:	f002 f87b 	bl	80079d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058e6:	68f9      	ldr	r1, [r7, #12]
 80058e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80058ea:	fb01 f303 	mul.w	r3, r1, r3
 80058ee:	441a      	add	r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800590a:	3b01      	subs	r3, #1
 800590c:	68f9      	ldr	r1, [r7, #12]
 800590e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005910:	fb01 f303 	mul.w	r3, r1, r3
 8005914:	441a      	add	r2, r3
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	22ff      	movs	r2, #255	; 0xff
 800591e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	22ff      	movs	r2, #255	; 0xff
 8005926:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d114      	bne.n	800595a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	691b      	ldr	r3, [r3, #16]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d01a      	beq.n	800596e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	3310      	adds	r3, #16
 800593c:	4618      	mov	r0, r3
 800593e:	f001 f929 	bl	8006b94 <xTaskRemoveFromEventList>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d012      	beq.n	800596e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005948:	4b0c      	ldr	r3, [pc, #48]	; (800597c <xQueueGenericReset+0xcc>)
 800594a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800594e:	601a      	str	r2, [r3, #0]
 8005950:	f3bf 8f4f 	dsb	sy
 8005954:	f3bf 8f6f 	isb	sy
 8005958:	e009      	b.n	800596e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	3310      	adds	r3, #16
 800595e:	4618      	mov	r0, r3
 8005960:	f7ff fef2 	bl	8005748 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	3324      	adds	r3, #36	; 0x24
 8005968:	4618      	mov	r0, r3
 800596a:	f7ff feed 	bl	8005748 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800596e:	f002 f861 	bl	8007a34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005972:	2301      	movs	r3, #1
}
 8005974:	4618      	mov	r0, r3
 8005976:	3710      	adds	r7, #16
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	e000ed04 	.word	0xe000ed04

08005980 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005980:	b580      	push	{r7, lr}
 8005982:	b08e      	sub	sp, #56	; 0x38
 8005984:	af02      	add	r7, sp, #8
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]
 800598c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d10a      	bne.n	80059aa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005998:	f383 8811 	msr	BASEPRI, r3
 800599c:	f3bf 8f6f 	isb	sy
 80059a0:	f3bf 8f4f 	dsb	sy
 80059a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80059a6:	bf00      	nop
 80059a8:	e7fe      	b.n	80059a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d10a      	bne.n	80059c6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80059b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b4:	f383 8811 	msr	BASEPRI, r3
 80059b8:	f3bf 8f6f 	isb	sy
 80059bc:	f3bf 8f4f 	dsb	sy
 80059c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80059c2:	bf00      	nop
 80059c4:	e7fe      	b.n	80059c4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d002      	beq.n	80059d2 <xQueueGenericCreateStatic+0x52>
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d001      	beq.n	80059d6 <xQueueGenericCreateStatic+0x56>
 80059d2:	2301      	movs	r3, #1
 80059d4:	e000      	b.n	80059d8 <xQueueGenericCreateStatic+0x58>
 80059d6:	2300      	movs	r3, #0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d10a      	bne.n	80059f2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80059dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059e0:	f383 8811 	msr	BASEPRI, r3
 80059e4:	f3bf 8f6f 	isb	sy
 80059e8:	f3bf 8f4f 	dsb	sy
 80059ec:	623b      	str	r3, [r7, #32]
}
 80059ee:	bf00      	nop
 80059f0:	e7fe      	b.n	80059f0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d102      	bne.n	80059fe <xQueueGenericCreateStatic+0x7e>
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d101      	bne.n	8005a02 <xQueueGenericCreateStatic+0x82>
 80059fe:	2301      	movs	r3, #1
 8005a00:	e000      	b.n	8005a04 <xQueueGenericCreateStatic+0x84>
 8005a02:	2300      	movs	r3, #0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d10a      	bne.n	8005a1e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a0c:	f383 8811 	msr	BASEPRI, r3
 8005a10:	f3bf 8f6f 	isb	sy
 8005a14:	f3bf 8f4f 	dsb	sy
 8005a18:	61fb      	str	r3, [r7, #28]
}
 8005a1a:	bf00      	nop
 8005a1c:	e7fe      	b.n	8005a1c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005a1e:	2350      	movs	r3, #80	; 0x50
 8005a20:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	2b50      	cmp	r3, #80	; 0x50
 8005a26:	d00a      	beq.n	8005a3e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a2c:	f383 8811 	msr	BASEPRI, r3
 8005a30:	f3bf 8f6f 	isb	sy
 8005a34:	f3bf 8f4f 	dsb	sy
 8005a38:	61bb      	str	r3, [r7, #24]
}
 8005a3a:	bf00      	nop
 8005a3c:	e7fe      	b.n	8005a3c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005a3e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d00d      	beq.n	8005a66 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005a52:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a58:	9300      	str	r3, [sp, #0]
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	687a      	ldr	r2, [r7, #4]
 8005a5e:	68b9      	ldr	r1, [r7, #8]
 8005a60:	68f8      	ldr	r0, [r7, #12]
 8005a62:	f000 f805 	bl	8005a70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3730      	adds	r7, #48	; 0x30
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
 8005a7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d103      	bne.n	8005a8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	69ba      	ldr	r2, [r7, #24]
 8005a88:	601a      	str	r2, [r3, #0]
 8005a8a:	e002      	b.n	8005a92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	68ba      	ldr	r2, [r7, #8]
 8005a9c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005a9e:	2101      	movs	r1, #1
 8005aa0:	69b8      	ldr	r0, [r7, #24]
 8005aa2:	f7ff ff05 	bl	80058b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005aa6:	69bb      	ldr	r3, [r7, #24]
 8005aa8:	78fa      	ldrb	r2, [r7, #3]
 8005aaa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005aae:	bf00      	nop
 8005ab0:	3710      	adds	r7, #16
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
	...

08005ab8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b08e      	sub	sp, #56	; 0x38
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	607a      	str	r2, [r7, #4]
 8005ac4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d10a      	bne.n	8005aea <xQueueGenericSend+0x32>
	__asm volatile
 8005ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ad8:	f383 8811 	msr	BASEPRI, r3
 8005adc:	f3bf 8f6f 	isb	sy
 8005ae0:	f3bf 8f4f 	dsb	sy
 8005ae4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005ae6:	bf00      	nop
 8005ae8:	e7fe      	b.n	8005ae8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d103      	bne.n	8005af8 <xQueueGenericSend+0x40>
 8005af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d101      	bne.n	8005afc <xQueueGenericSend+0x44>
 8005af8:	2301      	movs	r3, #1
 8005afa:	e000      	b.n	8005afe <xQueueGenericSend+0x46>
 8005afc:	2300      	movs	r3, #0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d10a      	bne.n	8005b18 <xQueueGenericSend+0x60>
	__asm volatile
 8005b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b06:	f383 8811 	msr	BASEPRI, r3
 8005b0a:	f3bf 8f6f 	isb	sy
 8005b0e:	f3bf 8f4f 	dsb	sy
 8005b12:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005b14:	bf00      	nop
 8005b16:	e7fe      	b.n	8005b16 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	2b02      	cmp	r3, #2
 8005b1c:	d103      	bne.n	8005b26 <xQueueGenericSend+0x6e>
 8005b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d101      	bne.n	8005b2a <xQueueGenericSend+0x72>
 8005b26:	2301      	movs	r3, #1
 8005b28:	e000      	b.n	8005b2c <xQueueGenericSend+0x74>
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d10a      	bne.n	8005b46 <xQueueGenericSend+0x8e>
	__asm volatile
 8005b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b34:	f383 8811 	msr	BASEPRI, r3
 8005b38:	f3bf 8f6f 	isb	sy
 8005b3c:	f3bf 8f4f 	dsb	sy
 8005b40:	623b      	str	r3, [r7, #32]
}
 8005b42:	bf00      	nop
 8005b44:	e7fe      	b.n	8005b44 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005b46:	f001 f9e7 	bl	8006f18 <xTaskGetSchedulerState>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d102      	bne.n	8005b56 <xQueueGenericSend+0x9e>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d101      	bne.n	8005b5a <xQueueGenericSend+0xa2>
 8005b56:	2301      	movs	r3, #1
 8005b58:	e000      	b.n	8005b5c <xQueueGenericSend+0xa4>
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d10a      	bne.n	8005b76 <xQueueGenericSend+0xbe>
	__asm volatile
 8005b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b64:	f383 8811 	msr	BASEPRI, r3
 8005b68:	f3bf 8f6f 	isb	sy
 8005b6c:	f3bf 8f4f 	dsb	sy
 8005b70:	61fb      	str	r3, [r7, #28]
}
 8005b72:	bf00      	nop
 8005b74:	e7fe      	b.n	8005b74 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005b76:	f001 ff2d 	bl	80079d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d302      	bcc.n	8005b8c <xQueueGenericSend+0xd4>
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d129      	bne.n	8005be0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b8c:	683a      	ldr	r2, [r7, #0]
 8005b8e:	68b9      	ldr	r1, [r7, #8]
 8005b90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005b92:	f000 fa0b 	bl	8005fac <prvCopyDataToQueue>
 8005b96:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d010      	beq.n	8005bc2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ba2:	3324      	adds	r3, #36	; 0x24
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f000 fff5 	bl	8006b94 <xTaskRemoveFromEventList>
 8005baa:	4603      	mov	r3, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d013      	beq.n	8005bd8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005bb0:	4b3f      	ldr	r3, [pc, #252]	; (8005cb0 <xQueueGenericSend+0x1f8>)
 8005bb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bb6:	601a      	str	r2, [r3, #0]
 8005bb8:	f3bf 8f4f 	dsb	sy
 8005bbc:	f3bf 8f6f 	isb	sy
 8005bc0:	e00a      	b.n	8005bd8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d007      	beq.n	8005bd8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005bc8:	4b39      	ldr	r3, [pc, #228]	; (8005cb0 <xQueueGenericSend+0x1f8>)
 8005bca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bce:	601a      	str	r2, [r3, #0]
 8005bd0:	f3bf 8f4f 	dsb	sy
 8005bd4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005bd8:	f001 ff2c 	bl	8007a34 <vPortExitCritical>
				return pdPASS;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e063      	b.n	8005ca8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d103      	bne.n	8005bee <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005be6:	f001 ff25 	bl	8007a34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005bea:	2300      	movs	r3, #0
 8005bec:	e05c      	b.n	8005ca8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005bee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d106      	bne.n	8005c02 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005bf4:	f107 0314 	add.w	r3, r7, #20
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f001 f82f 	bl	8006c5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005c02:	f001 ff17 	bl	8007a34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005c06:	f000 fd9b 	bl	8006740 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005c0a:	f001 fee3 	bl	80079d4 <vPortEnterCritical>
 8005c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c10:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005c14:	b25b      	sxtb	r3, r3
 8005c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c1a:	d103      	bne.n	8005c24 <xQueueGenericSend+0x16c>
 8005c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c2a:	b25b      	sxtb	r3, r3
 8005c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c30:	d103      	bne.n	8005c3a <xQueueGenericSend+0x182>
 8005c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c3a:	f001 fefb 	bl	8007a34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005c3e:	1d3a      	adds	r2, r7, #4
 8005c40:	f107 0314 	add.w	r3, r7, #20
 8005c44:	4611      	mov	r1, r2
 8005c46:	4618      	mov	r0, r3
 8005c48:	f001 f81e 	bl	8006c88 <xTaskCheckForTimeOut>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d124      	bne.n	8005c9c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005c52:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c54:	f000 faa2 	bl	800619c <prvIsQueueFull>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d018      	beq.n	8005c90 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c60:	3310      	adds	r3, #16
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	4611      	mov	r1, r2
 8005c66:	4618      	mov	r0, r3
 8005c68:	f000 ff44 	bl	8006af4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005c6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c6e:	f000 fa2d 	bl	80060cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005c72:	f000 fd73 	bl	800675c <xTaskResumeAll>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	f47f af7c 	bne.w	8005b76 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005c7e:	4b0c      	ldr	r3, [pc, #48]	; (8005cb0 <xQueueGenericSend+0x1f8>)
 8005c80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c84:	601a      	str	r2, [r3, #0]
 8005c86:	f3bf 8f4f 	dsb	sy
 8005c8a:	f3bf 8f6f 	isb	sy
 8005c8e:	e772      	b.n	8005b76 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005c90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c92:	f000 fa1b 	bl	80060cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005c96:	f000 fd61 	bl	800675c <xTaskResumeAll>
 8005c9a:	e76c      	b.n	8005b76 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005c9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c9e:	f000 fa15 	bl	80060cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ca2:	f000 fd5b 	bl	800675c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005ca6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3738      	adds	r7, #56	; 0x38
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	e000ed04 	.word	0xe000ed04

08005cb4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b090      	sub	sp, #64	; 0x40
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	60f8      	str	r0, [r7, #12]
 8005cbc:	60b9      	str	r1, [r7, #8]
 8005cbe:	607a      	str	r2, [r7, #4]
 8005cc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8005cc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d10a      	bne.n	8005ce2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd0:	f383 8811 	msr	BASEPRI, r3
 8005cd4:	f3bf 8f6f 	isb	sy
 8005cd8:	f3bf 8f4f 	dsb	sy
 8005cdc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005cde:	bf00      	nop
 8005ce0:	e7fe      	b.n	8005ce0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d103      	bne.n	8005cf0 <xQueueGenericSendFromISR+0x3c>
 8005ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d101      	bne.n	8005cf4 <xQueueGenericSendFromISR+0x40>
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e000      	b.n	8005cf6 <xQueueGenericSendFromISR+0x42>
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d10a      	bne.n	8005d10 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cfe:	f383 8811 	msr	BASEPRI, r3
 8005d02:	f3bf 8f6f 	isb	sy
 8005d06:	f3bf 8f4f 	dsb	sy
 8005d0a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005d0c:	bf00      	nop
 8005d0e:	e7fe      	b.n	8005d0e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	2b02      	cmp	r3, #2
 8005d14:	d103      	bne.n	8005d1e <xQueueGenericSendFromISR+0x6a>
 8005d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d101      	bne.n	8005d22 <xQueueGenericSendFromISR+0x6e>
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e000      	b.n	8005d24 <xQueueGenericSendFromISR+0x70>
 8005d22:	2300      	movs	r3, #0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d10a      	bne.n	8005d3e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d2c:	f383 8811 	msr	BASEPRI, r3
 8005d30:	f3bf 8f6f 	isb	sy
 8005d34:	f3bf 8f4f 	dsb	sy
 8005d38:	623b      	str	r3, [r7, #32]
}
 8005d3a:	bf00      	nop
 8005d3c:	e7fe      	b.n	8005d3c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005d3e:	f001 ff2b 	bl	8007b98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005d42:	f3ef 8211 	mrs	r2, BASEPRI
 8005d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d4a:	f383 8811 	msr	BASEPRI, r3
 8005d4e:	f3bf 8f6f 	isb	sy
 8005d52:	f3bf 8f4f 	dsb	sy
 8005d56:	61fa      	str	r2, [r7, #28]
 8005d58:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005d5a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005d5c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d302      	bcc.n	8005d70 <xQueueGenericSendFromISR+0xbc>
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	2b02      	cmp	r3, #2
 8005d6e:	d12f      	bne.n	8005dd0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005d80:	683a      	ldr	r2, [r7, #0]
 8005d82:	68b9      	ldr	r1, [r7, #8]
 8005d84:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005d86:	f000 f911 	bl	8005fac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005d8a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d92:	d112      	bne.n	8005dba <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d016      	beq.n	8005dca <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d9e:	3324      	adds	r3, #36	; 0x24
 8005da0:	4618      	mov	r0, r3
 8005da2:	f000 fef7 	bl	8006b94 <xTaskRemoveFromEventList>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d00e      	beq.n	8005dca <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00b      	beq.n	8005dca <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2201      	movs	r2, #1
 8005db6:	601a      	str	r2, [r3, #0]
 8005db8:	e007      	b.n	8005dca <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005dba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	b2db      	uxtb	r3, r3
 8005dc2:	b25a      	sxtb	r2, r3
 8005dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8005dce:	e001      	b.n	8005dd4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005dd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dd6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005dde:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005de0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3740      	adds	r7, #64	; 0x40
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
	...

08005dec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b08c      	sub	sp, #48	; 0x30
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	60f8      	str	r0, [r7, #12]
 8005df4:	60b9      	str	r1, [r7, #8]
 8005df6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d10a      	bne.n	8005e1c <xQueueReceive+0x30>
	__asm volatile
 8005e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e0a:	f383 8811 	msr	BASEPRI, r3
 8005e0e:	f3bf 8f6f 	isb	sy
 8005e12:	f3bf 8f4f 	dsb	sy
 8005e16:	623b      	str	r3, [r7, #32]
}
 8005e18:	bf00      	nop
 8005e1a:	e7fe      	b.n	8005e1a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d103      	bne.n	8005e2a <xQueueReceive+0x3e>
 8005e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d101      	bne.n	8005e2e <xQueueReceive+0x42>
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e000      	b.n	8005e30 <xQueueReceive+0x44>
 8005e2e:	2300      	movs	r3, #0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d10a      	bne.n	8005e4a <xQueueReceive+0x5e>
	__asm volatile
 8005e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e38:	f383 8811 	msr	BASEPRI, r3
 8005e3c:	f3bf 8f6f 	isb	sy
 8005e40:	f3bf 8f4f 	dsb	sy
 8005e44:	61fb      	str	r3, [r7, #28]
}
 8005e46:	bf00      	nop
 8005e48:	e7fe      	b.n	8005e48 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005e4a:	f001 f865 	bl	8006f18 <xTaskGetSchedulerState>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d102      	bne.n	8005e5a <xQueueReceive+0x6e>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d101      	bne.n	8005e5e <xQueueReceive+0x72>
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e000      	b.n	8005e60 <xQueueReceive+0x74>
 8005e5e:	2300      	movs	r3, #0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d10a      	bne.n	8005e7a <xQueueReceive+0x8e>
	__asm volatile
 8005e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e68:	f383 8811 	msr	BASEPRI, r3
 8005e6c:	f3bf 8f6f 	isb	sy
 8005e70:	f3bf 8f4f 	dsb	sy
 8005e74:	61bb      	str	r3, [r7, #24]
}
 8005e76:	bf00      	nop
 8005e78:	e7fe      	b.n	8005e78 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005e7a:	f001 fdab 	bl	80079d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e82:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d01f      	beq.n	8005eca <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005e8a:	68b9      	ldr	r1, [r7, #8]
 8005e8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e8e:	f000 f8f7 	bl	8006080 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e94:	1e5a      	subs	r2, r3, #1
 8005e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e98:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e9c:	691b      	ldr	r3, [r3, #16]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d00f      	beq.n	8005ec2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ea4:	3310      	adds	r3, #16
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f000 fe74 	bl	8006b94 <xTaskRemoveFromEventList>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d007      	beq.n	8005ec2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005eb2:	4b3d      	ldr	r3, [pc, #244]	; (8005fa8 <xQueueReceive+0x1bc>)
 8005eb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005eb8:	601a      	str	r2, [r3, #0]
 8005eba:	f3bf 8f4f 	dsb	sy
 8005ebe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005ec2:	f001 fdb7 	bl	8007a34 <vPortExitCritical>
				return pdPASS;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e069      	b.n	8005f9e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d103      	bne.n	8005ed8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005ed0:	f001 fdb0 	bl	8007a34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	e062      	b.n	8005f9e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d106      	bne.n	8005eec <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005ede:	f107 0310 	add.w	r3, r7, #16
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f000 feba 	bl	8006c5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005eec:	f001 fda2 	bl	8007a34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005ef0:	f000 fc26 	bl	8006740 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005ef4:	f001 fd6e 	bl	80079d4 <vPortEnterCritical>
 8005ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005efa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005efe:	b25b      	sxtb	r3, r3
 8005f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f04:	d103      	bne.n	8005f0e <xQueueReceive+0x122>
 8005f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f14:	b25b      	sxtb	r3, r3
 8005f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f1a:	d103      	bne.n	8005f24 <xQueueReceive+0x138>
 8005f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f24:	f001 fd86 	bl	8007a34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f28:	1d3a      	adds	r2, r7, #4
 8005f2a:	f107 0310 	add.w	r3, r7, #16
 8005f2e:	4611      	mov	r1, r2
 8005f30:	4618      	mov	r0, r3
 8005f32:	f000 fea9 	bl	8006c88 <xTaskCheckForTimeOut>
 8005f36:	4603      	mov	r3, r0
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d123      	bne.n	8005f84 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f3e:	f000 f917 	bl	8006170 <prvIsQueueEmpty>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d017      	beq.n	8005f78 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f4a:	3324      	adds	r3, #36	; 0x24
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	4611      	mov	r1, r2
 8005f50:	4618      	mov	r0, r3
 8005f52:	f000 fdcf 	bl	8006af4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005f56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f58:	f000 f8b8 	bl	80060cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005f5c:	f000 fbfe 	bl	800675c <xTaskResumeAll>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d189      	bne.n	8005e7a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005f66:	4b10      	ldr	r3, [pc, #64]	; (8005fa8 <xQueueReceive+0x1bc>)
 8005f68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f6c:	601a      	str	r2, [r3, #0]
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	f3bf 8f6f 	isb	sy
 8005f76:	e780      	b.n	8005e7a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005f78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f7a:	f000 f8a7 	bl	80060cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005f7e:	f000 fbed 	bl	800675c <xTaskResumeAll>
 8005f82:	e77a      	b.n	8005e7a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005f84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f86:	f000 f8a1 	bl	80060cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f8a:	f000 fbe7 	bl	800675c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f90:	f000 f8ee 	bl	8006170 <prvIsQueueEmpty>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	f43f af6f 	beq.w	8005e7a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005f9c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3730      	adds	r7, #48	; 0x30
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	e000ed04 	.word	0xe000ed04

08005fac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b086      	sub	sp, #24
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	60b9      	str	r1, [r7, #8]
 8005fb6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fc0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d10d      	bne.n	8005fe6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d14d      	bne.n	800606e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f000 ffbc 	bl	8006f54 <xTaskPriorityDisinherit>
 8005fdc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	609a      	str	r2, [r3, #8]
 8005fe4:	e043      	b.n	800606e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d119      	bne.n	8006020 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6858      	ldr	r0, [r3, #4]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	68b9      	ldr	r1, [r7, #8]
 8005ff8:	f002 f924 	bl	8008244 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	685a      	ldr	r2, [r3, #4]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006004:	441a      	add	r2, r3
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	685a      	ldr	r2, [r3, #4]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	429a      	cmp	r2, r3
 8006014:	d32b      	bcc.n	800606e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	605a      	str	r2, [r3, #4]
 800601e:	e026      	b.n	800606e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	68d8      	ldr	r0, [r3, #12]
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006028:	461a      	mov	r2, r3
 800602a:	68b9      	ldr	r1, [r7, #8]
 800602c:	f002 f90a 	bl	8008244 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	68da      	ldr	r2, [r3, #12]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006038:	425b      	negs	r3, r3
 800603a:	441a      	add	r2, r3
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	68da      	ldr	r2, [r3, #12]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	429a      	cmp	r2, r3
 800604a:	d207      	bcs.n	800605c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	689a      	ldr	r2, [r3, #8]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006054:	425b      	negs	r3, r3
 8006056:	441a      	add	r2, r3
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2b02      	cmp	r3, #2
 8006060:	d105      	bne.n	800606e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d002      	beq.n	800606e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	3b01      	subs	r3, #1
 800606c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	1c5a      	adds	r2, r3, #1
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006076:	697b      	ldr	r3, [r7, #20]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3718      	adds	r7, #24
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b082      	sub	sp, #8
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608e:	2b00      	cmp	r3, #0
 8006090:	d018      	beq.n	80060c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	68da      	ldr	r2, [r3, #12]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800609a:	441a      	add	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	68da      	ldr	r2, [r3, #12]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d303      	bcc.n	80060b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	68d9      	ldr	r1, [r3, #12]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060bc:	461a      	mov	r2, r3
 80060be:	6838      	ldr	r0, [r7, #0]
 80060c0:	f002 f8c0 	bl	8008244 <memcpy>
	}
}
 80060c4:	bf00      	nop
 80060c6:	3708      	adds	r7, #8
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80060d4:	f001 fc7e 	bl	80079d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80060e0:	e011      	b.n	8006106 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d012      	beq.n	8006110 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	3324      	adds	r3, #36	; 0x24
 80060ee:	4618      	mov	r0, r3
 80060f0:	f000 fd50 	bl	8006b94 <xTaskRemoveFromEventList>
 80060f4:	4603      	mov	r3, r0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d001      	beq.n	80060fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80060fa:	f000 fe27 	bl	8006d4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80060fe:	7bfb      	ldrb	r3, [r7, #15]
 8006100:	3b01      	subs	r3, #1
 8006102:	b2db      	uxtb	r3, r3
 8006104:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006106:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800610a:	2b00      	cmp	r3, #0
 800610c:	dce9      	bgt.n	80060e2 <prvUnlockQueue+0x16>
 800610e:	e000      	b.n	8006112 <prvUnlockQueue+0x46>
					break;
 8006110:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	22ff      	movs	r2, #255	; 0xff
 8006116:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800611a:	f001 fc8b 	bl	8007a34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800611e:	f001 fc59 	bl	80079d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006128:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800612a:	e011      	b.n	8006150 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d012      	beq.n	800615a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	3310      	adds	r3, #16
 8006138:	4618      	mov	r0, r3
 800613a:	f000 fd2b 	bl	8006b94 <xTaskRemoveFromEventList>
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d001      	beq.n	8006148 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006144:	f000 fe02 	bl	8006d4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006148:	7bbb      	ldrb	r3, [r7, #14]
 800614a:	3b01      	subs	r3, #1
 800614c:	b2db      	uxtb	r3, r3
 800614e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006150:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006154:	2b00      	cmp	r3, #0
 8006156:	dce9      	bgt.n	800612c <prvUnlockQueue+0x60>
 8006158:	e000      	b.n	800615c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800615a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	22ff      	movs	r2, #255	; 0xff
 8006160:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006164:	f001 fc66 	bl	8007a34 <vPortExitCritical>
}
 8006168:	bf00      	nop
 800616a:	3710      	adds	r7, #16
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006178:	f001 fc2c 	bl	80079d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006180:	2b00      	cmp	r3, #0
 8006182:	d102      	bne.n	800618a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006184:	2301      	movs	r3, #1
 8006186:	60fb      	str	r3, [r7, #12]
 8006188:	e001      	b.n	800618e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800618a:	2300      	movs	r3, #0
 800618c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800618e:	f001 fc51 	bl	8007a34 <vPortExitCritical>

	return xReturn;
 8006192:	68fb      	ldr	r3, [r7, #12]
}
 8006194:	4618      	mov	r0, r3
 8006196:	3710      	adds	r7, #16
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}

0800619c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80061a4:	f001 fc16 	bl	80079d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d102      	bne.n	80061ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80061b4:	2301      	movs	r3, #1
 80061b6:	60fb      	str	r3, [r7, #12]
 80061b8:	e001      	b.n	80061be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80061ba:	2300      	movs	r3, #0
 80061bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80061be:	f001 fc39 	bl	8007a34 <vPortExitCritical>

	return xReturn;
 80061c2:	68fb      	ldr	r3, [r7, #12]
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3710      	adds	r7, #16
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80061cc:	b480      	push	{r7}
 80061ce:	b085      	sub	sp, #20
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80061d6:	2300      	movs	r3, #0
 80061d8:	60fb      	str	r3, [r7, #12]
 80061da:	e014      	b.n	8006206 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80061dc:	4a0f      	ldr	r2, [pc, #60]	; (800621c <vQueueAddToRegistry+0x50>)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d10b      	bne.n	8006200 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80061e8:	490c      	ldr	r1, [pc, #48]	; (800621c <vQueueAddToRegistry+0x50>)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	683a      	ldr	r2, [r7, #0]
 80061ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80061f2:	4a0a      	ldr	r2, [pc, #40]	; (800621c <vQueueAddToRegistry+0x50>)
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	00db      	lsls	r3, r3, #3
 80061f8:	4413      	add	r3, r2
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80061fe:	e006      	b.n	800620e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	3301      	adds	r3, #1
 8006204:	60fb      	str	r3, [r7, #12]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2b07      	cmp	r3, #7
 800620a:	d9e7      	bls.n	80061dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800620c:	bf00      	nop
 800620e:	bf00      	nop
 8006210:	3714      	adds	r7, #20
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr
 800621a:	bf00      	nop
 800621c:	20000ecc 	.word	0x20000ecc

08006220 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006220:	b580      	push	{r7, lr}
 8006222:	b086      	sub	sp, #24
 8006224:	af00      	add	r7, sp, #0
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006230:	f001 fbd0 	bl	80079d4 <vPortEnterCritical>
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800623a:	b25b      	sxtb	r3, r3
 800623c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006240:	d103      	bne.n	800624a <vQueueWaitForMessageRestricted+0x2a>
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	2200      	movs	r2, #0
 8006246:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006250:	b25b      	sxtb	r3, r3
 8006252:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006256:	d103      	bne.n	8006260 <vQueueWaitForMessageRestricted+0x40>
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006260:	f001 fbe8 	bl	8007a34 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006268:	2b00      	cmp	r3, #0
 800626a:	d106      	bne.n	800627a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	3324      	adds	r3, #36	; 0x24
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	68b9      	ldr	r1, [r7, #8]
 8006274:	4618      	mov	r0, r3
 8006276:	f000 fc61 	bl	8006b3c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800627a:	6978      	ldr	r0, [r7, #20]
 800627c:	f7ff ff26 	bl	80060cc <prvUnlockQueue>
	}
 8006280:	bf00      	nop
 8006282:	3718      	adds	r7, #24
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006288:	b580      	push	{r7, lr}
 800628a:	b08e      	sub	sp, #56	; 0x38
 800628c:	af04      	add	r7, sp, #16
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	607a      	str	r2, [r7, #4]
 8006294:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006298:	2b00      	cmp	r3, #0
 800629a:	d10a      	bne.n	80062b2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800629c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a0:	f383 8811 	msr	BASEPRI, r3
 80062a4:	f3bf 8f6f 	isb	sy
 80062a8:	f3bf 8f4f 	dsb	sy
 80062ac:	623b      	str	r3, [r7, #32]
}
 80062ae:	bf00      	nop
 80062b0:	e7fe      	b.n	80062b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80062b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d10a      	bne.n	80062ce <xTaskCreateStatic+0x46>
	__asm volatile
 80062b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062bc:	f383 8811 	msr	BASEPRI, r3
 80062c0:	f3bf 8f6f 	isb	sy
 80062c4:	f3bf 8f4f 	dsb	sy
 80062c8:	61fb      	str	r3, [r7, #28]
}
 80062ca:	bf00      	nop
 80062cc:	e7fe      	b.n	80062cc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80062ce:	23bc      	movs	r3, #188	; 0xbc
 80062d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	2bbc      	cmp	r3, #188	; 0xbc
 80062d6:	d00a      	beq.n	80062ee <xTaskCreateStatic+0x66>
	__asm volatile
 80062d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062dc:	f383 8811 	msr	BASEPRI, r3
 80062e0:	f3bf 8f6f 	isb	sy
 80062e4:	f3bf 8f4f 	dsb	sy
 80062e8:	61bb      	str	r3, [r7, #24]
}
 80062ea:	bf00      	nop
 80062ec:	e7fe      	b.n	80062ec <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80062ee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80062f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d01e      	beq.n	8006334 <xTaskCreateStatic+0xac>
 80062f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d01b      	beq.n	8006334 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80062fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062fe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006302:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006304:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006308:	2202      	movs	r2, #2
 800630a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800630e:	2300      	movs	r3, #0
 8006310:	9303      	str	r3, [sp, #12]
 8006312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006314:	9302      	str	r3, [sp, #8]
 8006316:	f107 0314 	add.w	r3, r7, #20
 800631a:	9301      	str	r3, [sp, #4]
 800631c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800631e:	9300      	str	r3, [sp, #0]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	68b9      	ldr	r1, [r7, #8]
 8006326:	68f8      	ldr	r0, [r7, #12]
 8006328:	f000 f850 	bl	80063cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800632c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800632e:	f000 f8f3 	bl	8006518 <prvAddNewTaskToReadyList>
 8006332:	e001      	b.n	8006338 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006334:	2300      	movs	r3, #0
 8006336:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006338:	697b      	ldr	r3, [r7, #20]
	}
 800633a:	4618      	mov	r0, r3
 800633c:	3728      	adds	r7, #40	; 0x28
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}

08006342 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006342:	b580      	push	{r7, lr}
 8006344:	b08c      	sub	sp, #48	; 0x30
 8006346:	af04      	add	r7, sp, #16
 8006348:	60f8      	str	r0, [r7, #12]
 800634a:	60b9      	str	r1, [r7, #8]
 800634c:	603b      	str	r3, [r7, #0]
 800634e:	4613      	mov	r3, r2
 8006350:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006352:	88fb      	ldrh	r3, [r7, #6]
 8006354:	009b      	lsls	r3, r3, #2
 8006356:	4618      	mov	r0, r3
 8006358:	f001 fc5e 	bl	8007c18 <pvPortMalloc>
 800635c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00e      	beq.n	8006382 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006364:	20bc      	movs	r0, #188	; 0xbc
 8006366:	f001 fc57 	bl	8007c18 <pvPortMalloc>
 800636a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800636c:	69fb      	ldr	r3, [r7, #28]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d003      	beq.n	800637a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	697a      	ldr	r2, [r7, #20]
 8006376:	631a      	str	r2, [r3, #48]	; 0x30
 8006378:	e005      	b.n	8006386 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800637a:	6978      	ldr	r0, [r7, #20]
 800637c:	f001 fd18 	bl	8007db0 <vPortFree>
 8006380:	e001      	b.n	8006386 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006382:	2300      	movs	r3, #0
 8006384:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d017      	beq.n	80063bc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	2200      	movs	r2, #0
 8006390:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006394:	88fa      	ldrh	r2, [r7, #6]
 8006396:	2300      	movs	r3, #0
 8006398:	9303      	str	r3, [sp, #12]
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	9302      	str	r3, [sp, #8]
 800639e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063a0:	9301      	str	r3, [sp, #4]
 80063a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063a4:	9300      	str	r3, [sp, #0]
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	68b9      	ldr	r1, [r7, #8]
 80063aa:	68f8      	ldr	r0, [r7, #12]
 80063ac:	f000 f80e 	bl	80063cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80063b0:	69f8      	ldr	r0, [r7, #28]
 80063b2:	f000 f8b1 	bl	8006518 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80063b6:	2301      	movs	r3, #1
 80063b8:	61bb      	str	r3, [r7, #24]
 80063ba:	e002      	b.n	80063c2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80063bc:	f04f 33ff 	mov.w	r3, #4294967295
 80063c0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80063c2:	69bb      	ldr	r3, [r7, #24]
	}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3720      	adds	r7, #32
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b088      	sub	sp, #32
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	60f8      	str	r0, [r7, #12]
 80063d4:	60b9      	str	r1, [r7, #8]
 80063d6:	607a      	str	r2, [r7, #4]
 80063d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80063da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063dc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	461a      	mov	r2, r3
 80063e4:	21a5      	movs	r1, #165	; 0xa5
 80063e6:	f001 ff3b 	bl	8008260 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80063ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80063f4:	3b01      	subs	r3, #1
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	4413      	add	r3, r2
 80063fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	f023 0307 	bic.w	r3, r3, #7
 8006402:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	f003 0307 	and.w	r3, r3, #7
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00a      	beq.n	8006424 <prvInitialiseNewTask+0x58>
	__asm volatile
 800640e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006412:	f383 8811 	msr	BASEPRI, r3
 8006416:	f3bf 8f6f 	isb	sy
 800641a:	f3bf 8f4f 	dsb	sy
 800641e:	617b      	str	r3, [r7, #20]
}
 8006420:	bf00      	nop
 8006422:	e7fe      	b.n	8006422 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d01f      	beq.n	800646a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800642a:	2300      	movs	r3, #0
 800642c:	61fb      	str	r3, [r7, #28]
 800642e:	e012      	b.n	8006456 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006430:	68ba      	ldr	r2, [r7, #8]
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	4413      	add	r3, r2
 8006436:	7819      	ldrb	r1, [r3, #0]
 8006438:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	4413      	add	r3, r2
 800643e:	3334      	adds	r3, #52	; 0x34
 8006440:	460a      	mov	r2, r1
 8006442:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006444:	68ba      	ldr	r2, [r7, #8]
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	4413      	add	r3, r2
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d006      	beq.n	800645e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	3301      	adds	r3, #1
 8006454:	61fb      	str	r3, [r7, #28]
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	2b0f      	cmp	r3, #15
 800645a:	d9e9      	bls.n	8006430 <prvInitialiseNewTask+0x64>
 800645c:	e000      	b.n	8006460 <prvInitialiseNewTask+0x94>
			{
				break;
 800645e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006462:	2200      	movs	r2, #0
 8006464:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006468:	e003      	b.n	8006472 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800646a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800646c:	2200      	movs	r2, #0
 800646e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006474:	2b37      	cmp	r3, #55	; 0x37
 8006476:	d901      	bls.n	800647c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006478:	2337      	movs	r3, #55	; 0x37
 800647a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800647c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006480:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006484:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006486:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800648a:	2200      	movs	r2, #0
 800648c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800648e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006490:	3304      	adds	r3, #4
 8006492:	4618      	mov	r0, r3
 8006494:	f7ff f978 	bl	8005788 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800649a:	3318      	adds	r3, #24
 800649c:	4618      	mov	r0, r3
 800649e:	f7ff f973 	bl	8005788 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80064a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064aa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80064ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80064b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064b6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80064b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ba:	2200      	movs	r2, #0
 80064bc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80064c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80064c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ca:	3354      	adds	r3, #84	; 0x54
 80064cc:	2260      	movs	r2, #96	; 0x60
 80064ce:	2100      	movs	r1, #0
 80064d0:	4618      	mov	r0, r3
 80064d2:	f001 fec5 	bl	8008260 <memset>
 80064d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d8:	4a0c      	ldr	r2, [pc, #48]	; (800650c <prvInitialiseNewTask+0x140>)
 80064da:	659a      	str	r2, [r3, #88]	; 0x58
 80064dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064de:	4a0c      	ldr	r2, [pc, #48]	; (8006510 <prvInitialiseNewTask+0x144>)
 80064e0:	65da      	str	r2, [r3, #92]	; 0x5c
 80064e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064e4:	4a0b      	ldr	r2, [pc, #44]	; (8006514 <prvInitialiseNewTask+0x148>)
 80064e6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80064e8:	683a      	ldr	r2, [r7, #0]
 80064ea:	68f9      	ldr	r1, [r7, #12]
 80064ec:	69b8      	ldr	r0, [r7, #24]
 80064ee:	f001 f941 	bl	8007774 <pxPortInitialiseStack>
 80064f2:	4602      	mov	r2, r0
 80064f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064f6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80064f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d002      	beq.n	8006504 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80064fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006500:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006502:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006504:	bf00      	nop
 8006506:	3720      	adds	r7, #32
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}
 800650c:	080094f8 	.word	0x080094f8
 8006510:	08009518 	.word	0x08009518
 8006514:	080094d8 	.word	0x080094d8

08006518 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006520:	f001 fa58 	bl	80079d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006524:	4b2d      	ldr	r3, [pc, #180]	; (80065dc <prvAddNewTaskToReadyList+0xc4>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	3301      	adds	r3, #1
 800652a:	4a2c      	ldr	r2, [pc, #176]	; (80065dc <prvAddNewTaskToReadyList+0xc4>)
 800652c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800652e:	4b2c      	ldr	r3, [pc, #176]	; (80065e0 <prvAddNewTaskToReadyList+0xc8>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d109      	bne.n	800654a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006536:	4a2a      	ldr	r2, [pc, #168]	; (80065e0 <prvAddNewTaskToReadyList+0xc8>)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800653c:	4b27      	ldr	r3, [pc, #156]	; (80065dc <prvAddNewTaskToReadyList+0xc4>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	2b01      	cmp	r3, #1
 8006542:	d110      	bne.n	8006566 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006544:	f000 fc26 	bl	8006d94 <prvInitialiseTaskLists>
 8006548:	e00d      	b.n	8006566 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800654a:	4b26      	ldr	r3, [pc, #152]	; (80065e4 <prvAddNewTaskToReadyList+0xcc>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d109      	bne.n	8006566 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006552:	4b23      	ldr	r3, [pc, #140]	; (80065e0 <prvAddNewTaskToReadyList+0xc8>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800655c:	429a      	cmp	r2, r3
 800655e:	d802      	bhi.n	8006566 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006560:	4a1f      	ldr	r2, [pc, #124]	; (80065e0 <prvAddNewTaskToReadyList+0xc8>)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006566:	4b20      	ldr	r3, [pc, #128]	; (80065e8 <prvAddNewTaskToReadyList+0xd0>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	3301      	adds	r3, #1
 800656c:	4a1e      	ldr	r2, [pc, #120]	; (80065e8 <prvAddNewTaskToReadyList+0xd0>)
 800656e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006570:	4b1d      	ldr	r3, [pc, #116]	; (80065e8 <prvAddNewTaskToReadyList+0xd0>)
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800657c:	4b1b      	ldr	r3, [pc, #108]	; (80065ec <prvAddNewTaskToReadyList+0xd4>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	429a      	cmp	r2, r3
 8006582:	d903      	bls.n	800658c <prvAddNewTaskToReadyList+0x74>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006588:	4a18      	ldr	r2, [pc, #96]	; (80065ec <prvAddNewTaskToReadyList+0xd4>)
 800658a:	6013      	str	r3, [r2, #0]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006590:	4613      	mov	r3, r2
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	4413      	add	r3, r2
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	4a15      	ldr	r2, [pc, #84]	; (80065f0 <prvAddNewTaskToReadyList+0xd8>)
 800659a:	441a      	add	r2, r3
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	3304      	adds	r3, #4
 80065a0:	4619      	mov	r1, r3
 80065a2:	4610      	mov	r0, r2
 80065a4:	f7ff f8fd 	bl	80057a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80065a8:	f001 fa44 	bl	8007a34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80065ac:	4b0d      	ldr	r3, [pc, #52]	; (80065e4 <prvAddNewTaskToReadyList+0xcc>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00e      	beq.n	80065d2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80065b4:	4b0a      	ldr	r3, [pc, #40]	; (80065e0 <prvAddNewTaskToReadyList+0xc8>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065be:	429a      	cmp	r2, r3
 80065c0:	d207      	bcs.n	80065d2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80065c2:	4b0c      	ldr	r3, [pc, #48]	; (80065f4 <prvAddNewTaskToReadyList+0xdc>)
 80065c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065c8:	601a      	str	r2, [r3, #0]
 80065ca:	f3bf 8f4f 	dsb	sy
 80065ce:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80065d2:	bf00      	nop
 80065d4:	3708      	adds	r7, #8
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	200013e0 	.word	0x200013e0
 80065e0:	20000f0c 	.word	0x20000f0c
 80065e4:	200013ec 	.word	0x200013ec
 80065e8:	200013fc 	.word	0x200013fc
 80065ec:	200013e8 	.word	0x200013e8
 80065f0:	20000f10 	.word	0x20000f10
 80065f4:	e000ed04 	.word	0xe000ed04

080065f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006600:	2300      	movs	r3, #0
 8006602:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d017      	beq.n	800663a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800660a:	4b13      	ldr	r3, [pc, #76]	; (8006658 <vTaskDelay+0x60>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d00a      	beq.n	8006628 <vTaskDelay+0x30>
	__asm volatile
 8006612:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006616:	f383 8811 	msr	BASEPRI, r3
 800661a:	f3bf 8f6f 	isb	sy
 800661e:	f3bf 8f4f 	dsb	sy
 8006622:	60bb      	str	r3, [r7, #8]
}
 8006624:	bf00      	nop
 8006626:	e7fe      	b.n	8006626 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006628:	f000 f88a 	bl	8006740 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800662c:	2100      	movs	r1, #0
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 fcfe 	bl	8007030 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006634:	f000 f892 	bl	800675c <xTaskResumeAll>
 8006638:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d107      	bne.n	8006650 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006640:	4b06      	ldr	r3, [pc, #24]	; (800665c <vTaskDelay+0x64>)
 8006642:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006646:	601a      	str	r2, [r3, #0]
 8006648:	f3bf 8f4f 	dsb	sy
 800664c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006650:	bf00      	nop
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}
 8006658:	20001408 	.word	0x20001408
 800665c:	e000ed04 	.word	0xe000ed04

08006660 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b08a      	sub	sp, #40	; 0x28
 8006664:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006666:	2300      	movs	r3, #0
 8006668:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800666a:	2300      	movs	r3, #0
 800666c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800666e:	463a      	mov	r2, r7
 8006670:	1d39      	adds	r1, r7, #4
 8006672:	f107 0308 	add.w	r3, r7, #8
 8006676:	4618      	mov	r0, r3
 8006678:	f7ff f832 	bl	80056e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800667c:	6839      	ldr	r1, [r7, #0]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	68ba      	ldr	r2, [r7, #8]
 8006682:	9202      	str	r2, [sp, #8]
 8006684:	9301      	str	r3, [sp, #4]
 8006686:	2300      	movs	r3, #0
 8006688:	9300      	str	r3, [sp, #0]
 800668a:	2300      	movs	r3, #0
 800668c:	460a      	mov	r2, r1
 800668e:	4924      	ldr	r1, [pc, #144]	; (8006720 <vTaskStartScheduler+0xc0>)
 8006690:	4824      	ldr	r0, [pc, #144]	; (8006724 <vTaskStartScheduler+0xc4>)
 8006692:	f7ff fdf9 	bl	8006288 <xTaskCreateStatic>
 8006696:	4603      	mov	r3, r0
 8006698:	4a23      	ldr	r2, [pc, #140]	; (8006728 <vTaskStartScheduler+0xc8>)
 800669a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800669c:	4b22      	ldr	r3, [pc, #136]	; (8006728 <vTaskStartScheduler+0xc8>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d002      	beq.n	80066aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80066a4:	2301      	movs	r3, #1
 80066a6:	617b      	str	r3, [r7, #20]
 80066a8:	e001      	b.n	80066ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80066aa:	2300      	movs	r3, #0
 80066ac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d102      	bne.n	80066ba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80066b4:	f000 fd10 	bl	80070d8 <xTimerCreateTimerTask>
 80066b8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d11b      	bne.n	80066f8 <vTaskStartScheduler+0x98>
	__asm volatile
 80066c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c4:	f383 8811 	msr	BASEPRI, r3
 80066c8:	f3bf 8f6f 	isb	sy
 80066cc:	f3bf 8f4f 	dsb	sy
 80066d0:	613b      	str	r3, [r7, #16]
}
 80066d2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80066d4:	4b15      	ldr	r3, [pc, #84]	; (800672c <vTaskStartScheduler+0xcc>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	3354      	adds	r3, #84	; 0x54
 80066da:	4a15      	ldr	r2, [pc, #84]	; (8006730 <vTaskStartScheduler+0xd0>)
 80066dc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80066de:	4b15      	ldr	r3, [pc, #84]	; (8006734 <vTaskStartScheduler+0xd4>)
 80066e0:	f04f 32ff 	mov.w	r2, #4294967295
 80066e4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80066e6:	4b14      	ldr	r3, [pc, #80]	; (8006738 <vTaskStartScheduler+0xd8>)
 80066e8:	2201      	movs	r2, #1
 80066ea:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80066ec:	4b13      	ldr	r3, [pc, #76]	; (800673c <vTaskStartScheduler+0xdc>)
 80066ee:	2200      	movs	r2, #0
 80066f0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80066f2:	f001 f8cd 	bl	8007890 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80066f6:	e00e      	b.n	8006716 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066fe:	d10a      	bne.n	8006716 <vTaskStartScheduler+0xb6>
	__asm volatile
 8006700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006704:	f383 8811 	msr	BASEPRI, r3
 8006708:	f3bf 8f6f 	isb	sy
 800670c:	f3bf 8f4f 	dsb	sy
 8006710:	60fb      	str	r3, [r7, #12]
}
 8006712:	bf00      	nop
 8006714:	e7fe      	b.n	8006714 <vTaskStartScheduler+0xb4>
}
 8006716:	bf00      	nop
 8006718:	3718      	adds	r7, #24
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop
 8006720:	08009454 	.word	0x08009454
 8006724:	08006d65 	.word	0x08006d65
 8006728:	20001404 	.word	0x20001404
 800672c:	20000f0c 	.word	0x20000f0c
 8006730:	20000010 	.word	0x20000010
 8006734:	20001400 	.word	0x20001400
 8006738:	200013ec 	.word	0x200013ec
 800673c:	200013e4 	.word	0x200013e4

08006740 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006740:	b480      	push	{r7}
 8006742:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006744:	4b04      	ldr	r3, [pc, #16]	; (8006758 <vTaskSuspendAll+0x18>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	3301      	adds	r3, #1
 800674a:	4a03      	ldr	r2, [pc, #12]	; (8006758 <vTaskSuspendAll+0x18>)
 800674c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800674e:	bf00      	nop
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr
 8006758:	20001408 	.word	0x20001408

0800675c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b084      	sub	sp, #16
 8006760:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006762:	2300      	movs	r3, #0
 8006764:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006766:	2300      	movs	r3, #0
 8006768:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800676a:	4b42      	ldr	r3, [pc, #264]	; (8006874 <xTaskResumeAll+0x118>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d10a      	bne.n	8006788 <xTaskResumeAll+0x2c>
	__asm volatile
 8006772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006776:	f383 8811 	msr	BASEPRI, r3
 800677a:	f3bf 8f6f 	isb	sy
 800677e:	f3bf 8f4f 	dsb	sy
 8006782:	603b      	str	r3, [r7, #0]
}
 8006784:	bf00      	nop
 8006786:	e7fe      	b.n	8006786 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006788:	f001 f924 	bl	80079d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800678c:	4b39      	ldr	r3, [pc, #228]	; (8006874 <xTaskResumeAll+0x118>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	3b01      	subs	r3, #1
 8006792:	4a38      	ldr	r2, [pc, #224]	; (8006874 <xTaskResumeAll+0x118>)
 8006794:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006796:	4b37      	ldr	r3, [pc, #220]	; (8006874 <xTaskResumeAll+0x118>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d162      	bne.n	8006864 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800679e:	4b36      	ldr	r3, [pc, #216]	; (8006878 <xTaskResumeAll+0x11c>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d05e      	beq.n	8006864 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80067a6:	e02f      	b.n	8006808 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067a8:	4b34      	ldr	r3, [pc, #208]	; (800687c <xTaskResumeAll+0x120>)
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	3318      	adds	r3, #24
 80067b4:	4618      	mov	r0, r3
 80067b6:	f7ff f851 	bl	800585c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	3304      	adds	r3, #4
 80067be:	4618      	mov	r0, r3
 80067c0:	f7ff f84c 	bl	800585c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067c8:	4b2d      	ldr	r3, [pc, #180]	; (8006880 <xTaskResumeAll+0x124>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d903      	bls.n	80067d8 <xTaskResumeAll+0x7c>
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067d4:	4a2a      	ldr	r2, [pc, #168]	; (8006880 <xTaskResumeAll+0x124>)
 80067d6:	6013      	str	r3, [r2, #0]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067dc:	4613      	mov	r3, r2
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	4413      	add	r3, r2
 80067e2:	009b      	lsls	r3, r3, #2
 80067e4:	4a27      	ldr	r2, [pc, #156]	; (8006884 <xTaskResumeAll+0x128>)
 80067e6:	441a      	add	r2, r3
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	3304      	adds	r3, #4
 80067ec:	4619      	mov	r1, r3
 80067ee:	4610      	mov	r0, r2
 80067f0:	f7fe ffd7 	bl	80057a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067f8:	4b23      	ldr	r3, [pc, #140]	; (8006888 <xTaskResumeAll+0x12c>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067fe:	429a      	cmp	r2, r3
 8006800:	d302      	bcc.n	8006808 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006802:	4b22      	ldr	r3, [pc, #136]	; (800688c <xTaskResumeAll+0x130>)
 8006804:	2201      	movs	r2, #1
 8006806:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006808:	4b1c      	ldr	r3, [pc, #112]	; (800687c <xTaskResumeAll+0x120>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d1cb      	bne.n	80067a8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d001      	beq.n	800681a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006816:	f000 fb5f 	bl	8006ed8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800681a:	4b1d      	ldr	r3, [pc, #116]	; (8006890 <xTaskResumeAll+0x134>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d010      	beq.n	8006848 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006826:	f000 f847 	bl	80068b8 <xTaskIncrementTick>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d002      	beq.n	8006836 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006830:	4b16      	ldr	r3, [pc, #88]	; (800688c <xTaskResumeAll+0x130>)
 8006832:	2201      	movs	r2, #1
 8006834:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	3b01      	subs	r3, #1
 800683a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d1f1      	bne.n	8006826 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006842:	4b13      	ldr	r3, [pc, #76]	; (8006890 <xTaskResumeAll+0x134>)
 8006844:	2200      	movs	r2, #0
 8006846:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006848:	4b10      	ldr	r3, [pc, #64]	; (800688c <xTaskResumeAll+0x130>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d009      	beq.n	8006864 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006850:	2301      	movs	r3, #1
 8006852:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006854:	4b0f      	ldr	r3, [pc, #60]	; (8006894 <xTaskResumeAll+0x138>)
 8006856:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800685a:	601a      	str	r2, [r3, #0]
 800685c:	f3bf 8f4f 	dsb	sy
 8006860:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006864:	f001 f8e6 	bl	8007a34 <vPortExitCritical>

	return xAlreadyYielded;
 8006868:	68bb      	ldr	r3, [r7, #8]
}
 800686a:	4618      	mov	r0, r3
 800686c:	3710      	adds	r7, #16
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	20001408 	.word	0x20001408
 8006878:	200013e0 	.word	0x200013e0
 800687c:	200013a0 	.word	0x200013a0
 8006880:	200013e8 	.word	0x200013e8
 8006884:	20000f10 	.word	0x20000f10
 8006888:	20000f0c 	.word	0x20000f0c
 800688c:	200013f4 	.word	0x200013f4
 8006890:	200013f0 	.word	0x200013f0
 8006894:	e000ed04 	.word	0xe000ed04

08006898 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800689e:	4b05      	ldr	r3, [pc, #20]	; (80068b4 <xTaskGetTickCount+0x1c>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80068a4:	687b      	ldr	r3, [r7, #4]
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	200013e4 	.word	0x200013e4

080068b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b086      	sub	sp, #24
 80068bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80068be:	2300      	movs	r3, #0
 80068c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80068c2:	4b4f      	ldr	r3, [pc, #316]	; (8006a00 <xTaskIncrementTick+0x148>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	f040 808f 	bne.w	80069ea <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80068cc:	4b4d      	ldr	r3, [pc, #308]	; (8006a04 <xTaskIncrementTick+0x14c>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	3301      	adds	r3, #1
 80068d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80068d4:	4a4b      	ldr	r2, [pc, #300]	; (8006a04 <xTaskIncrementTick+0x14c>)
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d120      	bne.n	8006922 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80068e0:	4b49      	ldr	r3, [pc, #292]	; (8006a08 <xTaskIncrementTick+0x150>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d00a      	beq.n	8006900 <xTaskIncrementTick+0x48>
	__asm volatile
 80068ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ee:	f383 8811 	msr	BASEPRI, r3
 80068f2:	f3bf 8f6f 	isb	sy
 80068f6:	f3bf 8f4f 	dsb	sy
 80068fa:	603b      	str	r3, [r7, #0]
}
 80068fc:	bf00      	nop
 80068fe:	e7fe      	b.n	80068fe <xTaskIncrementTick+0x46>
 8006900:	4b41      	ldr	r3, [pc, #260]	; (8006a08 <xTaskIncrementTick+0x150>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	60fb      	str	r3, [r7, #12]
 8006906:	4b41      	ldr	r3, [pc, #260]	; (8006a0c <xTaskIncrementTick+0x154>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a3f      	ldr	r2, [pc, #252]	; (8006a08 <xTaskIncrementTick+0x150>)
 800690c:	6013      	str	r3, [r2, #0]
 800690e:	4a3f      	ldr	r2, [pc, #252]	; (8006a0c <xTaskIncrementTick+0x154>)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6013      	str	r3, [r2, #0]
 8006914:	4b3e      	ldr	r3, [pc, #248]	; (8006a10 <xTaskIncrementTick+0x158>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	3301      	adds	r3, #1
 800691a:	4a3d      	ldr	r2, [pc, #244]	; (8006a10 <xTaskIncrementTick+0x158>)
 800691c:	6013      	str	r3, [r2, #0]
 800691e:	f000 fadb 	bl	8006ed8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006922:	4b3c      	ldr	r3, [pc, #240]	; (8006a14 <xTaskIncrementTick+0x15c>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	693a      	ldr	r2, [r7, #16]
 8006928:	429a      	cmp	r2, r3
 800692a:	d349      	bcc.n	80069c0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800692c:	4b36      	ldr	r3, [pc, #216]	; (8006a08 <xTaskIncrementTick+0x150>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d104      	bne.n	8006940 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006936:	4b37      	ldr	r3, [pc, #220]	; (8006a14 <xTaskIncrementTick+0x15c>)
 8006938:	f04f 32ff 	mov.w	r2, #4294967295
 800693c:	601a      	str	r2, [r3, #0]
					break;
 800693e:	e03f      	b.n	80069c0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006940:	4b31      	ldr	r3, [pc, #196]	; (8006a08 <xTaskIncrementTick+0x150>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68db      	ldr	r3, [r3, #12]
 8006946:	68db      	ldr	r3, [r3, #12]
 8006948:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006950:	693a      	ldr	r2, [r7, #16]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	429a      	cmp	r2, r3
 8006956:	d203      	bcs.n	8006960 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006958:	4a2e      	ldr	r2, [pc, #184]	; (8006a14 <xTaskIncrementTick+0x15c>)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800695e:	e02f      	b.n	80069c0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	3304      	adds	r3, #4
 8006964:	4618      	mov	r0, r3
 8006966:	f7fe ff79 	bl	800585c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800696e:	2b00      	cmp	r3, #0
 8006970:	d004      	beq.n	800697c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	3318      	adds	r3, #24
 8006976:	4618      	mov	r0, r3
 8006978:	f7fe ff70 	bl	800585c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006980:	4b25      	ldr	r3, [pc, #148]	; (8006a18 <xTaskIncrementTick+0x160>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	429a      	cmp	r2, r3
 8006986:	d903      	bls.n	8006990 <xTaskIncrementTick+0xd8>
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800698c:	4a22      	ldr	r2, [pc, #136]	; (8006a18 <xTaskIncrementTick+0x160>)
 800698e:	6013      	str	r3, [r2, #0]
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006994:	4613      	mov	r3, r2
 8006996:	009b      	lsls	r3, r3, #2
 8006998:	4413      	add	r3, r2
 800699a:	009b      	lsls	r3, r3, #2
 800699c:	4a1f      	ldr	r2, [pc, #124]	; (8006a1c <xTaskIncrementTick+0x164>)
 800699e:	441a      	add	r2, r3
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	3304      	adds	r3, #4
 80069a4:	4619      	mov	r1, r3
 80069a6:	4610      	mov	r0, r2
 80069a8:	f7fe fefb 	bl	80057a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069b0:	4b1b      	ldr	r3, [pc, #108]	; (8006a20 <xTaskIncrementTick+0x168>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d3b8      	bcc.n	800692c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80069ba:	2301      	movs	r3, #1
 80069bc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80069be:	e7b5      	b.n	800692c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80069c0:	4b17      	ldr	r3, [pc, #92]	; (8006a20 <xTaskIncrementTick+0x168>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069c6:	4915      	ldr	r1, [pc, #84]	; (8006a1c <xTaskIncrementTick+0x164>)
 80069c8:	4613      	mov	r3, r2
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	4413      	add	r3, r2
 80069ce:	009b      	lsls	r3, r3, #2
 80069d0:	440b      	add	r3, r1
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	d901      	bls.n	80069dc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80069d8:	2301      	movs	r3, #1
 80069da:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80069dc:	4b11      	ldr	r3, [pc, #68]	; (8006a24 <xTaskIncrementTick+0x16c>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d007      	beq.n	80069f4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80069e4:	2301      	movs	r3, #1
 80069e6:	617b      	str	r3, [r7, #20]
 80069e8:	e004      	b.n	80069f4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80069ea:	4b0f      	ldr	r3, [pc, #60]	; (8006a28 <xTaskIncrementTick+0x170>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	3301      	adds	r3, #1
 80069f0:	4a0d      	ldr	r2, [pc, #52]	; (8006a28 <xTaskIncrementTick+0x170>)
 80069f2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80069f4:	697b      	ldr	r3, [r7, #20]
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3718      	adds	r7, #24
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	20001408 	.word	0x20001408
 8006a04:	200013e4 	.word	0x200013e4
 8006a08:	20001398 	.word	0x20001398
 8006a0c:	2000139c 	.word	0x2000139c
 8006a10:	200013f8 	.word	0x200013f8
 8006a14:	20001400 	.word	0x20001400
 8006a18:	200013e8 	.word	0x200013e8
 8006a1c:	20000f10 	.word	0x20000f10
 8006a20:	20000f0c 	.word	0x20000f0c
 8006a24:	200013f4 	.word	0x200013f4
 8006a28:	200013f0 	.word	0x200013f0

08006a2c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b085      	sub	sp, #20
 8006a30:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006a32:	4b2a      	ldr	r3, [pc, #168]	; (8006adc <vTaskSwitchContext+0xb0>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d003      	beq.n	8006a42 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006a3a:	4b29      	ldr	r3, [pc, #164]	; (8006ae0 <vTaskSwitchContext+0xb4>)
 8006a3c:	2201      	movs	r2, #1
 8006a3e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006a40:	e046      	b.n	8006ad0 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8006a42:	4b27      	ldr	r3, [pc, #156]	; (8006ae0 <vTaskSwitchContext+0xb4>)
 8006a44:	2200      	movs	r2, #0
 8006a46:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a48:	4b26      	ldr	r3, [pc, #152]	; (8006ae4 <vTaskSwitchContext+0xb8>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	60fb      	str	r3, [r7, #12]
 8006a4e:	e010      	b.n	8006a72 <vTaskSwitchContext+0x46>
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d10a      	bne.n	8006a6c <vTaskSwitchContext+0x40>
	__asm volatile
 8006a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a5a:	f383 8811 	msr	BASEPRI, r3
 8006a5e:	f3bf 8f6f 	isb	sy
 8006a62:	f3bf 8f4f 	dsb	sy
 8006a66:	607b      	str	r3, [r7, #4]
}
 8006a68:	bf00      	nop
 8006a6a:	e7fe      	b.n	8006a6a <vTaskSwitchContext+0x3e>
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	60fb      	str	r3, [r7, #12]
 8006a72:	491d      	ldr	r1, [pc, #116]	; (8006ae8 <vTaskSwitchContext+0xbc>)
 8006a74:	68fa      	ldr	r2, [r7, #12]
 8006a76:	4613      	mov	r3, r2
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	4413      	add	r3, r2
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	440b      	add	r3, r1
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d0e4      	beq.n	8006a50 <vTaskSwitchContext+0x24>
 8006a86:	68fa      	ldr	r2, [r7, #12]
 8006a88:	4613      	mov	r3, r2
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	4413      	add	r3, r2
 8006a8e:	009b      	lsls	r3, r3, #2
 8006a90:	4a15      	ldr	r2, [pc, #84]	; (8006ae8 <vTaskSwitchContext+0xbc>)
 8006a92:	4413      	add	r3, r2
 8006a94:	60bb      	str	r3, [r7, #8]
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	685a      	ldr	r2, [r3, #4]
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	605a      	str	r2, [r3, #4]
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	685a      	ldr	r2, [r3, #4]
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	3308      	adds	r3, #8
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d104      	bne.n	8006ab6 <vTaskSwitchContext+0x8a>
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	685a      	ldr	r2, [r3, #4]
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	605a      	str	r2, [r3, #4]
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	4a0b      	ldr	r2, [pc, #44]	; (8006aec <vTaskSwitchContext+0xc0>)
 8006abe:	6013      	str	r3, [r2, #0]
 8006ac0:	4a08      	ldr	r2, [pc, #32]	; (8006ae4 <vTaskSwitchContext+0xb8>)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006ac6:	4b09      	ldr	r3, [pc, #36]	; (8006aec <vTaskSwitchContext+0xc0>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	3354      	adds	r3, #84	; 0x54
 8006acc:	4a08      	ldr	r2, [pc, #32]	; (8006af0 <vTaskSwitchContext+0xc4>)
 8006ace:	6013      	str	r3, [r2, #0]
}
 8006ad0:	bf00      	nop
 8006ad2:	3714      	adds	r7, #20
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr
 8006adc:	20001408 	.word	0x20001408
 8006ae0:	200013f4 	.word	0x200013f4
 8006ae4:	200013e8 	.word	0x200013e8
 8006ae8:	20000f10 	.word	0x20000f10
 8006aec:	20000f0c 	.word	0x20000f0c
 8006af0:	20000010 	.word	0x20000010

08006af4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b084      	sub	sp, #16
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d10a      	bne.n	8006b1a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b08:	f383 8811 	msr	BASEPRI, r3
 8006b0c:	f3bf 8f6f 	isb	sy
 8006b10:	f3bf 8f4f 	dsb	sy
 8006b14:	60fb      	str	r3, [r7, #12]
}
 8006b16:	bf00      	nop
 8006b18:	e7fe      	b.n	8006b18 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006b1a:	4b07      	ldr	r3, [pc, #28]	; (8006b38 <vTaskPlaceOnEventList+0x44>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	3318      	adds	r3, #24
 8006b20:	4619      	mov	r1, r3
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f7fe fe61 	bl	80057ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006b28:	2101      	movs	r1, #1
 8006b2a:	6838      	ldr	r0, [r7, #0]
 8006b2c:	f000 fa80 	bl	8007030 <prvAddCurrentTaskToDelayedList>
}
 8006b30:	bf00      	nop
 8006b32:	3710      	adds	r7, #16
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}
 8006b38:	20000f0c 	.word	0x20000f0c

08006b3c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b086      	sub	sp, #24
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	60f8      	str	r0, [r7, #12]
 8006b44:	60b9      	str	r1, [r7, #8]
 8006b46:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d10a      	bne.n	8006b64 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b52:	f383 8811 	msr	BASEPRI, r3
 8006b56:	f3bf 8f6f 	isb	sy
 8006b5a:	f3bf 8f4f 	dsb	sy
 8006b5e:	617b      	str	r3, [r7, #20]
}
 8006b60:	bf00      	nop
 8006b62:	e7fe      	b.n	8006b62 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006b64:	4b0a      	ldr	r3, [pc, #40]	; (8006b90 <vTaskPlaceOnEventListRestricted+0x54>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	3318      	adds	r3, #24
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	68f8      	ldr	r0, [r7, #12]
 8006b6e:	f7fe fe18 	bl	80057a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d002      	beq.n	8006b7e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006b78:	f04f 33ff 	mov.w	r3, #4294967295
 8006b7c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006b7e:	6879      	ldr	r1, [r7, #4]
 8006b80:	68b8      	ldr	r0, [r7, #8]
 8006b82:	f000 fa55 	bl	8007030 <prvAddCurrentTaskToDelayedList>
	}
 8006b86:	bf00      	nop
 8006b88:	3718      	adds	r7, #24
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	20000f0c 	.word	0x20000f0c

08006b94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b086      	sub	sp, #24
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d10a      	bne.n	8006bc0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bae:	f383 8811 	msr	BASEPRI, r3
 8006bb2:	f3bf 8f6f 	isb	sy
 8006bb6:	f3bf 8f4f 	dsb	sy
 8006bba:	60fb      	str	r3, [r7, #12]
}
 8006bbc:	bf00      	nop
 8006bbe:	e7fe      	b.n	8006bbe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	3318      	adds	r3, #24
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f7fe fe49 	bl	800585c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bca:	4b1e      	ldr	r3, [pc, #120]	; (8006c44 <xTaskRemoveFromEventList+0xb0>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d11d      	bne.n	8006c0e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	3304      	adds	r3, #4
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f7fe fe40 	bl	800585c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006be0:	4b19      	ldr	r3, [pc, #100]	; (8006c48 <xTaskRemoveFromEventList+0xb4>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d903      	bls.n	8006bf0 <xTaskRemoveFromEventList+0x5c>
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bec:	4a16      	ldr	r2, [pc, #88]	; (8006c48 <xTaskRemoveFromEventList+0xb4>)
 8006bee:	6013      	str	r3, [r2, #0]
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bf4:	4613      	mov	r3, r2
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	4413      	add	r3, r2
 8006bfa:	009b      	lsls	r3, r3, #2
 8006bfc:	4a13      	ldr	r2, [pc, #76]	; (8006c4c <xTaskRemoveFromEventList+0xb8>)
 8006bfe:	441a      	add	r2, r3
 8006c00:	693b      	ldr	r3, [r7, #16]
 8006c02:	3304      	adds	r3, #4
 8006c04:	4619      	mov	r1, r3
 8006c06:	4610      	mov	r0, r2
 8006c08:	f7fe fdcb 	bl	80057a2 <vListInsertEnd>
 8006c0c:	e005      	b.n	8006c1a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	3318      	adds	r3, #24
 8006c12:	4619      	mov	r1, r3
 8006c14:	480e      	ldr	r0, [pc, #56]	; (8006c50 <xTaskRemoveFromEventList+0xbc>)
 8006c16:	f7fe fdc4 	bl	80057a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c1e:	4b0d      	ldr	r3, [pc, #52]	; (8006c54 <xTaskRemoveFromEventList+0xc0>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d905      	bls.n	8006c34 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006c2c:	4b0a      	ldr	r3, [pc, #40]	; (8006c58 <xTaskRemoveFromEventList+0xc4>)
 8006c2e:	2201      	movs	r2, #1
 8006c30:	601a      	str	r2, [r3, #0]
 8006c32:	e001      	b.n	8006c38 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006c34:	2300      	movs	r3, #0
 8006c36:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006c38:	697b      	ldr	r3, [r7, #20]
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3718      	adds	r7, #24
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop
 8006c44:	20001408 	.word	0x20001408
 8006c48:	200013e8 	.word	0x200013e8
 8006c4c:	20000f10 	.word	0x20000f10
 8006c50:	200013a0 	.word	0x200013a0
 8006c54:	20000f0c 	.word	0x20000f0c
 8006c58:	200013f4 	.word	0x200013f4

08006c5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b083      	sub	sp, #12
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006c64:	4b06      	ldr	r3, [pc, #24]	; (8006c80 <vTaskInternalSetTimeOutState+0x24>)
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006c6c:	4b05      	ldr	r3, [pc, #20]	; (8006c84 <vTaskInternalSetTimeOutState+0x28>)
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	605a      	str	r2, [r3, #4]
}
 8006c74:	bf00      	nop
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr
 8006c80:	200013f8 	.word	0x200013f8
 8006c84:	200013e4 	.word	0x200013e4

08006c88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b088      	sub	sp, #32
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d10a      	bne.n	8006cae <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c9c:	f383 8811 	msr	BASEPRI, r3
 8006ca0:	f3bf 8f6f 	isb	sy
 8006ca4:	f3bf 8f4f 	dsb	sy
 8006ca8:	613b      	str	r3, [r7, #16]
}
 8006caa:	bf00      	nop
 8006cac:	e7fe      	b.n	8006cac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d10a      	bne.n	8006cca <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cb8:	f383 8811 	msr	BASEPRI, r3
 8006cbc:	f3bf 8f6f 	isb	sy
 8006cc0:	f3bf 8f4f 	dsb	sy
 8006cc4:	60fb      	str	r3, [r7, #12]
}
 8006cc6:	bf00      	nop
 8006cc8:	e7fe      	b.n	8006cc8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006cca:	f000 fe83 	bl	80079d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006cce:	4b1d      	ldr	r3, [pc, #116]	; (8006d44 <xTaskCheckForTimeOut+0xbc>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	69ba      	ldr	r2, [r7, #24]
 8006cda:	1ad3      	subs	r3, r2, r3
 8006cdc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ce6:	d102      	bne.n	8006cee <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	61fb      	str	r3, [r7, #28]
 8006cec:	e023      	b.n	8006d36 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	4b15      	ldr	r3, [pc, #84]	; (8006d48 <xTaskCheckForTimeOut+0xc0>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d007      	beq.n	8006d0a <xTaskCheckForTimeOut+0x82>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	69ba      	ldr	r2, [r7, #24]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d302      	bcc.n	8006d0a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006d04:	2301      	movs	r3, #1
 8006d06:	61fb      	str	r3, [r7, #28]
 8006d08:	e015      	b.n	8006d36 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	697a      	ldr	r2, [r7, #20]
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d20b      	bcs.n	8006d2c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	681a      	ldr	r2, [r3, #0]
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	1ad2      	subs	r2, r2, r3
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f7ff ff9b 	bl	8006c5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006d26:	2300      	movs	r3, #0
 8006d28:	61fb      	str	r3, [r7, #28]
 8006d2a:	e004      	b.n	8006d36 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006d32:	2301      	movs	r3, #1
 8006d34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006d36:	f000 fe7d 	bl	8007a34 <vPortExitCritical>

	return xReturn;
 8006d3a:	69fb      	ldr	r3, [r7, #28]
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3720      	adds	r7, #32
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}
 8006d44:	200013e4 	.word	0x200013e4
 8006d48:	200013f8 	.word	0x200013f8

08006d4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006d50:	4b03      	ldr	r3, [pc, #12]	; (8006d60 <vTaskMissedYield+0x14>)
 8006d52:	2201      	movs	r2, #1
 8006d54:	601a      	str	r2, [r3, #0]
}
 8006d56:	bf00      	nop
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr
 8006d60:	200013f4 	.word	0x200013f4

08006d64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b082      	sub	sp, #8
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006d6c:	f000 f852 	bl	8006e14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006d70:	4b06      	ldr	r3, [pc, #24]	; (8006d8c <prvIdleTask+0x28>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d9f9      	bls.n	8006d6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006d78:	4b05      	ldr	r3, [pc, #20]	; (8006d90 <prvIdleTask+0x2c>)
 8006d7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d7e:	601a      	str	r2, [r3, #0]
 8006d80:	f3bf 8f4f 	dsb	sy
 8006d84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006d88:	e7f0      	b.n	8006d6c <prvIdleTask+0x8>
 8006d8a:	bf00      	nop
 8006d8c:	20000f10 	.word	0x20000f10
 8006d90:	e000ed04 	.word	0xe000ed04

08006d94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b082      	sub	sp, #8
 8006d98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	607b      	str	r3, [r7, #4]
 8006d9e:	e00c      	b.n	8006dba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	4613      	mov	r3, r2
 8006da4:	009b      	lsls	r3, r3, #2
 8006da6:	4413      	add	r3, r2
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	4a12      	ldr	r2, [pc, #72]	; (8006df4 <prvInitialiseTaskLists+0x60>)
 8006dac:	4413      	add	r3, r2
 8006dae:	4618      	mov	r0, r3
 8006db0:	f7fe fcca 	bl	8005748 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	3301      	adds	r3, #1
 8006db8:	607b      	str	r3, [r7, #4]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2b37      	cmp	r3, #55	; 0x37
 8006dbe:	d9ef      	bls.n	8006da0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006dc0:	480d      	ldr	r0, [pc, #52]	; (8006df8 <prvInitialiseTaskLists+0x64>)
 8006dc2:	f7fe fcc1 	bl	8005748 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006dc6:	480d      	ldr	r0, [pc, #52]	; (8006dfc <prvInitialiseTaskLists+0x68>)
 8006dc8:	f7fe fcbe 	bl	8005748 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006dcc:	480c      	ldr	r0, [pc, #48]	; (8006e00 <prvInitialiseTaskLists+0x6c>)
 8006dce:	f7fe fcbb 	bl	8005748 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006dd2:	480c      	ldr	r0, [pc, #48]	; (8006e04 <prvInitialiseTaskLists+0x70>)
 8006dd4:	f7fe fcb8 	bl	8005748 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006dd8:	480b      	ldr	r0, [pc, #44]	; (8006e08 <prvInitialiseTaskLists+0x74>)
 8006dda:	f7fe fcb5 	bl	8005748 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006dde:	4b0b      	ldr	r3, [pc, #44]	; (8006e0c <prvInitialiseTaskLists+0x78>)
 8006de0:	4a05      	ldr	r2, [pc, #20]	; (8006df8 <prvInitialiseTaskLists+0x64>)
 8006de2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006de4:	4b0a      	ldr	r3, [pc, #40]	; (8006e10 <prvInitialiseTaskLists+0x7c>)
 8006de6:	4a05      	ldr	r2, [pc, #20]	; (8006dfc <prvInitialiseTaskLists+0x68>)
 8006de8:	601a      	str	r2, [r3, #0]
}
 8006dea:	bf00      	nop
 8006dec:	3708      	adds	r7, #8
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	bf00      	nop
 8006df4:	20000f10 	.word	0x20000f10
 8006df8:	20001370 	.word	0x20001370
 8006dfc:	20001384 	.word	0x20001384
 8006e00:	200013a0 	.word	0x200013a0
 8006e04:	200013b4 	.word	0x200013b4
 8006e08:	200013cc 	.word	0x200013cc
 8006e0c:	20001398 	.word	0x20001398
 8006e10:	2000139c 	.word	0x2000139c

08006e14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006e1a:	e019      	b.n	8006e50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006e1c:	f000 fdda 	bl	80079d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e20:	4b10      	ldr	r3, [pc, #64]	; (8006e64 <prvCheckTasksWaitingTermination+0x50>)
 8006e22:	68db      	ldr	r3, [r3, #12]
 8006e24:	68db      	ldr	r3, [r3, #12]
 8006e26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	3304      	adds	r3, #4
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f7fe fd15 	bl	800585c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006e32:	4b0d      	ldr	r3, [pc, #52]	; (8006e68 <prvCheckTasksWaitingTermination+0x54>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	3b01      	subs	r3, #1
 8006e38:	4a0b      	ldr	r2, [pc, #44]	; (8006e68 <prvCheckTasksWaitingTermination+0x54>)
 8006e3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006e3c:	4b0b      	ldr	r3, [pc, #44]	; (8006e6c <prvCheckTasksWaitingTermination+0x58>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	3b01      	subs	r3, #1
 8006e42:	4a0a      	ldr	r2, [pc, #40]	; (8006e6c <prvCheckTasksWaitingTermination+0x58>)
 8006e44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006e46:	f000 fdf5 	bl	8007a34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 f810 	bl	8006e70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006e50:	4b06      	ldr	r3, [pc, #24]	; (8006e6c <prvCheckTasksWaitingTermination+0x58>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d1e1      	bne.n	8006e1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006e58:	bf00      	nop
 8006e5a:	bf00      	nop
 8006e5c:	3708      	adds	r7, #8
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bd80      	pop	{r7, pc}
 8006e62:	bf00      	nop
 8006e64:	200013b4 	.word	0x200013b4
 8006e68:	200013e0 	.word	0x200013e0
 8006e6c:	200013c8 	.word	0x200013c8

08006e70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b084      	sub	sp, #16
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	3354      	adds	r3, #84	; 0x54
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f001 fafd 	bl	800847c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d108      	bne.n	8006e9e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e90:	4618      	mov	r0, r3
 8006e92:	f000 ff8d 	bl	8007db0 <vPortFree>
				vPortFree( pxTCB );
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f000 ff8a 	bl	8007db0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006e9c:	e018      	b.n	8006ed0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d103      	bne.n	8006eb0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f000 ff81 	bl	8007db0 <vPortFree>
	}
 8006eae:	e00f      	b.n	8006ed0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006eb6:	2b02      	cmp	r3, #2
 8006eb8:	d00a      	beq.n	8006ed0 <prvDeleteTCB+0x60>
	__asm volatile
 8006eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ebe:	f383 8811 	msr	BASEPRI, r3
 8006ec2:	f3bf 8f6f 	isb	sy
 8006ec6:	f3bf 8f4f 	dsb	sy
 8006eca:	60fb      	str	r3, [r7, #12]
}
 8006ecc:	bf00      	nop
 8006ece:	e7fe      	b.n	8006ece <prvDeleteTCB+0x5e>
	}
 8006ed0:	bf00      	nop
 8006ed2:	3710      	adds	r7, #16
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}

08006ed8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b083      	sub	sp, #12
 8006edc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ede:	4b0c      	ldr	r3, [pc, #48]	; (8006f10 <prvResetNextTaskUnblockTime+0x38>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d104      	bne.n	8006ef2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006ee8:	4b0a      	ldr	r3, [pc, #40]	; (8006f14 <prvResetNextTaskUnblockTime+0x3c>)
 8006eea:	f04f 32ff 	mov.w	r2, #4294967295
 8006eee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006ef0:	e008      	b.n	8006f04 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ef2:	4b07      	ldr	r3, [pc, #28]	; (8006f10 <prvResetNextTaskUnblockTime+0x38>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	68db      	ldr	r3, [r3, #12]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	4a04      	ldr	r2, [pc, #16]	; (8006f14 <prvResetNextTaskUnblockTime+0x3c>)
 8006f02:	6013      	str	r3, [r2, #0]
}
 8006f04:	bf00      	nop
 8006f06:	370c      	adds	r7, #12
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr
 8006f10:	20001398 	.word	0x20001398
 8006f14:	20001400 	.word	0x20001400

08006f18 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006f1e:	4b0b      	ldr	r3, [pc, #44]	; (8006f4c <xTaskGetSchedulerState+0x34>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d102      	bne.n	8006f2c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006f26:	2301      	movs	r3, #1
 8006f28:	607b      	str	r3, [r7, #4]
 8006f2a:	e008      	b.n	8006f3e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f2c:	4b08      	ldr	r3, [pc, #32]	; (8006f50 <xTaskGetSchedulerState+0x38>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d102      	bne.n	8006f3a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006f34:	2302      	movs	r3, #2
 8006f36:	607b      	str	r3, [r7, #4]
 8006f38:	e001      	b.n	8006f3e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006f3e:	687b      	ldr	r3, [r7, #4]
	}
 8006f40:	4618      	mov	r0, r3
 8006f42:	370c      	adds	r7, #12
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr
 8006f4c:	200013ec 	.word	0x200013ec
 8006f50:	20001408 	.word	0x20001408

08006f54 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b086      	sub	sp, #24
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006f60:	2300      	movs	r3, #0
 8006f62:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d056      	beq.n	8007018 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006f6a:	4b2e      	ldr	r3, [pc, #184]	; (8007024 <xTaskPriorityDisinherit+0xd0>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	693a      	ldr	r2, [r7, #16]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d00a      	beq.n	8006f8a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f78:	f383 8811 	msr	BASEPRI, r3
 8006f7c:	f3bf 8f6f 	isb	sy
 8006f80:	f3bf 8f4f 	dsb	sy
 8006f84:	60fb      	str	r3, [r7, #12]
}
 8006f86:	bf00      	nop
 8006f88:	e7fe      	b.n	8006f88 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d10a      	bne.n	8006fa8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f96:	f383 8811 	msr	BASEPRI, r3
 8006f9a:	f3bf 8f6f 	isb	sy
 8006f9e:	f3bf 8f4f 	dsb	sy
 8006fa2:	60bb      	str	r3, [r7, #8]
}
 8006fa4:	bf00      	nop
 8006fa6:	e7fe      	b.n	8006fa6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fac:	1e5a      	subs	r2, r3, #1
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d02c      	beq.n	8007018 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d128      	bne.n	8007018 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	3304      	adds	r3, #4
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7fe fc46 	bl	800585c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fdc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fe8:	4b0f      	ldr	r3, [pc, #60]	; (8007028 <xTaskPriorityDisinherit+0xd4>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d903      	bls.n	8006ff8 <xTaskPriorityDisinherit+0xa4>
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ff4:	4a0c      	ldr	r2, [pc, #48]	; (8007028 <xTaskPriorityDisinherit+0xd4>)
 8006ff6:	6013      	str	r3, [r2, #0]
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ffc:	4613      	mov	r3, r2
 8006ffe:	009b      	lsls	r3, r3, #2
 8007000:	4413      	add	r3, r2
 8007002:	009b      	lsls	r3, r3, #2
 8007004:	4a09      	ldr	r2, [pc, #36]	; (800702c <xTaskPriorityDisinherit+0xd8>)
 8007006:	441a      	add	r2, r3
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	3304      	adds	r3, #4
 800700c:	4619      	mov	r1, r3
 800700e:	4610      	mov	r0, r2
 8007010:	f7fe fbc7 	bl	80057a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007014:	2301      	movs	r3, #1
 8007016:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007018:	697b      	ldr	r3, [r7, #20]
	}
 800701a:	4618      	mov	r0, r3
 800701c:	3718      	adds	r7, #24
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	20000f0c 	.word	0x20000f0c
 8007028:	200013e8 	.word	0x200013e8
 800702c:	20000f10 	.word	0x20000f10

08007030 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800703a:	4b21      	ldr	r3, [pc, #132]	; (80070c0 <prvAddCurrentTaskToDelayedList+0x90>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007040:	4b20      	ldr	r3, [pc, #128]	; (80070c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	3304      	adds	r3, #4
 8007046:	4618      	mov	r0, r3
 8007048:	f7fe fc08 	bl	800585c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007052:	d10a      	bne.n	800706a <prvAddCurrentTaskToDelayedList+0x3a>
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d007      	beq.n	800706a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800705a:	4b1a      	ldr	r3, [pc, #104]	; (80070c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	3304      	adds	r3, #4
 8007060:	4619      	mov	r1, r3
 8007062:	4819      	ldr	r0, [pc, #100]	; (80070c8 <prvAddCurrentTaskToDelayedList+0x98>)
 8007064:	f7fe fb9d 	bl	80057a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007068:	e026      	b.n	80070b8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	4413      	add	r3, r2
 8007070:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007072:	4b14      	ldr	r3, [pc, #80]	; (80070c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	68ba      	ldr	r2, [r7, #8]
 8007078:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800707a:	68ba      	ldr	r2, [r7, #8]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	429a      	cmp	r2, r3
 8007080:	d209      	bcs.n	8007096 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007082:	4b12      	ldr	r3, [pc, #72]	; (80070cc <prvAddCurrentTaskToDelayedList+0x9c>)
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	4b0f      	ldr	r3, [pc, #60]	; (80070c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	3304      	adds	r3, #4
 800708c:	4619      	mov	r1, r3
 800708e:	4610      	mov	r0, r2
 8007090:	f7fe fbab 	bl	80057ea <vListInsert>
}
 8007094:	e010      	b.n	80070b8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007096:	4b0e      	ldr	r3, [pc, #56]	; (80070d0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	4b0a      	ldr	r3, [pc, #40]	; (80070c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	3304      	adds	r3, #4
 80070a0:	4619      	mov	r1, r3
 80070a2:	4610      	mov	r0, r2
 80070a4:	f7fe fba1 	bl	80057ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80070a8:	4b0a      	ldr	r3, [pc, #40]	; (80070d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	68ba      	ldr	r2, [r7, #8]
 80070ae:	429a      	cmp	r2, r3
 80070b0:	d202      	bcs.n	80070b8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80070b2:	4a08      	ldr	r2, [pc, #32]	; (80070d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	6013      	str	r3, [r2, #0]
}
 80070b8:	bf00      	nop
 80070ba:	3710      	adds	r7, #16
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}
 80070c0:	200013e4 	.word	0x200013e4
 80070c4:	20000f0c 	.word	0x20000f0c
 80070c8:	200013cc 	.word	0x200013cc
 80070cc:	2000139c 	.word	0x2000139c
 80070d0:	20001398 	.word	0x20001398
 80070d4:	20001400 	.word	0x20001400

080070d8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b08a      	sub	sp, #40	; 0x28
 80070dc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80070de:	2300      	movs	r3, #0
 80070e0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80070e2:	f000 fb07 	bl	80076f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80070e6:	4b1c      	ldr	r3, [pc, #112]	; (8007158 <xTimerCreateTimerTask+0x80>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d021      	beq.n	8007132 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80070ee:	2300      	movs	r3, #0
 80070f0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80070f2:	2300      	movs	r3, #0
 80070f4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80070f6:	1d3a      	adds	r2, r7, #4
 80070f8:	f107 0108 	add.w	r1, r7, #8
 80070fc:	f107 030c 	add.w	r3, r7, #12
 8007100:	4618      	mov	r0, r3
 8007102:	f7fe fb07 	bl	8005714 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007106:	6879      	ldr	r1, [r7, #4]
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	68fa      	ldr	r2, [r7, #12]
 800710c:	9202      	str	r2, [sp, #8]
 800710e:	9301      	str	r3, [sp, #4]
 8007110:	2302      	movs	r3, #2
 8007112:	9300      	str	r3, [sp, #0]
 8007114:	2300      	movs	r3, #0
 8007116:	460a      	mov	r2, r1
 8007118:	4910      	ldr	r1, [pc, #64]	; (800715c <xTimerCreateTimerTask+0x84>)
 800711a:	4811      	ldr	r0, [pc, #68]	; (8007160 <xTimerCreateTimerTask+0x88>)
 800711c:	f7ff f8b4 	bl	8006288 <xTaskCreateStatic>
 8007120:	4603      	mov	r3, r0
 8007122:	4a10      	ldr	r2, [pc, #64]	; (8007164 <xTimerCreateTimerTask+0x8c>)
 8007124:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007126:	4b0f      	ldr	r3, [pc, #60]	; (8007164 <xTimerCreateTimerTask+0x8c>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d001      	beq.n	8007132 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800712e:	2301      	movs	r3, #1
 8007130:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d10a      	bne.n	800714e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800713c:	f383 8811 	msr	BASEPRI, r3
 8007140:	f3bf 8f6f 	isb	sy
 8007144:	f3bf 8f4f 	dsb	sy
 8007148:	613b      	str	r3, [r7, #16]
}
 800714a:	bf00      	nop
 800714c:	e7fe      	b.n	800714c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800714e:	697b      	ldr	r3, [r7, #20]
}
 8007150:	4618      	mov	r0, r3
 8007152:	3718      	adds	r7, #24
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	2000143c 	.word	0x2000143c
 800715c:	0800945c 	.word	0x0800945c
 8007160:	0800729d 	.word	0x0800729d
 8007164:	20001440 	.word	0x20001440

08007168 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b08a      	sub	sp, #40	; 0x28
 800716c:	af00      	add	r7, sp, #0
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	607a      	str	r2, [r7, #4]
 8007174:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007176:	2300      	movs	r3, #0
 8007178:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d10a      	bne.n	8007196 <xTimerGenericCommand+0x2e>
	__asm volatile
 8007180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007184:	f383 8811 	msr	BASEPRI, r3
 8007188:	f3bf 8f6f 	isb	sy
 800718c:	f3bf 8f4f 	dsb	sy
 8007190:	623b      	str	r3, [r7, #32]
}
 8007192:	bf00      	nop
 8007194:	e7fe      	b.n	8007194 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007196:	4b1a      	ldr	r3, [pc, #104]	; (8007200 <xTimerGenericCommand+0x98>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d02a      	beq.n	80071f4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	2b05      	cmp	r3, #5
 80071ae:	dc18      	bgt.n	80071e2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80071b0:	f7ff feb2 	bl	8006f18 <xTaskGetSchedulerState>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	d109      	bne.n	80071ce <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80071ba:	4b11      	ldr	r3, [pc, #68]	; (8007200 <xTimerGenericCommand+0x98>)
 80071bc:	6818      	ldr	r0, [r3, #0]
 80071be:	f107 0110 	add.w	r1, r7, #16
 80071c2:	2300      	movs	r3, #0
 80071c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071c6:	f7fe fc77 	bl	8005ab8 <xQueueGenericSend>
 80071ca:	6278      	str	r0, [r7, #36]	; 0x24
 80071cc:	e012      	b.n	80071f4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80071ce:	4b0c      	ldr	r3, [pc, #48]	; (8007200 <xTimerGenericCommand+0x98>)
 80071d0:	6818      	ldr	r0, [r3, #0]
 80071d2:	f107 0110 	add.w	r1, r7, #16
 80071d6:	2300      	movs	r3, #0
 80071d8:	2200      	movs	r2, #0
 80071da:	f7fe fc6d 	bl	8005ab8 <xQueueGenericSend>
 80071de:	6278      	str	r0, [r7, #36]	; 0x24
 80071e0:	e008      	b.n	80071f4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80071e2:	4b07      	ldr	r3, [pc, #28]	; (8007200 <xTimerGenericCommand+0x98>)
 80071e4:	6818      	ldr	r0, [r3, #0]
 80071e6:	f107 0110 	add.w	r1, r7, #16
 80071ea:	2300      	movs	r3, #0
 80071ec:	683a      	ldr	r2, [r7, #0]
 80071ee:	f7fe fd61 	bl	8005cb4 <xQueueGenericSendFromISR>
 80071f2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80071f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3728      	adds	r7, #40	; 0x28
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
 80071fe:	bf00      	nop
 8007200:	2000143c 	.word	0x2000143c

08007204 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b088      	sub	sp, #32
 8007208:	af02      	add	r7, sp, #8
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800720e:	4b22      	ldr	r3, [pc, #136]	; (8007298 <prvProcessExpiredTimer+0x94>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	3304      	adds	r3, #4
 800721c:	4618      	mov	r0, r3
 800721e:	f7fe fb1d 	bl	800585c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007228:	f003 0304 	and.w	r3, r3, #4
 800722c:	2b00      	cmp	r3, #0
 800722e:	d022      	beq.n	8007276 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	699a      	ldr	r2, [r3, #24]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	18d1      	adds	r1, r2, r3
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	683a      	ldr	r2, [r7, #0]
 800723c:	6978      	ldr	r0, [r7, #20]
 800723e:	f000 f8d1 	bl	80073e4 <prvInsertTimerInActiveList>
 8007242:	4603      	mov	r3, r0
 8007244:	2b00      	cmp	r3, #0
 8007246:	d01f      	beq.n	8007288 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007248:	2300      	movs	r3, #0
 800724a:	9300      	str	r3, [sp, #0]
 800724c:	2300      	movs	r3, #0
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	2100      	movs	r1, #0
 8007252:	6978      	ldr	r0, [r7, #20]
 8007254:	f7ff ff88 	bl	8007168 <xTimerGenericCommand>
 8007258:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d113      	bne.n	8007288 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007264:	f383 8811 	msr	BASEPRI, r3
 8007268:	f3bf 8f6f 	isb	sy
 800726c:	f3bf 8f4f 	dsb	sy
 8007270:	60fb      	str	r3, [r7, #12]
}
 8007272:	bf00      	nop
 8007274:	e7fe      	b.n	8007274 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800727c:	f023 0301 	bic.w	r3, r3, #1
 8007280:	b2da      	uxtb	r2, r3
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	6a1b      	ldr	r3, [r3, #32]
 800728c:	6978      	ldr	r0, [r7, #20]
 800728e:	4798      	blx	r3
}
 8007290:	bf00      	nop
 8007292:	3718      	adds	r7, #24
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}
 8007298:	20001434 	.word	0x20001434

0800729c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b084      	sub	sp, #16
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80072a4:	f107 0308 	add.w	r3, r7, #8
 80072a8:	4618      	mov	r0, r3
 80072aa:	f000 f857 	bl	800735c <prvGetNextExpireTime>
 80072ae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	4619      	mov	r1, r3
 80072b4:	68f8      	ldr	r0, [r7, #12]
 80072b6:	f000 f803 	bl	80072c0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80072ba:	f000 f8d5 	bl	8007468 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80072be:	e7f1      	b.n	80072a4 <prvTimerTask+0x8>

080072c0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80072ca:	f7ff fa39 	bl	8006740 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80072ce:	f107 0308 	add.w	r3, r7, #8
 80072d2:	4618      	mov	r0, r3
 80072d4:	f000 f866 	bl	80073a4 <prvSampleTimeNow>
 80072d8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d130      	bne.n	8007342 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d10a      	bne.n	80072fc <prvProcessTimerOrBlockTask+0x3c>
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	429a      	cmp	r2, r3
 80072ec:	d806      	bhi.n	80072fc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80072ee:	f7ff fa35 	bl	800675c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80072f2:	68f9      	ldr	r1, [r7, #12]
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f7ff ff85 	bl	8007204 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80072fa:	e024      	b.n	8007346 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d008      	beq.n	8007314 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007302:	4b13      	ldr	r3, [pc, #76]	; (8007350 <prvProcessTimerOrBlockTask+0x90>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d101      	bne.n	8007310 <prvProcessTimerOrBlockTask+0x50>
 800730c:	2301      	movs	r3, #1
 800730e:	e000      	b.n	8007312 <prvProcessTimerOrBlockTask+0x52>
 8007310:	2300      	movs	r3, #0
 8007312:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007314:	4b0f      	ldr	r3, [pc, #60]	; (8007354 <prvProcessTimerOrBlockTask+0x94>)
 8007316:	6818      	ldr	r0, [r3, #0]
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	1ad3      	subs	r3, r2, r3
 800731e:	683a      	ldr	r2, [r7, #0]
 8007320:	4619      	mov	r1, r3
 8007322:	f7fe ff7d 	bl	8006220 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007326:	f7ff fa19 	bl	800675c <xTaskResumeAll>
 800732a:	4603      	mov	r3, r0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d10a      	bne.n	8007346 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007330:	4b09      	ldr	r3, [pc, #36]	; (8007358 <prvProcessTimerOrBlockTask+0x98>)
 8007332:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007336:	601a      	str	r2, [r3, #0]
 8007338:	f3bf 8f4f 	dsb	sy
 800733c:	f3bf 8f6f 	isb	sy
}
 8007340:	e001      	b.n	8007346 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007342:	f7ff fa0b 	bl	800675c <xTaskResumeAll>
}
 8007346:	bf00      	nop
 8007348:	3710      	adds	r7, #16
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
 800734e:	bf00      	nop
 8007350:	20001438 	.word	0x20001438
 8007354:	2000143c 	.word	0x2000143c
 8007358:	e000ed04 	.word	0xe000ed04

0800735c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800735c:	b480      	push	{r7}
 800735e:	b085      	sub	sp, #20
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007364:	4b0e      	ldr	r3, [pc, #56]	; (80073a0 <prvGetNextExpireTime+0x44>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d101      	bne.n	8007372 <prvGetNextExpireTime+0x16>
 800736e:	2201      	movs	r2, #1
 8007370:	e000      	b.n	8007374 <prvGetNextExpireTime+0x18>
 8007372:	2200      	movs	r2, #0
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d105      	bne.n	800738c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007380:	4b07      	ldr	r3, [pc, #28]	; (80073a0 <prvGetNextExpireTime+0x44>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	68db      	ldr	r3, [r3, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	60fb      	str	r3, [r7, #12]
 800738a:	e001      	b.n	8007390 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800738c:	2300      	movs	r3, #0
 800738e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007390:	68fb      	ldr	r3, [r7, #12]
}
 8007392:	4618      	mov	r0, r3
 8007394:	3714      	adds	r7, #20
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop
 80073a0:	20001434 	.word	0x20001434

080073a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80073ac:	f7ff fa74 	bl	8006898 <xTaskGetTickCount>
 80073b0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80073b2:	4b0b      	ldr	r3, [pc, #44]	; (80073e0 <prvSampleTimeNow+0x3c>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	68fa      	ldr	r2, [r7, #12]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d205      	bcs.n	80073c8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80073bc:	f000 f936 	bl	800762c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	601a      	str	r2, [r3, #0]
 80073c6:	e002      	b.n	80073ce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2200      	movs	r2, #0
 80073cc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80073ce:	4a04      	ldr	r2, [pc, #16]	; (80073e0 <prvSampleTimeNow+0x3c>)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80073d4:	68fb      	ldr	r3, [r7, #12]
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3710      	adds	r7, #16
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}
 80073de:	bf00      	nop
 80073e0:	20001444 	.word	0x20001444

080073e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b086      	sub	sp, #24
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	60f8      	str	r0, [r7, #12]
 80073ec:	60b9      	str	r1, [r7, #8]
 80073ee:	607a      	str	r2, [r7, #4]
 80073f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80073f2:	2300      	movs	r3, #0
 80073f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	68ba      	ldr	r2, [r7, #8]
 80073fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	68fa      	ldr	r2, [r7, #12]
 8007400:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007402:	68ba      	ldr	r2, [r7, #8]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	429a      	cmp	r2, r3
 8007408:	d812      	bhi.n	8007430 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	1ad2      	subs	r2, r2, r3
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	429a      	cmp	r2, r3
 8007416:	d302      	bcc.n	800741e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007418:	2301      	movs	r3, #1
 800741a:	617b      	str	r3, [r7, #20]
 800741c:	e01b      	b.n	8007456 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800741e:	4b10      	ldr	r3, [pc, #64]	; (8007460 <prvInsertTimerInActiveList+0x7c>)
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	3304      	adds	r3, #4
 8007426:	4619      	mov	r1, r3
 8007428:	4610      	mov	r0, r2
 800742a:	f7fe f9de 	bl	80057ea <vListInsert>
 800742e:	e012      	b.n	8007456 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	429a      	cmp	r2, r3
 8007436:	d206      	bcs.n	8007446 <prvInsertTimerInActiveList+0x62>
 8007438:	68ba      	ldr	r2, [r7, #8]
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	429a      	cmp	r2, r3
 800743e:	d302      	bcc.n	8007446 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007440:	2301      	movs	r3, #1
 8007442:	617b      	str	r3, [r7, #20]
 8007444:	e007      	b.n	8007456 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007446:	4b07      	ldr	r3, [pc, #28]	; (8007464 <prvInsertTimerInActiveList+0x80>)
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	3304      	adds	r3, #4
 800744e:	4619      	mov	r1, r3
 8007450:	4610      	mov	r0, r2
 8007452:	f7fe f9ca 	bl	80057ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007456:	697b      	ldr	r3, [r7, #20]
}
 8007458:	4618      	mov	r0, r3
 800745a:	3718      	adds	r7, #24
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}
 8007460:	20001438 	.word	0x20001438
 8007464:	20001434 	.word	0x20001434

08007468 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b08e      	sub	sp, #56	; 0x38
 800746c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800746e:	e0ca      	b.n	8007606 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2b00      	cmp	r3, #0
 8007474:	da18      	bge.n	80074a8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007476:	1d3b      	adds	r3, r7, #4
 8007478:	3304      	adds	r3, #4
 800747a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800747c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800747e:	2b00      	cmp	r3, #0
 8007480:	d10a      	bne.n	8007498 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007486:	f383 8811 	msr	BASEPRI, r3
 800748a:	f3bf 8f6f 	isb	sy
 800748e:	f3bf 8f4f 	dsb	sy
 8007492:	61fb      	str	r3, [r7, #28]
}
 8007494:	bf00      	nop
 8007496:	e7fe      	b.n	8007496 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800749e:	6850      	ldr	r0, [r2, #4]
 80074a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80074a2:	6892      	ldr	r2, [r2, #8]
 80074a4:	4611      	mov	r1, r2
 80074a6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f2c0 80aa 	blt.w	8007604 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80074b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b6:	695b      	ldr	r3, [r3, #20]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d004      	beq.n	80074c6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80074bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074be:	3304      	adds	r3, #4
 80074c0:	4618      	mov	r0, r3
 80074c2:	f7fe f9cb 	bl	800585c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80074c6:	463b      	mov	r3, r7
 80074c8:	4618      	mov	r0, r3
 80074ca:	f7ff ff6b 	bl	80073a4 <prvSampleTimeNow>
 80074ce:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2b09      	cmp	r3, #9
 80074d4:	f200 8097 	bhi.w	8007606 <prvProcessReceivedCommands+0x19e>
 80074d8:	a201      	add	r2, pc, #4	; (adr r2, 80074e0 <prvProcessReceivedCommands+0x78>)
 80074da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074de:	bf00      	nop
 80074e0:	08007509 	.word	0x08007509
 80074e4:	08007509 	.word	0x08007509
 80074e8:	08007509 	.word	0x08007509
 80074ec:	0800757d 	.word	0x0800757d
 80074f0:	08007591 	.word	0x08007591
 80074f4:	080075db 	.word	0x080075db
 80074f8:	08007509 	.word	0x08007509
 80074fc:	08007509 	.word	0x08007509
 8007500:	0800757d 	.word	0x0800757d
 8007504:	08007591 	.word	0x08007591
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800750a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800750e:	f043 0301 	orr.w	r3, r3, #1
 8007512:	b2da      	uxtb	r2, r3
 8007514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007516:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800751a:	68ba      	ldr	r2, [r7, #8]
 800751c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800751e:	699b      	ldr	r3, [r3, #24]
 8007520:	18d1      	adds	r1, r2, r3
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007526:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007528:	f7ff ff5c 	bl	80073e4 <prvInsertTimerInActiveList>
 800752c:	4603      	mov	r3, r0
 800752e:	2b00      	cmp	r3, #0
 8007530:	d069      	beq.n	8007606 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007534:	6a1b      	ldr	r3, [r3, #32]
 8007536:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007538:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800753a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800753c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007540:	f003 0304 	and.w	r3, r3, #4
 8007544:	2b00      	cmp	r3, #0
 8007546:	d05e      	beq.n	8007606 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007548:	68ba      	ldr	r2, [r7, #8]
 800754a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800754c:	699b      	ldr	r3, [r3, #24]
 800754e:	441a      	add	r2, r3
 8007550:	2300      	movs	r3, #0
 8007552:	9300      	str	r3, [sp, #0]
 8007554:	2300      	movs	r3, #0
 8007556:	2100      	movs	r1, #0
 8007558:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800755a:	f7ff fe05 	bl	8007168 <xTimerGenericCommand>
 800755e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007560:	6a3b      	ldr	r3, [r7, #32]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d14f      	bne.n	8007606 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800756a:	f383 8811 	msr	BASEPRI, r3
 800756e:	f3bf 8f6f 	isb	sy
 8007572:	f3bf 8f4f 	dsb	sy
 8007576:	61bb      	str	r3, [r7, #24]
}
 8007578:	bf00      	nop
 800757a:	e7fe      	b.n	800757a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800757c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800757e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007582:	f023 0301 	bic.w	r3, r3, #1
 8007586:	b2da      	uxtb	r2, r3
 8007588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800758a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800758e:	e03a      	b.n	8007606 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007592:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007596:	f043 0301 	orr.w	r3, r3, #1
 800759a:	b2da      	uxtb	r2, r3
 800759c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800759e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80075a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075aa:	699b      	ldr	r3, [r3, #24]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d10a      	bne.n	80075c6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80075b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075b4:	f383 8811 	msr	BASEPRI, r3
 80075b8:	f3bf 8f6f 	isb	sy
 80075bc:	f3bf 8f4f 	dsb	sy
 80075c0:	617b      	str	r3, [r7, #20]
}
 80075c2:	bf00      	nop
 80075c4:	e7fe      	b.n	80075c4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80075c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c8:	699a      	ldr	r2, [r3, #24]
 80075ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075cc:	18d1      	adds	r1, r2, r3
 80075ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075d4:	f7ff ff06 	bl	80073e4 <prvInsertTimerInActiveList>
					break;
 80075d8:	e015      	b.n	8007606 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80075da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80075e0:	f003 0302 	and.w	r3, r3, #2
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d103      	bne.n	80075f0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80075e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075ea:	f000 fbe1 	bl	8007db0 <vPortFree>
 80075ee:	e00a      	b.n	8007606 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80075f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80075f6:	f023 0301 	bic.w	r3, r3, #1
 80075fa:	b2da      	uxtb	r2, r3
 80075fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007602:	e000      	b.n	8007606 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007604:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007606:	4b08      	ldr	r3, [pc, #32]	; (8007628 <prvProcessReceivedCommands+0x1c0>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	1d39      	adds	r1, r7, #4
 800760c:	2200      	movs	r2, #0
 800760e:	4618      	mov	r0, r3
 8007610:	f7fe fbec 	bl	8005dec <xQueueReceive>
 8007614:	4603      	mov	r3, r0
 8007616:	2b00      	cmp	r3, #0
 8007618:	f47f af2a 	bne.w	8007470 <prvProcessReceivedCommands+0x8>
	}
}
 800761c:	bf00      	nop
 800761e:	bf00      	nop
 8007620:	3730      	adds	r7, #48	; 0x30
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop
 8007628:	2000143c 	.word	0x2000143c

0800762c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b088      	sub	sp, #32
 8007630:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007632:	e048      	b.n	80076c6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007634:	4b2d      	ldr	r3, [pc, #180]	; (80076ec <prvSwitchTimerLists+0xc0>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	68db      	ldr	r3, [r3, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800763e:	4b2b      	ldr	r3, [pc, #172]	; (80076ec <prvSwitchTimerLists+0xc0>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	68db      	ldr	r3, [r3, #12]
 8007646:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	3304      	adds	r3, #4
 800764c:	4618      	mov	r0, r3
 800764e:	f7fe f905 	bl	800585c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	6a1b      	ldr	r3, [r3, #32]
 8007656:	68f8      	ldr	r0, [r7, #12]
 8007658:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007660:	f003 0304 	and.w	r3, r3, #4
 8007664:	2b00      	cmp	r3, #0
 8007666:	d02e      	beq.n	80076c6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	699b      	ldr	r3, [r3, #24]
 800766c:	693a      	ldr	r2, [r7, #16]
 800766e:	4413      	add	r3, r2
 8007670:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007672:	68ba      	ldr	r2, [r7, #8]
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	429a      	cmp	r2, r3
 8007678:	d90e      	bls.n	8007698 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	68ba      	ldr	r2, [r7, #8]
 800767e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	68fa      	ldr	r2, [r7, #12]
 8007684:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007686:	4b19      	ldr	r3, [pc, #100]	; (80076ec <prvSwitchTimerLists+0xc0>)
 8007688:	681a      	ldr	r2, [r3, #0]
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	3304      	adds	r3, #4
 800768e:	4619      	mov	r1, r3
 8007690:	4610      	mov	r0, r2
 8007692:	f7fe f8aa 	bl	80057ea <vListInsert>
 8007696:	e016      	b.n	80076c6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007698:	2300      	movs	r3, #0
 800769a:	9300      	str	r3, [sp, #0]
 800769c:	2300      	movs	r3, #0
 800769e:	693a      	ldr	r2, [r7, #16]
 80076a0:	2100      	movs	r1, #0
 80076a2:	68f8      	ldr	r0, [r7, #12]
 80076a4:	f7ff fd60 	bl	8007168 <xTimerGenericCommand>
 80076a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d10a      	bne.n	80076c6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80076b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b4:	f383 8811 	msr	BASEPRI, r3
 80076b8:	f3bf 8f6f 	isb	sy
 80076bc:	f3bf 8f4f 	dsb	sy
 80076c0:	603b      	str	r3, [r7, #0]
}
 80076c2:	bf00      	nop
 80076c4:	e7fe      	b.n	80076c4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80076c6:	4b09      	ldr	r3, [pc, #36]	; (80076ec <prvSwitchTimerLists+0xc0>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d1b1      	bne.n	8007634 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80076d0:	4b06      	ldr	r3, [pc, #24]	; (80076ec <prvSwitchTimerLists+0xc0>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80076d6:	4b06      	ldr	r3, [pc, #24]	; (80076f0 <prvSwitchTimerLists+0xc4>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a04      	ldr	r2, [pc, #16]	; (80076ec <prvSwitchTimerLists+0xc0>)
 80076dc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80076de:	4a04      	ldr	r2, [pc, #16]	; (80076f0 <prvSwitchTimerLists+0xc4>)
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	6013      	str	r3, [r2, #0]
}
 80076e4:	bf00      	nop
 80076e6:	3718      	adds	r7, #24
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}
 80076ec:	20001434 	.word	0x20001434
 80076f0:	20001438 	.word	0x20001438

080076f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b082      	sub	sp, #8
 80076f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80076fa:	f000 f96b 	bl	80079d4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80076fe:	4b15      	ldr	r3, [pc, #84]	; (8007754 <prvCheckForValidListAndQueue+0x60>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d120      	bne.n	8007748 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007706:	4814      	ldr	r0, [pc, #80]	; (8007758 <prvCheckForValidListAndQueue+0x64>)
 8007708:	f7fe f81e 	bl	8005748 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800770c:	4813      	ldr	r0, [pc, #76]	; (800775c <prvCheckForValidListAndQueue+0x68>)
 800770e:	f7fe f81b 	bl	8005748 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007712:	4b13      	ldr	r3, [pc, #76]	; (8007760 <prvCheckForValidListAndQueue+0x6c>)
 8007714:	4a10      	ldr	r2, [pc, #64]	; (8007758 <prvCheckForValidListAndQueue+0x64>)
 8007716:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007718:	4b12      	ldr	r3, [pc, #72]	; (8007764 <prvCheckForValidListAndQueue+0x70>)
 800771a:	4a10      	ldr	r2, [pc, #64]	; (800775c <prvCheckForValidListAndQueue+0x68>)
 800771c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800771e:	2300      	movs	r3, #0
 8007720:	9300      	str	r3, [sp, #0]
 8007722:	4b11      	ldr	r3, [pc, #68]	; (8007768 <prvCheckForValidListAndQueue+0x74>)
 8007724:	4a11      	ldr	r2, [pc, #68]	; (800776c <prvCheckForValidListAndQueue+0x78>)
 8007726:	2110      	movs	r1, #16
 8007728:	200a      	movs	r0, #10
 800772a:	f7fe f929 	bl	8005980 <xQueueGenericCreateStatic>
 800772e:	4603      	mov	r3, r0
 8007730:	4a08      	ldr	r2, [pc, #32]	; (8007754 <prvCheckForValidListAndQueue+0x60>)
 8007732:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007734:	4b07      	ldr	r3, [pc, #28]	; (8007754 <prvCheckForValidListAndQueue+0x60>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d005      	beq.n	8007748 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800773c:	4b05      	ldr	r3, [pc, #20]	; (8007754 <prvCheckForValidListAndQueue+0x60>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	490b      	ldr	r1, [pc, #44]	; (8007770 <prvCheckForValidListAndQueue+0x7c>)
 8007742:	4618      	mov	r0, r3
 8007744:	f7fe fd42 	bl	80061cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007748:	f000 f974 	bl	8007a34 <vPortExitCritical>
}
 800774c:	bf00      	nop
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	2000143c 	.word	0x2000143c
 8007758:	2000140c 	.word	0x2000140c
 800775c:	20001420 	.word	0x20001420
 8007760:	20001434 	.word	0x20001434
 8007764:	20001438 	.word	0x20001438
 8007768:	200014e8 	.word	0x200014e8
 800776c:	20001448 	.word	0x20001448
 8007770:	08009464 	.word	0x08009464

08007774 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007774:	b480      	push	{r7}
 8007776:	b085      	sub	sp, #20
 8007778:	af00      	add	r7, sp, #0
 800777a:	60f8      	str	r0, [r7, #12]
 800777c:	60b9      	str	r1, [r7, #8]
 800777e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	3b04      	subs	r3, #4
 8007784:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800778c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	3b04      	subs	r3, #4
 8007792:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	f023 0201 	bic.w	r2, r3, #1
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	3b04      	subs	r3, #4
 80077a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80077a4:	4a0c      	ldr	r2, [pc, #48]	; (80077d8 <pxPortInitialiseStack+0x64>)
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	3b14      	subs	r3, #20
 80077ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	3b04      	subs	r3, #4
 80077ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	f06f 0202 	mvn.w	r2, #2
 80077c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	3b20      	subs	r3, #32
 80077c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80077ca:	68fb      	ldr	r3, [r7, #12]
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3714      	adds	r7, #20
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr
 80077d8:	080077dd 	.word	0x080077dd

080077dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80077dc:	b480      	push	{r7}
 80077de:	b085      	sub	sp, #20
 80077e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80077e2:	2300      	movs	r3, #0
 80077e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80077e6:	4b12      	ldr	r3, [pc, #72]	; (8007830 <prvTaskExitError+0x54>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077ee:	d00a      	beq.n	8007806 <prvTaskExitError+0x2a>
	__asm volatile
 80077f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f4:	f383 8811 	msr	BASEPRI, r3
 80077f8:	f3bf 8f6f 	isb	sy
 80077fc:	f3bf 8f4f 	dsb	sy
 8007800:	60fb      	str	r3, [r7, #12]
}
 8007802:	bf00      	nop
 8007804:	e7fe      	b.n	8007804 <prvTaskExitError+0x28>
	__asm volatile
 8007806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800780a:	f383 8811 	msr	BASEPRI, r3
 800780e:	f3bf 8f6f 	isb	sy
 8007812:	f3bf 8f4f 	dsb	sy
 8007816:	60bb      	str	r3, [r7, #8]
}
 8007818:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800781a:	bf00      	nop
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d0fc      	beq.n	800781c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007822:	bf00      	nop
 8007824:	bf00      	nop
 8007826:	3714      	adds	r7, #20
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr
 8007830:	2000000c 	.word	0x2000000c
	...

08007840 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007840:	4b07      	ldr	r3, [pc, #28]	; (8007860 <pxCurrentTCBConst2>)
 8007842:	6819      	ldr	r1, [r3, #0]
 8007844:	6808      	ldr	r0, [r1, #0]
 8007846:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800784a:	f380 8809 	msr	PSP, r0
 800784e:	f3bf 8f6f 	isb	sy
 8007852:	f04f 0000 	mov.w	r0, #0
 8007856:	f380 8811 	msr	BASEPRI, r0
 800785a:	4770      	bx	lr
 800785c:	f3af 8000 	nop.w

08007860 <pxCurrentTCBConst2>:
 8007860:	20000f0c 	.word	0x20000f0c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007864:	bf00      	nop
 8007866:	bf00      	nop

08007868 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007868:	4808      	ldr	r0, [pc, #32]	; (800788c <prvPortStartFirstTask+0x24>)
 800786a:	6800      	ldr	r0, [r0, #0]
 800786c:	6800      	ldr	r0, [r0, #0]
 800786e:	f380 8808 	msr	MSP, r0
 8007872:	f04f 0000 	mov.w	r0, #0
 8007876:	f380 8814 	msr	CONTROL, r0
 800787a:	b662      	cpsie	i
 800787c:	b661      	cpsie	f
 800787e:	f3bf 8f4f 	dsb	sy
 8007882:	f3bf 8f6f 	isb	sy
 8007886:	df00      	svc	0
 8007888:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800788a:	bf00      	nop
 800788c:	e000ed08 	.word	0xe000ed08

08007890 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b086      	sub	sp, #24
 8007894:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007896:	4b46      	ldr	r3, [pc, #280]	; (80079b0 <xPortStartScheduler+0x120>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a46      	ldr	r2, [pc, #280]	; (80079b4 <xPortStartScheduler+0x124>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d10a      	bne.n	80078b6 <xPortStartScheduler+0x26>
	__asm volatile
 80078a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078a4:	f383 8811 	msr	BASEPRI, r3
 80078a8:	f3bf 8f6f 	isb	sy
 80078ac:	f3bf 8f4f 	dsb	sy
 80078b0:	613b      	str	r3, [r7, #16]
}
 80078b2:	bf00      	nop
 80078b4:	e7fe      	b.n	80078b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80078b6:	4b3e      	ldr	r3, [pc, #248]	; (80079b0 <xPortStartScheduler+0x120>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a3f      	ldr	r2, [pc, #252]	; (80079b8 <xPortStartScheduler+0x128>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d10a      	bne.n	80078d6 <xPortStartScheduler+0x46>
	__asm volatile
 80078c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c4:	f383 8811 	msr	BASEPRI, r3
 80078c8:	f3bf 8f6f 	isb	sy
 80078cc:	f3bf 8f4f 	dsb	sy
 80078d0:	60fb      	str	r3, [r7, #12]
}
 80078d2:	bf00      	nop
 80078d4:	e7fe      	b.n	80078d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80078d6:	4b39      	ldr	r3, [pc, #228]	; (80079bc <xPortStartScheduler+0x12c>)
 80078d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	781b      	ldrb	r3, [r3, #0]
 80078de:	b2db      	uxtb	r3, r3
 80078e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	22ff      	movs	r2, #255	; 0xff
 80078e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	781b      	ldrb	r3, [r3, #0]
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80078f0:	78fb      	ldrb	r3, [r7, #3]
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80078f8:	b2da      	uxtb	r2, r3
 80078fa:	4b31      	ldr	r3, [pc, #196]	; (80079c0 <xPortStartScheduler+0x130>)
 80078fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80078fe:	4b31      	ldr	r3, [pc, #196]	; (80079c4 <xPortStartScheduler+0x134>)
 8007900:	2207      	movs	r2, #7
 8007902:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007904:	e009      	b.n	800791a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007906:	4b2f      	ldr	r3, [pc, #188]	; (80079c4 <xPortStartScheduler+0x134>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	3b01      	subs	r3, #1
 800790c:	4a2d      	ldr	r2, [pc, #180]	; (80079c4 <xPortStartScheduler+0x134>)
 800790e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007910:	78fb      	ldrb	r3, [r7, #3]
 8007912:	b2db      	uxtb	r3, r3
 8007914:	005b      	lsls	r3, r3, #1
 8007916:	b2db      	uxtb	r3, r3
 8007918:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800791a:	78fb      	ldrb	r3, [r7, #3]
 800791c:	b2db      	uxtb	r3, r3
 800791e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007922:	2b80      	cmp	r3, #128	; 0x80
 8007924:	d0ef      	beq.n	8007906 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007926:	4b27      	ldr	r3, [pc, #156]	; (80079c4 <xPortStartScheduler+0x134>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f1c3 0307 	rsb	r3, r3, #7
 800792e:	2b04      	cmp	r3, #4
 8007930:	d00a      	beq.n	8007948 <xPortStartScheduler+0xb8>
	__asm volatile
 8007932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007936:	f383 8811 	msr	BASEPRI, r3
 800793a:	f3bf 8f6f 	isb	sy
 800793e:	f3bf 8f4f 	dsb	sy
 8007942:	60bb      	str	r3, [r7, #8]
}
 8007944:	bf00      	nop
 8007946:	e7fe      	b.n	8007946 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007948:	4b1e      	ldr	r3, [pc, #120]	; (80079c4 <xPortStartScheduler+0x134>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	021b      	lsls	r3, r3, #8
 800794e:	4a1d      	ldr	r2, [pc, #116]	; (80079c4 <xPortStartScheduler+0x134>)
 8007950:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007952:	4b1c      	ldr	r3, [pc, #112]	; (80079c4 <xPortStartScheduler+0x134>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800795a:	4a1a      	ldr	r2, [pc, #104]	; (80079c4 <xPortStartScheduler+0x134>)
 800795c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	b2da      	uxtb	r2, r3
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007966:	4b18      	ldr	r3, [pc, #96]	; (80079c8 <xPortStartScheduler+0x138>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a17      	ldr	r2, [pc, #92]	; (80079c8 <xPortStartScheduler+0x138>)
 800796c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007970:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007972:	4b15      	ldr	r3, [pc, #84]	; (80079c8 <xPortStartScheduler+0x138>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a14      	ldr	r2, [pc, #80]	; (80079c8 <xPortStartScheduler+0x138>)
 8007978:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800797c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800797e:	f000 f8dd 	bl	8007b3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007982:	4b12      	ldr	r3, [pc, #72]	; (80079cc <xPortStartScheduler+0x13c>)
 8007984:	2200      	movs	r2, #0
 8007986:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007988:	f000 f8fc 	bl	8007b84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800798c:	4b10      	ldr	r3, [pc, #64]	; (80079d0 <xPortStartScheduler+0x140>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a0f      	ldr	r2, [pc, #60]	; (80079d0 <xPortStartScheduler+0x140>)
 8007992:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007996:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007998:	f7ff ff66 	bl	8007868 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800799c:	f7ff f846 	bl	8006a2c <vTaskSwitchContext>
	prvTaskExitError();
 80079a0:	f7ff ff1c 	bl	80077dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80079a4:	2300      	movs	r3, #0
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	3718      	adds	r7, #24
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}
 80079ae:	bf00      	nop
 80079b0:	e000ed00 	.word	0xe000ed00
 80079b4:	410fc271 	.word	0x410fc271
 80079b8:	410fc270 	.word	0x410fc270
 80079bc:	e000e400 	.word	0xe000e400
 80079c0:	20001538 	.word	0x20001538
 80079c4:	2000153c 	.word	0x2000153c
 80079c8:	e000ed20 	.word	0xe000ed20
 80079cc:	2000000c 	.word	0x2000000c
 80079d0:	e000ef34 	.word	0xe000ef34

080079d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80079d4:	b480      	push	{r7}
 80079d6:	b083      	sub	sp, #12
 80079d8:	af00      	add	r7, sp, #0
	__asm volatile
 80079da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079de:	f383 8811 	msr	BASEPRI, r3
 80079e2:	f3bf 8f6f 	isb	sy
 80079e6:	f3bf 8f4f 	dsb	sy
 80079ea:	607b      	str	r3, [r7, #4]
}
 80079ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80079ee:	4b0f      	ldr	r3, [pc, #60]	; (8007a2c <vPortEnterCritical+0x58>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	3301      	adds	r3, #1
 80079f4:	4a0d      	ldr	r2, [pc, #52]	; (8007a2c <vPortEnterCritical+0x58>)
 80079f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80079f8:	4b0c      	ldr	r3, [pc, #48]	; (8007a2c <vPortEnterCritical+0x58>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d10f      	bne.n	8007a20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007a00:	4b0b      	ldr	r3, [pc, #44]	; (8007a30 <vPortEnterCritical+0x5c>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	b2db      	uxtb	r3, r3
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d00a      	beq.n	8007a20 <vPortEnterCritical+0x4c>
	__asm volatile
 8007a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a0e:	f383 8811 	msr	BASEPRI, r3
 8007a12:	f3bf 8f6f 	isb	sy
 8007a16:	f3bf 8f4f 	dsb	sy
 8007a1a:	603b      	str	r3, [r7, #0]
}
 8007a1c:	bf00      	nop
 8007a1e:	e7fe      	b.n	8007a1e <vPortEnterCritical+0x4a>
	}
}
 8007a20:	bf00      	nop
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr
 8007a2c:	2000000c 	.word	0x2000000c
 8007a30:	e000ed04 	.word	0xe000ed04

08007a34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007a3a:	4b12      	ldr	r3, [pc, #72]	; (8007a84 <vPortExitCritical+0x50>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d10a      	bne.n	8007a58 <vPortExitCritical+0x24>
	__asm volatile
 8007a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a46:	f383 8811 	msr	BASEPRI, r3
 8007a4a:	f3bf 8f6f 	isb	sy
 8007a4e:	f3bf 8f4f 	dsb	sy
 8007a52:	607b      	str	r3, [r7, #4]
}
 8007a54:	bf00      	nop
 8007a56:	e7fe      	b.n	8007a56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007a58:	4b0a      	ldr	r3, [pc, #40]	; (8007a84 <vPortExitCritical+0x50>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	3b01      	subs	r3, #1
 8007a5e:	4a09      	ldr	r2, [pc, #36]	; (8007a84 <vPortExitCritical+0x50>)
 8007a60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007a62:	4b08      	ldr	r3, [pc, #32]	; (8007a84 <vPortExitCritical+0x50>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d105      	bne.n	8007a76 <vPortExitCritical+0x42>
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	f383 8811 	msr	BASEPRI, r3
}
 8007a74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007a76:	bf00      	nop
 8007a78:	370c      	adds	r7, #12
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a80:	4770      	bx	lr
 8007a82:	bf00      	nop
 8007a84:	2000000c 	.word	0x2000000c
	...

08007a90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007a90:	f3ef 8009 	mrs	r0, PSP
 8007a94:	f3bf 8f6f 	isb	sy
 8007a98:	4b15      	ldr	r3, [pc, #84]	; (8007af0 <pxCurrentTCBConst>)
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	f01e 0f10 	tst.w	lr, #16
 8007aa0:	bf08      	it	eq
 8007aa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007aa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aaa:	6010      	str	r0, [r2, #0]
 8007aac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007ab0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007ab4:	f380 8811 	msr	BASEPRI, r0
 8007ab8:	f3bf 8f4f 	dsb	sy
 8007abc:	f3bf 8f6f 	isb	sy
 8007ac0:	f7fe ffb4 	bl	8006a2c <vTaskSwitchContext>
 8007ac4:	f04f 0000 	mov.w	r0, #0
 8007ac8:	f380 8811 	msr	BASEPRI, r0
 8007acc:	bc09      	pop	{r0, r3}
 8007ace:	6819      	ldr	r1, [r3, #0]
 8007ad0:	6808      	ldr	r0, [r1, #0]
 8007ad2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ad6:	f01e 0f10 	tst.w	lr, #16
 8007ada:	bf08      	it	eq
 8007adc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007ae0:	f380 8809 	msr	PSP, r0
 8007ae4:	f3bf 8f6f 	isb	sy
 8007ae8:	4770      	bx	lr
 8007aea:	bf00      	nop
 8007aec:	f3af 8000 	nop.w

08007af0 <pxCurrentTCBConst>:
 8007af0:	20000f0c 	.word	0x20000f0c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007af4:	bf00      	nop
 8007af6:	bf00      	nop

08007af8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0
	__asm volatile
 8007afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b02:	f383 8811 	msr	BASEPRI, r3
 8007b06:	f3bf 8f6f 	isb	sy
 8007b0a:	f3bf 8f4f 	dsb	sy
 8007b0e:	607b      	str	r3, [r7, #4]
}
 8007b10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007b12:	f7fe fed1 	bl	80068b8 <xTaskIncrementTick>
 8007b16:	4603      	mov	r3, r0
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d003      	beq.n	8007b24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007b1c:	4b06      	ldr	r3, [pc, #24]	; (8007b38 <xPortSysTickHandler+0x40>)
 8007b1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b22:	601a      	str	r2, [r3, #0]
 8007b24:	2300      	movs	r3, #0
 8007b26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	f383 8811 	msr	BASEPRI, r3
}
 8007b2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007b30:	bf00      	nop
 8007b32:	3708      	adds	r7, #8
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}
 8007b38:	e000ed04 	.word	0xe000ed04

08007b3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007b40:	4b0b      	ldr	r3, [pc, #44]	; (8007b70 <vPortSetupTimerInterrupt+0x34>)
 8007b42:	2200      	movs	r2, #0
 8007b44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007b46:	4b0b      	ldr	r3, [pc, #44]	; (8007b74 <vPortSetupTimerInterrupt+0x38>)
 8007b48:	2200      	movs	r2, #0
 8007b4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007b4c:	4b0a      	ldr	r3, [pc, #40]	; (8007b78 <vPortSetupTimerInterrupt+0x3c>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a0a      	ldr	r2, [pc, #40]	; (8007b7c <vPortSetupTimerInterrupt+0x40>)
 8007b52:	fba2 2303 	umull	r2, r3, r2, r3
 8007b56:	099b      	lsrs	r3, r3, #6
 8007b58:	4a09      	ldr	r2, [pc, #36]	; (8007b80 <vPortSetupTimerInterrupt+0x44>)
 8007b5a:	3b01      	subs	r3, #1
 8007b5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007b5e:	4b04      	ldr	r3, [pc, #16]	; (8007b70 <vPortSetupTimerInterrupt+0x34>)
 8007b60:	2207      	movs	r2, #7
 8007b62:	601a      	str	r2, [r3, #0]
}
 8007b64:	bf00      	nop
 8007b66:	46bd      	mov	sp, r7
 8007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6c:	4770      	bx	lr
 8007b6e:	bf00      	nop
 8007b70:	e000e010 	.word	0xe000e010
 8007b74:	e000e018 	.word	0xe000e018
 8007b78:	20000000 	.word	0x20000000
 8007b7c:	10624dd3 	.word	0x10624dd3
 8007b80:	e000e014 	.word	0xe000e014

08007b84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007b84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007b94 <vPortEnableVFP+0x10>
 8007b88:	6801      	ldr	r1, [r0, #0]
 8007b8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007b8e:	6001      	str	r1, [r0, #0]
 8007b90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007b92:	bf00      	nop
 8007b94:	e000ed88 	.word	0xe000ed88

08007b98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007b98:	b480      	push	{r7}
 8007b9a:	b085      	sub	sp, #20
 8007b9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007b9e:	f3ef 8305 	mrs	r3, IPSR
 8007ba2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2b0f      	cmp	r3, #15
 8007ba8:	d914      	bls.n	8007bd4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007baa:	4a17      	ldr	r2, [pc, #92]	; (8007c08 <vPortValidateInterruptPriority+0x70>)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	4413      	add	r3, r2
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007bb4:	4b15      	ldr	r3, [pc, #84]	; (8007c0c <vPortValidateInterruptPriority+0x74>)
 8007bb6:	781b      	ldrb	r3, [r3, #0]
 8007bb8:	7afa      	ldrb	r2, [r7, #11]
 8007bba:	429a      	cmp	r2, r3
 8007bbc:	d20a      	bcs.n	8007bd4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc2:	f383 8811 	msr	BASEPRI, r3
 8007bc6:	f3bf 8f6f 	isb	sy
 8007bca:	f3bf 8f4f 	dsb	sy
 8007bce:	607b      	str	r3, [r7, #4]
}
 8007bd0:	bf00      	nop
 8007bd2:	e7fe      	b.n	8007bd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007bd4:	4b0e      	ldr	r3, [pc, #56]	; (8007c10 <vPortValidateInterruptPriority+0x78>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007bdc:	4b0d      	ldr	r3, [pc, #52]	; (8007c14 <vPortValidateInterruptPriority+0x7c>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d90a      	bls.n	8007bfa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007be8:	f383 8811 	msr	BASEPRI, r3
 8007bec:	f3bf 8f6f 	isb	sy
 8007bf0:	f3bf 8f4f 	dsb	sy
 8007bf4:	603b      	str	r3, [r7, #0]
}
 8007bf6:	bf00      	nop
 8007bf8:	e7fe      	b.n	8007bf8 <vPortValidateInterruptPriority+0x60>
	}
 8007bfa:	bf00      	nop
 8007bfc:	3714      	adds	r7, #20
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr
 8007c06:	bf00      	nop
 8007c08:	e000e3f0 	.word	0xe000e3f0
 8007c0c:	20001538 	.word	0x20001538
 8007c10:	e000ed0c 	.word	0xe000ed0c
 8007c14:	2000153c 	.word	0x2000153c

08007c18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b08a      	sub	sp, #40	; 0x28
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007c20:	2300      	movs	r3, #0
 8007c22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007c24:	f7fe fd8c 	bl	8006740 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007c28:	4b5b      	ldr	r3, [pc, #364]	; (8007d98 <pvPortMalloc+0x180>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d101      	bne.n	8007c34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007c30:	f000 f920 	bl	8007e74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007c34:	4b59      	ldr	r3, [pc, #356]	; (8007d9c <pvPortMalloc+0x184>)
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4013      	ands	r3, r2
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	f040 8093 	bne.w	8007d68 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d01d      	beq.n	8007c84 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007c48:	2208      	movs	r2, #8
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	4413      	add	r3, r2
 8007c4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f003 0307 	and.w	r3, r3, #7
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d014      	beq.n	8007c84 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f023 0307 	bic.w	r3, r3, #7
 8007c60:	3308      	adds	r3, #8
 8007c62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f003 0307 	and.w	r3, r3, #7
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d00a      	beq.n	8007c84 <pvPortMalloc+0x6c>
	__asm volatile
 8007c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c72:	f383 8811 	msr	BASEPRI, r3
 8007c76:	f3bf 8f6f 	isb	sy
 8007c7a:	f3bf 8f4f 	dsb	sy
 8007c7e:	617b      	str	r3, [r7, #20]
}
 8007c80:	bf00      	nop
 8007c82:	e7fe      	b.n	8007c82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d06e      	beq.n	8007d68 <pvPortMalloc+0x150>
 8007c8a:	4b45      	ldr	r3, [pc, #276]	; (8007da0 <pvPortMalloc+0x188>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	429a      	cmp	r2, r3
 8007c92:	d869      	bhi.n	8007d68 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007c94:	4b43      	ldr	r3, [pc, #268]	; (8007da4 <pvPortMalloc+0x18c>)
 8007c96:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007c98:	4b42      	ldr	r3, [pc, #264]	; (8007da4 <pvPortMalloc+0x18c>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007c9e:	e004      	b.n	8007caa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	687a      	ldr	r2, [r7, #4]
 8007cb0:	429a      	cmp	r2, r3
 8007cb2:	d903      	bls.n	8007cbc <pvPortMalloc+0xa4>
 8007cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d1f1      	bne.n	8007ca0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007cbc:	4b36      	ldr	r3, [pc, #216]	; (8007d98 <pvPortMalloc+0x180>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cc2:	429a      	cmp	r2, r3
 8007cc4:	d050      	beq.n	8007d68 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007cc6:	6a3b      	ldr	r3, [r7, #32]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	2208      	movs	r2, #8
 8007ccc:	4413      	add	r3, r2
 8007cce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	6a3b      	ldr	r3, [r7, #32]
 8007cd6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cda:	685a      	ldr	r2, [r3, #4]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	1ad2      	subs	r2, r2, r3
 8007ce0:	2308      	movs	r3, #8
 8007ce2:	005b      	lsls	r3, r3, #1
 8007ce4:	429a      	cmp	r2, r3
 8007ce6:	d91f      	bls.n	8007d28 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	4413      	add	r3, r2
 8007cee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007cf0:	69bb      	ldr	r3, [r7, #24]
 8007cf2:	f003 0307 	and.w	r3, r3, #7
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d00a      	beq.n	8007d10 <pvPortMalloc+0xf8>
	__asm volatile
 8007cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cfe:	f383 8811 	msr	BASEPRI, r3
 8007d02:	f3bf 8f6f 	isb	sy
 8007d06:	f3bf 8f4f 	dsb	sy
 8007d0a:	613b      	str	r3, [r7, #16]
}
 8007d0c:	bf00      	nop
 8007d0e:	e7fe      	b.n	8007d0e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d12:	685a      	ldr	r2, [r3, #4]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	1ad2      	subs	r2, r2, r3
 8007d18:	69bb      	ldr	r3, [r7, #24]
 8007d1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007d22:	69b8      	ldr	r0, [r7, #24]
 8007d24:	f000 f908 	bl	8007f38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007d28:	4b1d      	ldr	r3, [pc, #116]	; (8007da0 <pvPortMalloc+0x188>)
 8007d2a:	681a      	ldr	r2, [r3, #0]
 8007d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d2e:	685b      	ldr	r3, [r3, #4]
 8007d30:	1ad3      	subs	r3, r2, r3
 8007d32:	4a1b      	ldr	r2, [pc, #108]	; (8007da0 <pvPortMalloc+0x188>)
 8007d34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007d36:	4b1a      	ldr	r3, [pc, #104]	; (8007da0 <pvPortMalloc+0x188>)
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	4b1b      	ldr	r3, [pc, #108]	; (8007da8 <pvPortMalloc+0x190>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d203      	bcs.n	8007d4a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007d42:	4b17      	ldr	r3, [pc, #92]	; (8007da0 <pvPortMalloc+0x188>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	4a18      	ldr	r2, [pc, #96]	; (8007da8 <pvPortMalloc+0x190>)
 8007d48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d4c:	685a      	ldr	r2, [r3, #4]
 8007d4e:	4b13      	ldr	r3, [pc, #76]	; (8007d9c <pvPortMalloc+0x184>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	431a      	orrs	r2, r3
 8007d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007d5e:	4b13      	ldr	r3, [pc, #76]	; (8007dac <pvPortMalloc+0x194>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	3301      	adds	r3, #1
 8007d64:	4a11      	ldr	r2, [pc, #68]	; (8007dac <pvPortMalloc+0x194>)
 8007d66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007d68:	f7fe fcf8 	bl	800675c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d6c:	69fb      	ldr	r3, [r7, #28]
 8007d6e:	f003 0307 	and.w	r3, r3, #7
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d00a      	beq.n	8007d8c <pvPortMalloc+0x174>
	__asm volatile
 8007d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d7a:	f383 8811 	msr	BASEPRI, r3
 8007d7e:	f3bf 8f6f 	isb	sy
 8007d82:	f3bf 8f4f 	dsb	sy
 8007d86:	60fb      	str	r3, [r7, #12]
}
 8007d88:	bf00      	nop
 8007d8a:	e7fe      	b.n	8007d8a <pvPortMalloc+0x172>
	return pvReturn;
 8007d8c:	69fb      	ldr	r3, [r7, #28]
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3728      	adds	r7, #40	; 0x28
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}
 8007d96:	bf00      	nop
 8007d98:	20002100 	.word	0x20002100
 8007d9c:	20002114 	.word	0x20002114
 8007da0:	20002104 	.word	0x20002104
 8007da4:	200020f8 	.word	0x200020f8
 8007da8:	20002108 	.word	0x20002108
 8007dac:	2000210c 	.word	0x2000210c

08007db0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b086      	sub	sp, #24
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d04d      	beq.n	8007e5e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007dc2:	2308      	movs	r3, #8
 8007dc4:	425b      	negs	r3, r3
 8007dc6:	697a      	ldr	r2, [r7, #20]
 8007dc8:	4413      	add	r3, r2
 8007dca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	685a      	ldr	r2, [r3, #4]
 8007dd4:	4b24      	ldr	r3, [pc, #144]	; (8007e68 <vPortFree+0xb8>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4013      	ands	r3, r2
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d10a      	bne.n	8007df4 <vPortFree+0x44>
	__asm volatile
 8007dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de2:	f383 8811 	msr	BASEPRI, r3
 8007de6:	f3bf 8f6f 	isb	sy
 8007dea:	f3bf 8f4f 	dsb	sy
 8007dee:	60fb      	str	r3, [r7, #12]
}
 8007df0:	bf00      	nop
 8007df2:	e7fe      	b.n	8007df2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d00a      	beq.n	8007e12 <vPortFree+0x62>
	__asm volatile
 8007dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e00:	f383 8811 	msr	BASEPRI, r3
 8007e04:	f3bf 8f6f 	isb	sy
 8007e08:	f3bf 8f4f 	dsb	sy
 8007e0c:	60bb      	str	r3, [r7, #8]
}
 8007e0e:	bf00      	nop
 8007e10:	e7fe      	b.n	8007e10 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	685a      	ldr	r2, [r3, #4]
 8007e16:	4b14      	ldr	r3, [pc, #80]	; (8007e68 <vPortFree+0xb8>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4013      	ands	r3, r2
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d01e      	beq.n	8007e5e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d11a      	bne.n	8007e5e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	685a      	ldr	r2, [r3, #4]
 8007e2c:	4b0e      	ldr	r3, [pc, #56]	; (8007e68 <vPortFree+0xb8>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	43db      	mvns	r3, r3
 8007e32:	401a      	ands	r2, r3
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007e38:	f7fe fc82 	bl	8006740 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	685a      	ldr	r2, [r3, #4]
 8007e40:	4b0a      	ldr	r3, [pc, #40]	; (8007e6c <vPortFree+0xbc>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4413      	add	r3, r2
 8007e46:	4a09      	ldr	r2, [pc, #36]	; (8007e6c <vPortFree+0xbc>)
 8007e48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007e4a:	6938      	ldr	r0, [r7, #16]
 8007e4c:	f000 f874 	bl	8007f38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007e50:	4b07      	ldr	r3, [pc, #28]	; (8007e70 <vPortFree+0xc0>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	3301      	adds	r3, #1
 8007e56:	4a06      	ldr	r2, [pc, #24]	; (8007e70 <vPortFree+0xc0>)
 8007e58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007e5a:	f7fe fc7f 	bl	800675c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007e5e:	bf00      	nop
 8007e60:	3718      	adds	r7, #24
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	20002114 	.word	0x20002114
 8007e6c:	20002104 	.word	0x20002104
 8007e70:	20002110 	.word	0x20002110

08007e74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007e74:	b480      	push	{r7}
 8007e76:	b085      	sub	sp, #20
 8007e78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007e7a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8007e7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007e80:	4b27      	ldr	r3, [pc, #156]	; (8007f20 <prvHeapInit+0xac>)
 8007e82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f003 0307 	and.w	r3, r3, #7
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d00c      	beq.n	8007ea8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	3307      	adds	r3, #7
 8007e92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f023 0307 	bic.w	r3, r3, #7
 8007e9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007e9c:	68ba      	ldr	r2, [r7, #8]
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	1ad3      	subs	r3, r2, r3
 8007ea2:	4a1f      	ldr	r2, [pc, #124]	; (8007f20 <prvHeapInit+0xac>)
 8007ea4:	4413      	add	r3, r2
 8007ea6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007eac:	4a1d      	ldr	r2, [pc, #116]	; (8007f24 <prvHeapInit+0xb0>)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007eb2:	4b1c      	ldr	r3, [pc, #112]	; (8007f24 <prvHeapInit+0xb0>)
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	68ba      	ldr	r2, [r7, #8]
 8007ebc:	4413      	add	r3, r2
 8007ebe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007ec0:	2208      	movs	r2, #8
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	1a9b      	subs	r3, r3, r2
 8007ec6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	f023 0307 	bic.w	r3, r3, #7
 8007ece:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	4a15      	ldr	r2, [pc, #84]	; (8007f28 <prvHeapInit+0xb4>)
 8007ed4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007ed6:	4b14      	ldr	r3, [pc, #80]	; (8007f28 <prvHeapInit+0xb4>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	2200      	movs	r2, #0
 8007edc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007ede:	4b12      	ldr	r3, [pc, #72]	; (8007f28 <prvHeapInit+0xb4>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	1ad2      	subs	r2, r2, r3
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007ef4:	4b0c      	ldr	r3, [pc, #48]	; (8007f28 <prvHeapInit+0xb4>)
 8007ef6:	681a      	ldr	r2, [r3, #0]
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	4a0a      	ldr	r2, [pc, #40]	; (8007f2c <prvHeapInit+0xb8>)
 8007f02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	4a09      	ldr	r2, [pc, #36]	; (8007f30 <prvHeapInit+0xbc>)
 8007f0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007f0c:	4b09      	ldr	r3, [pc, #36]	; (8007f34 <prvHeapInit+0xc0>)
 8007f0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007f12:	601a      	str	r2, [r3, #0]
}
 8007f14:	bf00      	nop
 8007f16:	3714      	adds	r7, #20
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr
 8007f20:	20001540 	.word	0x20001540
 8007f24:	200020f8 	.word	0x200020f8
 8007f28:	20002100 	.word	0x20002100
 8007f2c:	20002108 	.word	0x20002108
 8007f30:	20002104 	.word	0x20002104
 8007f34:	20002114 	.word	0x20002114

08007f38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b085      	sub	sp, #20
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007f40:	4b28      	ldr	r3, [pc, #160]	; (8007fe4 <prvInsertBlockIntoFreeList+0xac>)
 8007f42:	60fb      	str	r3, [r7, #12]
 8007f44:	e002      	b.n	8007f4c <prvInsertBlockIntoFreeList+0x14>
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	60fb      	str	r3, [r7, #12]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	429a      	cmp	r2, r3
 8007f54:	d8f7      	bhi.n	8007f46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	68ba      	ldr	r2, [r7, #8]
 8007f60:	4413      	add	r3, r2
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d108      	bne.n	8007f7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	685a      	ldr	r2, [r3, #4]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	441a      	add	r2, r3
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	68ba      	ldr	r2, [r7, #8]
 8007f84:	441a      	add	r2, r3
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	429a      	cmp	r2, r3
 8007f8c:	d118      	bne.n	8007fc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681a      	ldr	r2, [r3, #0]
 8007f92:	4b15      	ldr	r3, [pc, #84]	; (8007fe8 <prvInsertBlockIntoFreeList+0xb0>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d00d      	beq.n	8007fb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	685a      	ldr	r2, [r3, #4]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	441a      	add	r2, r3
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	681a      	ldr	r2, [r3, #0]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	601a      	str	r2, [r3, #0]
 8007fb4:	e008      	b.n	8007fc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007fb6:	4b0c      	ldr	r3, [pc, #48]	; (8007fe8 <prvInsertBlockIntoFreeList+0xb0>)
 8007fb8:	681a      	ldr	r2, [r3, #0]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	601a      	str	r2, [r3, #0]
 8007fbe:	e003      	b.n	8007fc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007fc8:	68fa      	ldr	r2, [r7, #12]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d002      	beq.n	8007fd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007fd6:	bf00      	nop
 8007fd8:	3714      	adds	r7, #20
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe0:	4770      	bx	lr
 8007fe2:	bf00      	nop
 8007fe4:	200020f8 	.word	0x200020f8
 8007fe8:	20002100 	.word	0x20002100

08007fec <__errno>:
 8007fec:	4b01      	ldr	r3, [pc, #4]	; (8007ff4 <__errno+0x8>)
 8007fee:	6818      	ldr	r0, [r3, #0]
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	20000010 	.word	0x20000010

08007ff8 <std>:
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	b510      	push	{r4, lr}
 8007ffc:	4604      	mov	r4, r0
 8007ffe:	e9c0 3300 	strd	r3, r3, [r0]
 8008002:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008006:	6083      	str	r3, [r0, #8]
 8008008:	8181      	strh	r1, [r0, #12]
 800800a:	6643      	str	r3, [r0, #100]	; 0x64
 800800c:	81c2      	strh	r2, [r0, #14]
 800800e:	6183      	str	r3, [r0, #24]
 8008010:	4619      	mov	r1, r3
 8008012:	2208      	movs	r2, #8
 8008014:	305c      	adds	r0, #92	; 0x5c
 8008016:	f000 f923 	bl	8008260 <memset>
 800801a:	4b05      	ldr	r3, [pc, #20]	; (8008030 <std+0x38>)
 800801c:	6263      	str	r3, [r4, #36]	; 0x24
 800801e:	4b05      	ldr	r3, [pc, #20]	; (8008034 <std+0x3c>)
 8008020:	62a3      	str	r3, [r4, #40]	; 0x28
 8008022:	4b05      	ldr	r3, [pc, #20]	; (8008038 <std+0x40>)
 8008024:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008026:	4b05      	ldr	r3, [pc, #20]	; (800803c <std+0x44>)
 8008028:	6224      	str	r4, [r4, #32]
 800802a:	6323      	str	r3, [r4, #48]	; 0x30
 800802c:	bd10      	pop	{r4, pc}
 800802e:	bf00      	nop
 8008030:	08008595 	.word	0x08008595
 8008034:	080085b7 	.word	0x080085b7
 8008038:	080085ef 	.word	0x080085ef
 800803c:	08008613 	.word	0x08008613

08008040 <_cleanup_r>:
 8008040:	4901      	ldr	r1, [pc, #4]	; (8008048 <_cleanup_r+0x8>)
 8008042:	f000 b8af 	b.w	80081a4 <_fwalk_reent>
 8008046:	bf00      	nop
 8008048:	0800876d 	.word	0x0800876d

0800804c <__sfmoreglue>:
 800804c:	b570      	push	{r4, r5, r6, lr}
 800804e:	2268      	movs	r2, #104	; 0x68
 8008050:	1e4d      	subs	r5, r1, #1
 8008052:	4355      	muls	r5, r2
 8008054:	460e      	mov	r6, r1
 8008056:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800805a:	f000 f975 	bl	8008348 <_malloc_r>
 800805e:	4604      	mov	r4, r0
 8008060:	b140      	cbz	r0, 8008074 <__sfmoreglue+0x28>
 8008062:	2100      	movs	r1, #0
 8008064:	e9c0 1600 	strd	r1, r6, [r0]
 8008068:	300c      	adds	r0, #12
 800806a:	60a0      	str	r0, [r4, #8]
 800806c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008070:	f000 f8f6 	bl	8008260 <memset>
 8008074:	4620      	mov	r0, r4
 8008076:	bd70      	pop	{r4, r5, r6, pc}

08008078 <__sfp_lock_acquire>:
 8008078:	4801      	ldr	r0, [pc, #4]	; (8008080 <__sfp_lock_acquire+0x8>)
 800807a:	f000 b8d8 	b.w	800822e <__retarget_lock_acquire_recursive>
 800807e:	bf00      	nop
 8008080:	20002119 	.word	0x20002119

08008084 <__sfp_lock_release>:
 8008084:	4801      	ldr	r0, [pc, #4]	; (800808c <__sfp_lock_release+0x8>)
 8008086:	f000 b8d3 	b.w	8008230 <__retarget_lock_release_recursive>
 800808a:	bf00      	nop
 800808c:	20002119 	.word	0x20002119

08008090 <__sinit_lock_acquire>:
 8008090:	4801      	ldr	r0, [pc, #4]	; (8008098 <__sinit_lock_acquire+0x8>)
 8008092:	f000 b8cc 	b.w	800822e <__retarget_lock_acquire_recursive>
 8008096:	bf00      	nop
 8008098:	2000211a 	.word	0x2000211a

0800809c <__sinit_lock_release>:
 800809c:	4801      	ldr	r0, [pc, #4]	; (80080a4 <__sinit_lock_release+0x8>)
 800809e:	f000 b8c7 	b.w	8008230 <__retarget_lock_release_recursive>
 80080a2:	bf00      	nop
 80080a4:	2000211a 	.word	0x2000211a

080080a8 <__sinit>:
 80080a8:	b510      	push	{r4, lr}
 80080aa:	4604      	mov	r4, r0
 80080ac:	f7ff fff0 	bl	8008090 <__sinit_lock_acquire>
 80080b0:	69a3      	ldr	r3, [r4, #24]
 80080b2:	b11b      	cbz	r3, 80080bc <__sinit+0x14>
 80080b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080b8:	f7ff bff0 	b.w	800809c <__sinit_lock_release>
 80080bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80080c0:	6523      	str	r3, [r4, #80]	; 0x50
 80080c2:	4b13      	ldr	r3, [pc, #76]	; (8008110 <__sinit+0x68>)
 80080c4:	4a13      	ldr	r2, [pc, #76]	; (8008114 <__sinit+0x6c>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	62a2      	str	r2, [r4, #40]	; 0x28
 80080ca:	42a3      	cmp	r3, r4
 80080cc:	bf04      	itt	eq
 80080ce:	2301      	moveq	r3, #1
 80080d0:	61a3      	streq	r3, [r4, #24]
 80080d2:	4620      	mov	r0, r4
 80080d4:	f000 f820 	bl	8008118 <__sfp>
 80080d8:	6060      	str	r0, [r4, #4]
 80080da:	4620      	mov	r0, r4
 80080dc:	f000 f81c 	bl	8008118 <__sfp>
 80080e0:	60a0      	str	r0, [r4, #8]
 80080e2:	4620      	mov	r0, r4
 80080e4:	f000 f818 	bl	8008118 <__sfp>
 80080e8:	2200      	movs	r2, #0
 80080ea:	60e0      	str	r0, [r4, #12]
 80080ec:	2104      	movs	r1, #4
 80080ee:	6860      	ldr	r0, [r4, #4]
 80080f0:	f7ff ff82 	bl	8007ff8 <std>
 80080f4:	68a0      	ldr	r0, [r4, #8]
 80080f6:	2201      	movs	r2, #1
 80080f8:	2109      	movs	r1, #9
 80080fa:	f7ff ff7d 	bl	8007ff8 <std>
 80080fe:	68e0      	ldr	r0, [r4, #12]
 8008100:	2202      	movs	r2, #2
 8008102:	2112      	movs	r1, #18
 8008104:	f7ff ff78 	bl	8007ff8 <std>
 8008108:	2301      	movs	r3, #1
 800810a:	61a3      	str	r3, [r4, #24]
 800810c:	e7d2      	b.n	80080b4 <__sinit+0xc>
 800810e:	bf00      	nop
 8008110:	08009538 	.word	0x08009538
 8008114:	08008041 	.word	0x08008041

08008118 <__sfp>:
 8008118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800811a:	4607      	mov	r7, r0
 800811c:	f7ff ffac 	bl	8008078 <__sfp_lock_acquire>
 8008120:	4b1e      	ldr	r3, [pc, #120]	; (800819c <__sfp+0x84>)
 8008122:	681e      	ldr	r6, [r3, #0]
 8008124:	69b3      	ldr	r3, [r6, #24]
 8008126:	b913      	cbnz	r3, 800812e <__sfp+0x16>
 8008128:	4630      	mov	r0, r6
 800812a:	f7ff ffbd 	bl	80080a8 <__sinit>
 800812e:	3648      	adds	r6, #72	; 0x48
 8008130:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008134:	3b01      	subs	r3, #1
 8008136:	d503      	bpl.n	8008140 <__sfp+0x28>
 8008138:	6833      	ldr	r3, [r6, #0]
 800813a:	b30b      	cbz	r3, 8008180 <__sfp+0x68>
 800813c:	6836      	ldr	r6, [r6, #0]
 800813e:	e7f7      	b.n	8008130 <__sfp+0x18>
 8008140:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008144:	b9d5      	cbnz	r5, 800817c <__sfp+0x64>
 8008146:	4b16      	ldr	r3, [pc, #88]	; (80081a0 <__sfp+0x88>)
 8008148:	60e3      	str	r3, [r4, #12]
 800814a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800814e:	6665      	str	r5, [r4, #100]	; 0x64
 8008150:	f000 f86c 	bl	800822c <__retarget_lock_init_recursive>
 8008154:	f7ff ff96 	bl	8008084 <__sfp_lock_release>
 8008158:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800815c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008160:	6025      	str	r5, [r4, #0]
 8008162:	61a5      	str	r5, [r4, #24]
 8008164:	2208      	movs	r2, #8
 8008166:	4629      	mov	r1, r5
 8008168:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800816c:	f000 f878 	bl	8008260 <memset>
 8008170:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008174:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008178:	4620      	mov	r0, r4
 800817a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800817c:	3468      	adds	r4, #104	; 0x68
 800817e:	e7d9      	b.n	8008134 <__sfp+0x1c>
 8008180:	2104      	movs	r1, #4
 8008182:	4638      	mov	r0, r7
 8008184:	f7ff ff62 	bl	800804c <__sfmoreglue>
 8008188:	4604      	mov	r4, r0
 800818a:	6030      	str	r0, [r6, #0]
 800818c:	2800      	cmp	r0, #0
 800818e:	d1d5      	bne.n	800813c <__sfp+0x24>
 8008190:	f7ff ff78 	bl	8008084 <__sfp_lock_release>
 8008194:	230c      	movs	r3, #12
 8008196:	603b      	str	r3, [r7, #0]
 8008198:	e7ee      	b.n	8008178 <__sfp+0x60>
 800819a:	bf00      	nop
 800819c:	08009538 	.word	0x08009538
 80081a0:	ffff0001 	.word	0xffff0001

080081a4 <_fwalk_reent>:
 80081a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081a8:	4606      	mov	r6, r0
 80081aa:	4688      	mov	r8, r1
 80081ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80081b0:	2700      	movs	r7, #0
 80081b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081b6:	f1b9 0901 	subs.w	r9, r9, #1
 80081ba:	d505      	bpl.n	80081c8 <_fwalk_reent+0x24>
 80081bc:	6824      	ldr	r4, [r4, #0]
 80081be:	2c00      	cmp	r4, #0
 80081c0:	d1f7      	bne.n	80081b2 <_fwalk_reent+0xe>
 80081c2:	4638      	mov	r0, r7
 80081c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081c8:	89ab      	ldrh	r3, [r5, #12]
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d907      	bls.n	80081de <_fwalk_reent+0x3a>
 80081ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081d2:	3301      	adds	r3, #1
 80081d4:	d003      	beq.n	80081de <_fwalk_reent+0x3a>
 80081d6:	4629      	mov	r1, r5
 80081d8:	4630      	mov	r0, r6
 80081da:	47c0      	blx	r8
 80081dc:	4307      	orrs	r7, r0
 80081de:	3568      	adds	r5, #104	; 0x68
 80081e0:	e7e9      	b.n	80081b6 <_fwalk_reent+0x12>
	...

080081e4 <__libc_init_array>:
 80081e4:	b570      	push	{r4, r5, r6, lr}
 80081e6:	4d0d      	ldr	r5, [pc, #52]	; (800821c <__libc_init_array+0x38>)
 80081e8:	4c0d      	ldr	r4, [pc, #52]	; (8008220 <__libc_init_array+0x3c>)
 80081ea:	1b64      	subs	r4, r4, r5
 80081ec:	10a4      	asrs	r4, r4, #2
 80081ee:	2600      	movs	r6, #0
 80081f0:	42a6      	cmp	r6, r4
 80081f2:	d109      	bne.n	8008208 <__libc_init_array+0x24>
 80081f4:	4d0b      	ldr	r5, [pc, #44]	; (8008224 <__libc_init_array+0x40>)
 80081f6:	4c0c      	ldr	r4, [pc, #48]	; (8008228 <__libc_init_array+0x44>)
 80081f8:	f001 f908 	bl	800940c <_init>
 80081fc:	1b64      	subs	r4, r4, r5
 80081fe:	10a4      	asrs	r4, r4, #2
 8008200:	2600      	movs	r6, #0
 8008202:	42a6      	cmp	r6, r4
 8008204:	d105      	bne.n	8008212 <__libc_init_array+0x2e>
 8008206:	bd70      	pop	{r4, r5, r6, pc}
 8008208:	f855 3b04 	ldr.w	r3, [r5], #4
 800820c:	4798      	blx	r3
 800820e:	3601      	adds	r6, #1
 8008210:	e7ee      	b.n	80081f0 <__libc_init_array+0xc>
 8008212:	f855 3b04 	ldr.w	r3, [r5], #4
 8008216:	4798      	blx	r3
 8008218:	3601      	adds	r6, #1
 800821a:	e7f2      	b.n	8008202 <__libc_init_array+0x1e>
 800821c:	08009578 	.word	0x08009578
 8008220:	08009578 	.word	0x08009578
 8008224:	08009578 	.word	0x08009578
 8008228:	0800957c 	.word	0x0800957c

0800822c <__retarget_lock_init_recursive>:
 800822c:	4770      	bx	lr

0800822e <__retarget_lock_acquire_recursive>:
 800822e:	4770      	bx	lr

08008230 <__retarget_lock_release_recursive>:
 8008230:	4770      	bx	lr
	...

08008234 <malloc>:
 8008234:	4b02      	ldr	r3, [pc, #8]	; (8008240 <malloc+0xc>)
 8008236:	4601      	mov	r1, r0
 8008238:	6818      	ldr	r0, [r3, #0]
 800823a:	f000 b885 	b.w	8008348 <_malloc_r>
 800823e:	bf00      	nop
 8008240:	20000010 	.word	0x20000010

08008244 <memcpy>:
 8008244:	440a      	add	r2, r1
 8008246:	4291      	cmp	r1, r2
 8008248:	f100 33ff 	add.w	r3, r0, #4294967295
 800824c:	d100      	bne.n	8008250 <memcpy+0xc>
 800824e:	4770      	bx	lr
 8008250:	b510      	push	{r4, lr}
 8008252:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008256:	f803 4f01 	strb.w	r4, [r3, #1]!
 800825a:	4291      	cmp	r1, r2
 800825c:	d1f9      	bne.n	8008252 <memcpy+0xe>
 800825e:	bd10      	pop	{r4, pc}

08008260 <memset>:
 8008260:	4402      	add	r2, r0
 8008262:	4603      	mov	r3, r0
 8008264:	4293      	cmp	r3, r2
 8008266:	d100      	bne.n	800826a <memset+0xa>
 8008268:	4770      	bx	lr
 800826a:	f803 1b01 	strb.w	r1, [r3], #1
 800826e:	e7f9      	b.n	8008264 <memset+0x4>

08008270 <_free_r>:
 8008270:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008272:	2900      	cmp	r1, #0
 8008274:	d044      	beq.n	8008300 <_free_r+0x90>
 8008276:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800827a:	9001      	str	r0, [sp, #4]
 800827c:	2b00      	cmp	r3, #0
 800827e:	f1a1 0404 	sub.w	r4, r1, #4
 8008282:	bfb8      	it	lt
 8008284:	18e4      	addlt	r4, r4, r3
 8008286:	f000 fabf 	bl	8008808 <__malloc_lock>
 800828a:	4a1e      	ldr	r2, [pc, #120]	; (8008304 <_free_r+0x94>)
 800828c:	9801      	ldr	r0, [sp, #4]
 800828e:	6813      	ldr	r3, [r2, #0]
 8008290:	b933      	cbnz	r3, 80082a0 <_free_r+0x30>
 8008292:	6063      	str	r3, [r4, #4]
 8008294:	6014      	str	r4, [r2, #0]
 8008296:	b003      	add	sp, #12
 8008298:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800829c:	f000 baba 	b.w	8008814 <__malloc_unlock>
 80082a0:	42a3      	cmp	r3, r4
 80082a2:	d908      	bls.n	80082b6 <_free_r+0x46>
 80082a4:	6825      	ldr	r5, [r4, #0]
 80082a6:	1961      	adds	r1, r4, r5
 80082a8:	428b      	cmp	r3, r1
 80082aa:	bf01      	itttt	eq
 80082ac:	6819      	ldreq	r1, [r3, #0]
 80082ae:	685b      	ldreq	r3, [r3, #4]
 80082b0:	1949      	addeq	r1, r1, r5
 80082b2:	6021      	streq	r1, [r4, #0]
 80082b4:	e7ed      	b.n	8008292 <_free_r+0x22>
 80082b6:	461a      	mov	r2, r3
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	b10b      	cbz	r3, 80082c0 <_free_r+0x50>
 80082bc:	42a3      	cmp	r3, r4
 80082be:	d9fa      	bls.n	80082b6 <_free_r+0x46>
 80082c0:	6811      	ldr	r1, [r2, #0]
 80082c2:	1855      	adds	r5, r2, r1
 80082c4:	42a5      	cmp	r5, r4
 80082c6:	d10b      	bne.n	80082e0 <_free_r+0x70>
 80082c8:	6824      	ldr	r4, [r4, #0]
 80082ca:	4421      	add	r1, r4
 80082cc:	1854      	adds	r4, r2, r1
 80082ce:	42a3      	cmp	r3, r4
 80082d0:	6011      	str	r1, [r2, #0]
 80082d2:	d1e0      	bne.n	8008296 <_free_r+0x26>
 80082d4:	681c      	ldr	r4, [r3, #0]
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	6053      	str	r3, [r2, #4]
 80082da:	4421      	add	r1, r4
 80082dc:	6011      	str	r1, [r2, #0]
 80082de:	e7da      	b.n	8008296 <_free_r+0x26>
 80082e0:	d902      	bls.n	80082e8 <_free_r+0x78>
 80082e2:	230c      	movs	r3, #12
 80082e4:	6003      	str	r3, [r0, #0]
 80082e6:	e7d6      	b.n	8008296 <_free_r+0x26>
 80082e8:	6825      	ldr	r5, [r4, #0]
 80082ea:	1961      	adds	r1, r4, r5
 80082ec:	428b      	cmp	r3, r1
 80082ee:	bf04      	itt	eq
 80082f0:	6819      	ldreq	r1, [r3, #0]
 80082f2:	685b      	ldreq	r3, [r3, #4]
 80082f4:	6063      	str	r3, [r4, #4]
 80082f6:	bf04      	itt	eq
 80082f8:	1949      	addeq	r1, r1, r5
 80082fa:	6021      	streq	r1, [r4, #0]
 80082fc:	6054      	str	r4, [r2, #4]
 80082fe:	e7ca      	b.n	8008296 <_free_r+0x26>
 8008300:	b003      	add	sp, #12
 8008302:	bd30      	pop	{r4, r5, pc}
 8008304:	2000211c 	.word	0x2000211c

08008308 <sbrk_aligned>:
 8008308:	b570      	push	{r4, r5, r6, lr}
 800830a:	4e0e      	ldr	r6, [pc, #56]	; (8008344 <sbrk_aligned+0x3c>)
 800830c:	460c      	mov	r4, r1
 800830e:	6831      	ldr	r1, [r6, #0]
 8008310:	4605      	mov	r5, r0
 8008312:	b911      	cbnz	r1, 800831a <sbrk_aligned+0x12>
 8008314:	f000 f90e 	bl	8008534 <_sbrk_r>
 8008318:	6030      	str	r0, [r6, #0]
 800831a:	4621      	mov	r1, r4
 800831c:	4628      	mov	r0, r5
 800831e:	f000 f909 	bl	8008534 <_sbrk_r>
 8008322:	1c43      	adds	r3, r0, #1
 8008324:	d00a      	beq.n	800833c <sbrk_aligned+0x34>
 8008326:	1cc4      	adds	r4, r0, #3
 8008328:	f024 0403 	bic.w	r4, r4, #3
 800832c:	42a0      	cmp	r0, r4
 800832e:	d007      	beq.n	8008340 <sbrk_aligned+0x38>
 8008330:	1a21      	subs	r1, r4, r0
 8008332:	4628      	mov	r0, r5
 8008334:	f000 f8fe 	bl	8008534 <_sbrk_r>
 8008338:	3001      	adds	r0, #1
 800833a:	d101      	bne.n	8008340 <sbrk_aligned+0x38>
 800833c:	f04f 34ff 	mov.w	r4, #4294967295
 8008340:	4620      	mov	r0, r4
 8008342:	bd70      	pop	{r4, r5, r6, pc}
 8008344:	20002120 	.word	0x20002120

08008348 <_malloc_r>:
 8008348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800834c:	1ccd      	adds	r5, r1, #3
 800834e:	f025 0503 	bic.w	r5, r5, #3
 8008352:	3508      	adds	r5, #8
 8008354:	2d0c      	cmp	r5, #12
 8008356:	bf38      	it	cc
 8008358:	250c      	movcc	r5, #12
 800835a:	2d00      	cmp	r5, #0
 800835c:	4607      	mov	r7, r0
 800835e:	db01      	blt.n	8008364 <_malloc_r+0x1c>
 8008360:	42a9      	cmp	r1, r5
 8008362:	d905      	bls.n	8008370 <_malloc_r+0x28>
 8008364:	230c      	movs	r3, #12
 8008366:	603b      	str	r3, [r7, #0]
 8008368:	2600      	movs	r6, #0
 800836a:	4630      	mov	r0, r6
 800836c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008370:	4e2e      	ldr	r6, [pc, #184]	; (800842c <_malloc_r+0xe4>)
 8008372:	f000 fa49 	bl	8008808 <__malloc_lock>
 8008376:	6833      	ldr	r3, [r6, #0]
 8008378:	461c      	mov	r4, r3
 800837a:	bb34      	cbnz	r4, 80083ca <_malloc_r+0x82>
 800837c:	4629      	mov	r1, r5
 800837e:	4638      	mov	r0, r7
 8008380:	f7ff ffc2 	bl	8008308 <sbrk_aligned>
 8008384:	1c43      	adds	r3, r0, #1
 8008386:	4604      	mov	r4, r0
 8008388:	d14d      	bne.n	8008426 <_malloc_r+0xde>
 800838a:	6834      	ldr	r4, [r6, #0]
 800838c:	4626      	mov	r6, r4
 800838e:	2e00      	cmp	r6, #0
 8008390:	d140      	bne.n	8008414 <_malloc_r+0xcc>
 8008392:	6823      	ldr	r3, [r4, #0]
 8008394:	4631      	mov	r1, r6
 8008396:	4638      	mov	r0, r7
 8008398:	eb04 0803 	add.w	r8, r4, r3
 800839c:	f000 f8ca 	bl	8008534 <_sbrk_r>
 80083a0:	4580      	cmp	r8, r0
 80083a2:	d13a      	bne.n	800841a <_malloc_r+0xd2>
 80083a4:	6821      	ldr	r1, [r4, #0]
 80083a6:	3503      	adds	r5, #3
 80083a8:	1a6d      	subs	r5, r5, r1
 80083aa:	f025 0503 	bic.w	r5, r5, #3
 80083ae:	3508      	adds	r5, #8
 80083b0:	2d0c      	cmp	r5, #12
 80083b2:	bf38      	it	cc
 80083b4:	250c      	movcc	r5, #12
 80083b6:	4629      	mov	r1, r5
 80083b8:	4638      	mov	r0, r7
 80083ba:	f7ff ffa5 	bl	8008308 <sbrk_aligned>
 80083be:	3001      	adds	r0, #1
 80083c0:	d02b      	beq.n	800841a <_malloc_r+0xd2>
 80083c2:	6823      	ldr	r3, [r4, #0]
 80083c4:	442b      	add	r3, r5
 80083c6:	6023      	str	r3, [r4, #0]
 80083c8:	e00e      	b.n	80083e8 <_malloc_r+0xa0>
 80083ca:	6822      	ldr	r2, [r4, #0]
 80083cc:	1b52      	subs	r2, r2, r5
 80083ce:	d41e      	bmi.n	800840e <_malloc_r+0xc6>
 80083d0:	2a0b      	cmp	r2, #11
 80083d2:	d916      	bls.n	8008402 <_malloc_r+0xba>
 80083d4:	1961      	adds	r1, r4, r5
 80083d6:	42a3      	cmp	r3, r4
 80083d8:	6025      	str	r5, [r4, #0]
 80083da:	bf18      	it	ne
 80083dc:	6059      	strne	r1, [r3, #4]
 80083de:	6863      	ldr	r3, [r4, #4]
 80083e0:	bf08      	it	eq
 80083e2:	6031      	streq	r1, [r6, #0]
 80083e4:	5162      	str	r2, [r4, r5]
 80083e6:	604b      	str	r3, [r1, #4]
 80083e8:	4638      	mov	r0, r7
 80083ea:	f104 060b 	add.w	r6, r4, #11
 80083ee:	f000 fa11 	bl	8008814 <__malloc_unlock>
 80083f2:	f026 0607 	bic.w	r6, r6, #7
 80083f6:	1d23      	adds	r3, r4, #4
 80083f8:	1af2      	subs	r2, r6, r3
 80083fa:	d0b6      	beq.n	800836a <_malloc_r+0x22>
 80083fc:	1b9b      	subs	r3, r3, r6
 80083fe:	50a3      	str	r3, [r4, r2]
 8008400:	e7b3      	b.n	800836a <_malloc_r+0x22>
 8008402:	6862      	ldr	r2, [r4, #4]
 8008404:	42a3      	cmp	r3, r4
 8008406:	bf0c      	ite	eq
 8008408:	6032      	streq	r2, [r6, #0]
 800840a:	605a      	strne	r2, [r3, #4]
 800840c:	e7ec      	b.n	80083e8 <_malloc_r+0xa0>
 800840e:	4623      	mov	r3, r4
 8008410:	6864      	ldr	r4, [r4, #4]
 8008412:	e7b2      	b.n	800837a <_malloc_r+0x32>
 8008414:	4634      	mov	r4, r6
 8008416:	6876      	ldr	r6, [r6, #4]
 8008418:	e7b9      	b.n	800838e <_malloc_r+0x46>
 800841a:	230c      	movs	r3, #12
 800841c:	603b      	str	r3, [r7, #0]
 800841e:	4638      	mov	r0, r7
 8008420:	f000 f9f8 	bl	8008814 <__malloc_unlock>
 8008424:	e7a1      	b.n	800836a <_malloc_r+0x22>
 8008426:	6025      	str	r5, [r4, #0]
 8008428:	e7de      	b.n	80083e8 <_malloc_r+0xa0>
 800842a:	bf00      	nop
 800842c:	2000211c 	.word	0x2000211c

08008430 <iprintf>:
 8008430:	b40f      	push	{r0, r1, r2, r3}
 8008432:	4b0a      	ldr	r3, [pc, #40]	; (800845c <iprintf+0x2c>)
 8008434:	b513      	push	{r0, r1, r4, lr}
 8008436:	681c      	ldr	r4, [r3, #0]
 8008438:	b124      	cbz	r4, 8008444 <iprintf+0x14>
 800843a:	69a3      	ldr	r3, [r4, #24]
 800843c:	b913      	cbnz	r3, 8008444 <iprintf+0x14>
 800843e:	4620      	mov	r0, r4
 8008440:	f7ff fe32 	bl	80080a8 <__sinit>
 8008444:	ab05      	add	r3, sp, #20
 8008446:	9a04      	ldr	r2, [sp, #16]
 8008448:	68a1      	ldr	r1, [r4, #8]
 800844a:	9301      	str	r3, [sp, #4]
 800844c:	4620      	mov	r0, r4
 800844e:	f000 fb6d 	bl	8008b2c <_vfiprintf_r>
 8008452:	b002      	add	sp, #8
 8008454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008458:	b004      	add	sp, #16
 800845a:	4770      	bx	lr
 800845c:	20000010 	.word	0x20000010

08008460 <cleanup_glue>:
 8008460:	b538      	push	{r3, r4, r5, lr}
 8008462:	460c      	mov	r4, r1
 8008464:	6809      	ldr	r1, [r1, #0]
 8008466:	4605      	mov	r5, r0
 8008468:	b109      	cbz	r1, 800846e <cleanup_glue+0xe>
 800846a:	f7ff fff9 	bl	8008460 <cleanup_glue>
 800846e:	4621      	mov	r1, r4
 8008470:	4628      	mov	r0, r5
 8008472:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008476:	f7ff befb 	b.w	8008270 <_free_r>
	...

0800847c <_reclaim_reent>:
 800847c:	4b2c      	ldr	r3, [pc, #176]	; (8008530 <_reclaim_reent+0xb4>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4283      	cmp	r3, r0
 8008482:	b570      	push	{r4, r5, r6, lr}
 8008484:	4604      	mov	r4, r0
 8008486:	d051      	beq.n	800852c <_reclaim_reent+0xb0>
 8008488:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800848a:	b143      	cbz	r3, 800849e <_reclaim_reent+0x22>
 800848c:	68db      	ldr	r3, [r3, #12]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d14a      	bne.n	8008528 <_reclaim_reent+0xac>
 8008492:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008494:	6819      	ldr	r1, [r3, #0]
 8008496:	b111      	cbz	r1, 800849e <_reclaim_reent+0x22>
 8008498:	4620      	mov	r0, r4
 800849a:	f7ff fee9 	bl	8008270 <_free_r>
 800849e:	6961      	ldr	r1, [r4, #20]
 80084a0:	b111      	cbz	r1, 80084a8 <_reclaim_reent+0x2c>
 80084a2:	4620      	mov	r0, r4
 80084a4:	f7ff fee4 	bl	8008270 <_free_r>
 80084a8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80084aa:	b111      	cbz	r1, 80084b2 <_reclaim_reent+0x36>
 80084ac:	4620      	mov	r0, r4
 80084ae:	f7ff fedf 	bl	8008270 <_free_r>
 80084b2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80084b4:	b111      	cbz	r1, 80084bc <_reclaim_reent+0x40>
 80084b6:	4620      	mov	r0, r4
 80084b8:	f7ff feda 	bl	8008270 <_free_r>
 80084bc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80084be:	b111      	cbz	r1, 80084c6 <_reclaim_reent+0x4a>
 80084c0:	4620      	mov	r0, r4
 80084c2:	f7ff fed5 	bl	8008270 <_free_r>
 80084c6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80084c8:	b111      	cbz	r1, 80084d0 <_reclaim_reent+0x54>
 80084ca:	4620      	mov	r0, r4
 80084cc:	f7ff fed0 	bl	8008270 <_free_r>
 80084d0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80084d2:	b111      	cbz	r1, 80084da <_reclaim_reent+0x5e>
 80084d4:	4620      	mov	r0, r4
 80084d6:	f7ff fecb 	bl	8008270 <_free_r>
 80084da:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80084dc:	b111      	cbz	r1, 80084e4 <_reclaim_reent+0x68>
 80084de:	4620      	mov	r0, r4
 80084e0:	f7ff fec6 	bl	8008270 <_free_r>
 80084e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80084e6:	b111      	cbz	r1, 80084ee <_reclaim_reent+0x72>
 80084e8:	4620      	mov	r0, r4
 80084ea:	f7ff fec1 	bl	8008270 <_free_r>
 80084ee:	69a3      	ldr	r3, [r4, #24]
 80084f0:	b1e3      	cbz	r3, 800852c <_reclaim_reent+0xb0>
 80084f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80084f4:	4620      	mov	r0, r4
 80084f6:	4798      	blx	r3
 80084f8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80084fa:	b1b9      	cbz	r1, 800852c <_reclaim_reent+0xb0>
 80084fc:	4620      	mov	r0, r4
 80084fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008502:	f7ff bfad 	b.w	8008460 <cleanup_glue>
 8008506:	5949      	ldr	r1, [r1, r5]
 8008508:	b941      	cbnz	r1, 800851c <_reclaim_reent+0xa0>
 800850a:	3504      	adds	r5, #4
 800850c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800850e:	2d80      	cmp	r5, #128	; 0x80
 8008510:	68d9      	ldr	r1, [r3, #12]
 8008512:	d1f8      	bne.n	8008506 <_reclaim_reent+0x8a>
 8008514:	4620      	mov	r0, r4
 8008516:	f7ff feab 	bl	8008270 <_free_r>
 800851a:	e7ba      	b.n	8008492 <_reclaim_reent+0x16>
 800851c:	680e      	ldr	r6, [r1, #0]
 800851e:	4620      	mov	r0, r4
 8008520:	f7ff fea6 	bl	8008270 <_free_r>
 8008524:	4631      	mov	r1, r6
 8008526:	e7ef      	b.n	8008508 <_reclaim_reent+0x8c>
 8008528:	2500      	movs	r5, #0
 800852a:	e7ef      	b.n	800850c <_reclaim_reent+0x90>
 800852c:	bd70      	pop	{r4, r5, r6, pc}
 800852e:	bf00      	nop
 8008530:	20000010 	.word	0x20000010

08008534 <_sbrk_r>:
 8008534:	b538      	push	{r3, r4, r5, lr}
 8008536:	4d06      	ldr	r5, [pc, #24]	; (8008550 <_sbrk_r+0x1c>)
 8008538:	2300      	movs	r3, #0
 800853a:	4604      	mov	r4, r0
 800853c:	4608      	mov	r0, r1
 800853e:	602b      	str	r3, [r5, #0]
 8008540:	f7f9 f818 	bl	8001574 <_sbrk>
 8008544:	1c43      	adds	r3, r0, #1
 8008546:	d102      	bne.n	800854e <_sbrk_r+0x1a>
 8008548:	682b      	ldr	r3, [r5, #0]
 800854a:	b103      	cbz	r3, 800854e <_sbrk_r+0x1a>
 800854c:	6023      	str	r3, [r4, #0]
 800854e:	bd38      	pop	{r3, r4, r5, pc}
 8008550:	20002124 	.word	0x20002124

08008554 <siprintf>:
 8008554:	b40e      	push	{r1, r2, r3}
 8008556:	b500      	push	{lr}
 8008558:	b09c      	sub	sp, #112	; 0x70
 800855a:	ab1d      	add	r3, sp, #116	; 0x74
 800855c:	9002      	str	r0, [sp, #8]
 800855e:	9006      	str	r0, [sp, #24]
 8008560:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008564:	4809      	ldr	r0, [pc, #36]	; (800858c <siprintf+0x38>)
 8008566:	9107      	str	r1, [sp, #28]
 8008568:	9104      	str	r1, [sp, #16]
 800856a:	4909      	ldr	r1, [pc, #36]	; (8008590 <siprintf+0x3c>)
 800856c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008570:	9105      	str	r1, [sp, #20]
 8008572:	6800      	ldr	r0, [r0, #0]
 8008574:	9301      	str	r3, [sp, #4]
 8008576:	a902      	add	r1, sp, #8
 8008578:	f000 f9ae 	bl	80088d8 <_svfiprintf_r>
 800857c:	9b02      	ldr	r3, [sp, #8]
 800857e:	2200      	movs	r2, #0
 8008580:	701a      	strb	r2, [r3, #0]
 8008582:	b01c      	add	sp, #112	; 0x70
 8008584:	f85d eb04 	ldr.w	lr, [sp], #4
 8008588:	b003      	add	sp, #12
 800858a:	4770      	bx	lr
 800858c:	20000010 	.word	0x20000010
 8008590:	ffff0208 	.word	0xffff0208

08008594 <__sread>:
 8008594:	b510      	push	{r4, lr}
 8008596:	460c      	mov	r4, r1
 8008598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800859c:	f000 fd8a 	bl	80090b4 <_read_r>
 80085a0:	2800      	cmp	r0, #0
 80085a2:	bfab      	itete	ge
 80085a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80085a6:	89a3      	ldrhlt	r3, [r4, #12]
 80085a8:	181b      	addge	r3, r3, r0
 80085aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80085ae:	bfac      	ite	ge
 80085b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80085b2:	81a3      	strhlt	r3, [r4, #12]
 80085b4:	bd10      	pop	{r4, pc}

080085b6 <__swrite>:
 80085b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085ba:	461f      	mov	r7, r3
 80085bc:	898b      	ldrh	r3, [r1, #12]
 80085be:	05db      	lsls	r3, r3, #23
 80085c0:	4605      	mov	r5, r0
 80085c2:	460c      	mov	r4, r1
 80085c4:	4616      	mov	r6, r2
 80085c6:	d505      	bpl.n	80085d4 <__swrite+0x1e>
 80085c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085cc:	2302      	movs	r3, #2
 80085ce:	2200      	movs	r2, #0
 80085d0:	f000 f908 	bl	80087e4 <_lseek_r>
 80085d4:	89a3      	ldrh	r3, [r4, #12]
 80085d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80085de:	81a3      	strh	r3, [r4, #12]
 80085e0:	4632      	mov	r2, r6
 80085e2:	463b      	mov	r3, r7
 80085e4:	4628      	mov	r0, r5
 80085e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085ea:	f000 b817 	b.w	800861c <_write_r>

080085ee <__sseek>:
 80085ee:	b510      	push	{r4, lr}
 80085f0:	460c      	mov	r4, r1
 80085f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085f6:	f000 f8f5 	bl	80087e4 <_lseek_r>
 80085fa:	1c43      	adds	r3, r0, #1
 80085fc:	89a3      	ldrh	r3, [r4, #12]
 80085fe:	bf15      	itete	ne
 8008600:	6560      	strne	r0, [r4, #84]	; 0x54
 8008602:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008606:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800860a:	81a3      	strheq	r3, [r4, #12]
 800860c:	bf18      	it	ne
 800860e:	81a3      	strhne	r3, [r4, #12]
 8008610:	bd10      	pop	{r4, pc}

08008612 <__sclose>:
 8008612:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008616:	f000 b813 	b.w	8008640 <_close_r>
	...

0800861c <_write_r>:
 800861c:	b538      	push	{r3, r4, r5, lr}
 800861e:	4d07      	ldr	r5, [pc, #28]	; (800863c <_write_r+0x20>)
 8008620:	4604      	mov	r4, r0
 8008622:	4608      	mov	r0, r1
 8008624:	4611      	mov	r1, r2
 8008626:	2200      	movs	r2, #0
 8008628:	602a      	str	r2, [r5, #0]
 800862a:	461a      	mov	r2, r3
 800862c:	f7f8 ff51 	bl	80014d2 <_write>
 8008630:	1c43      	adds	r3, r0, #1
 8008632:	d102      	bne.n	800863a <_write_r+0x1e>
 8008634:	682b      	ldr	r3, [r5, #0]
 8008636:	b103      	cbz	r3, 800863a <_write_r+0x1e>
 8008638:	6023      	str	r3, [r4, #0]
 800863a:	bd38      	pop	{r3, r4, r5, pc}
 800863c:	20002124 	.word	0x20002124

08008640 <_close_r>:
 8008640:	b538      	push	{r3, r4, r5, lr}
 8008642:	4d06      	ldr	r5, [pc, #24]	; (800865c <_close_r+0x1c>)
 8008644:	2300      	movs	r3, #0
 8008646:	4604      	mov	r4, r0
 8008648:	4608      	mov	r0, r1
 800864a:	602b      	str	r3, [r5, #0]
 800864c:	f7f8 ff5d 	bl	800150a <_close>
 8008650:	1c43      	adds	r3, r0, #1
 8008652:	d102      	bne.n	800865a <_close_r+0x1a>
 8008654:	682b      	ldr	r3, [r5, #0]
 8008656:	b103      	cbz	r3, 800865a <_close_r+0x1a>
 8008658:	6023      	str	r3, [r4, #0]
 800865a:	bd38      	pop	{r3, r4, r5, pc}
 800865c:	20002124 	.word	0x20002124

08008660 <__sflush_r>:
 8008660:	898a      	ldrh	r2, [r1, #12]
 8008662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008666:	4605      	mov	r5, r0
 8008668:	0710      	lsls	r0, r2, #28
 800866a:	460c      	mov	r4, r1
 800866c:	d458      	bmi.n	8008720 <__sflush_r+0xc0>
 800866e:	684b      	ldr	r3, [r1, #4]
 8008670:	2b00      	cmp	r3, #0
 8008672:	dc05      	bgt.n	8008680 <__sflush_r+0x20>
 8008674:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008676:	2b00      	cmp	r3, #0
 8008678:	dc02      	bgt.n	8008680 <__sflush_r+0x20>
 800867a:	2000      	movs	r0, #0
 800867c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008680:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008682:	2e00      	cmp	r6, #0
 8008684:	d0f9      	beq.n	800867a <__sflush_r+0x1a>
 8008686:	2300      	movs	r3, #0
 8008688:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800868c:	682f      	ldr	r7, [r5, #0]
 800868e:	602b      	str	r3, [r5, #0]
 8008690:	d032      	beq.n	80086f8 <__sflush_r+0x98>
 8008692:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008694:	89a3      	ldrh	r3, [r4, #12]
 8008696:	075a      	lsls	r2, r3, #29
 8008698:	d505      	bpl.n	80086a6 <__sflush_r+0x46>
 800869a:	6863      	ldr	r3, [r4, #4]
 800869c:	1ac0      	subs	r0, r0, r3
 800869e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80086a0:	b10b      	cbz	r3, 80086a6 <__sflush_r+0x46>
 80086a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086a4:	1ac0      	subs	r0, r0, r3
 80086a6:	2300      	movs	r3, #0
 80086a8:	4602      	mov	r2, r0
 80086aa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086ac:	6a21      	ldr	r1, [r4, #32]
 80086ae:	4628      	mov	r0, r5
 80086b0:	47b0      	blx	r6
 80086b2:	1c43      	adds	r3, r0, #1
 80086b4:	89a3      	ldrh	r3, [r4, #12]
 80086b6:	d106      	bne.n	80086c6 <__sflush_r+0x66>
 80086b8:	6829      	ldr	r1, [r5, #0]
 80086ba:	291d      	cmp	r1, #29
 80086bc:	d82c      	bhi.n	8008718 <__sflush_r+0xb8>
 80086be:	4a2a      	ldr	r2, [pc, #168]	; (8008768 <__sflush_r+0x108>)
 80086c0:	40ca      	lsrs	r2, r1
 80086c2:	07d6      	lsls	r6, r2, #31
 80086c4:	d528      	bpl.n	8008718 <__sflush_r+0xb8>
 80086c6:	2200      	movs	r2, #0
 80086c8:	6062      	str	r2, [r4, #4]
 80086ca:	04d9      	lsls	r1, r3, #19
 80086cc:	6922      	ldr	r2, [r4, #16]
 80086ce:	6022      	str	r2, [r4, #0]
 80086d0:	d504      	bpl.n	80086dc <__sflush_r+0x7c>
 80086d2:	1c42      	adds	r2, r0, #1
 80086d4:	d101      	bne.n	80086da <__sflush_r+0x7a>
 80086d6:	682b      	ldr	r3, [r5, #0]
 80086d8:	b903      	cbnz	r3, 80086dc <__sflush_r+0x7c>
 80086da:	6560      	str	r0, [r4, #84]	; 0x54
 80086dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086de:	602f      	str	r7, [r5, #0]
 80086e0:	2900      	cmp	r1, #0
 80086e2:	d0ca      	beq.n	800867a <__sflush_r+0x1a>
 80086e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80086e8:	4299      	cmp	r1, r3
 80086ea:	d002      	beq.n	80086f2 <__sflush_r+0x92>
 80086ec:	4628      	mov	r0, r5
 80086ee:	f7ff fdbf 	bl	8008270 <_free_r>
 80086f2:	2000      	movs	r0, #0
 80086f4:	6360      	str	r0, [r4, #52]	; 0x34
 80086f6:	e7c1      	b.n	800867c <__sflush_r+0x1c>
 80086f8:	6a21      	ldr	r1, [r4, #32]
 80086fa:	2301      	movs	r3, #1
 80086fc:	4628      	mov	r0, r5
 80086fe:	47b0      	blx	r6
 8008700:	1c41      	adds	r1, r0, #1
 8008702:	d1c7      	bne.n	8008694 <__sflush_r+0x34>
 8008704:	682b      	ldr	r3, [r5, #0]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d0c4      	beq.n	8008694 <__sflush_r+0x34>
 800870a:	2b1d      	cmp	r3, #29
 800870c:	d001      	beq.n	8008712 <__sflush_r+0xb2>
 800870e:	2b16      	cmp	r3, #22
 8008710:	d101      	bne.n	8008716 <__sflush_r+0xb6>
 8008712:	602f      	str	r7, [r5, #0]
 8008714:	e7b1      	b.n	800867a <__sflush_r+0x1a>
 8008716:	89a3      	ldrh	r3, [r4, #12]
 8008718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800871c:	81a3      	strh	r3, [r4, #12]
 800871e:	e7ad      	b.n	800867c <__sflush_r+0x1c>
 8008720:	690f      	ldr	r7, [r1, #16]
 8008722:	2f00      	cmp	r7, #0
 8008724:	d0a9      	beq.n	800867a <__sflush_r+0x1a>
 8008726:	0793      	lsls	r3, r2, #30
 8008728:	680e      	ldr	r6, [r1, #0]
 800872a:	bf08      	it	eq
 800872c:	694b      	ldreq	r3, [r1, #20]
 800872e:	600f      	str	r7, [r1, #0]
 8008730:	bf18      	it	ne
 8008732:	2300      	movne	r3, #0
 8008734:	eba6 0807 	sub.w	r8, r6, r7
 8008738:	608b      	str	r3, [r1, #8]
 800873a:	f1b8 0f00 	cmp.w	r8, #0
 800873e:	dd9c      	ble.n	800867a <__sflush_r+0x1a>
 8008740:	6a21      	ldr	r1, [r4, #32]
 8008742:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008744:	4643      	mov	r3, r8
 8008746:	463a      	mov	r2, r7
 8008748:	4628      	mov	r0, r5
 800874a:	47b0      	blx	r6
 800874c:	2800      	cmp	r0, #0
 800874e:	dc06      	bgt.n	800875e <__sflush_r+0xfe>
 8008750:	89a3      	ldrh	r3, [r4, #12]
 8008752:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008756:	81a3      	strh	r3, [r4, #12]
 8008758:	f04f 30ff 	mov.w	r0, #4294967295
 800875c:	e78e      	b.n	800867c <__sflush_r+0x1c>
 800875e:	4407      	add	r7, r0
 8008760:	eba8 0800 	sub.w	r8, r8, r0
 8008764:	e7e9      	b.n	800873a <__sflush_r+0xda>
 8008766:	bf00      	nop
 8008768:	20400001 	.word	0x20400001

0800876c <_fflush_r>:
 800876c:	b538      	push	{r3, r4, r5, lr}
 800876e:	690b      	ldr	r3, [r1, #16]
 8008770:	4605      	mov	r5, r0
 8008772:	460c      	mov	r4, r1
 8008774:	b913      	cbnz	r3, 800877c <_fflush_r+0x10>
 8008776:	2500      	movs	r5, #0
 8008778:	4628      	mov	r0, r5
 800877a:	bd38      	pop	{r3, r4, r5, pc}
 800877c:	b118      	cbz	r0, 8008786 <_fflush_r+0x1a>
 800877e:	6983      	ldr	r3, [r0, #24]
 8008780:	b90b      	cbnz	r3, 8008786 <_fflush_r+0x1a>
 8008782:	f7ff fc91 	bl	80080a8 <__sinit>
 8008786:	4b14      	ldr	r3, [pc, #80]	; (80087d8 <_fflush_r+0x6c>)
 8008788:	429c      	cmp	r4, r3
 800878a:	d11b      	bne.n	80087c4 <_fflush_r+0x58>
 800878c:	686c      	ldr	r4, [r5, #4]
 800878e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d0ef      	beq.n	8008776 <_fflush_r+0xa>
 8008796:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008798:	07d0      	lsls	r0, r2, #31
 800879a:	d404      	bmi.n	80087a6 <_fflush_r+0x3a>
 800879c:	0599      	lsls	r1, r3, #22
 800879e:	d402      	bmi.n	80087a6 <_fflush_r+0x3a>
 80087a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087a2:	f7ff fd44 	bl	800822e <__retarget_lock_acquire_recursive>
 80087a6:	4628      	mov	r0, r5
 80087a8:	4621      	mov	r1, r4
 80087aa:	f7ff ff59 	bl	8008660 <__sflush_r>
 80087ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087b0:	07da      	lsls	r2, r3, #31
 80087b2:	4605      	mov	r5, r0
 80087b4:	d4e0      	bmi.n	8008778 <_fflush_r+0xc>
 80087b6:	89a3      	ldrh	r3, [r4, #12]
 80087b8:	059b      	lsls	r3, r3, #22
 80087ba:	d4dd      	bmi.n	8008778 <_fflush_r+0xc>
 80087bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087be:	f7ff fd37 	bl	8008230 <__retarget_lock_release_recursive>
 80087c2:	e7d9      	b.n	8008778 <_fflush_r+0xc>
 80087c4:	4b05      	ldr	r3, [pc, #20]	; (80087dc <_fflush_r+0x70>)
 80087c6:	429c      	cmp	r4, r3
 80087c8:	d101      	bne.n	80087ce <_fflush_r+0x62>
 80087ca:	68ac      	ldr	r4, [r5, #8]
 80087cc:	e7df      	b.n	800878e <_fflush_r+0x22>
 80087ce:	4b04      	ldr	r3, [pc, #16]	; (80087e0 <_fflush_r+0x74>)
 80087d0:	429c      	cmp	r4, r3
 80087d2:	bf08      	it	eq
 80087d4:	68ec      	ldreq	r4, [r5, #12]
 80087d6:	e7da      	b.n	800878e <_fflush_r+0x22>
 80087d8:	080094f8 	.word	0x080094f8
 80087dc:	08009518 	.word	0x08009518
 80087e0:	080094d8 	.word	0x080094d8

080087e4 <_lseek_r>:
 80087e4:	b538      	push	{r3, r4, r5, lr}
 80087e6:	4d07      	ldr	r5, [pc, #28]	; (8008804 <_lseek_r+0x20>)
 80087e8:	4604      	mov	r4, r0
 80087ea:	4608      	mov	r0, r1
 80087ec:	4611      	mov	r1, r2
 80087ee:	2200      	movs	r2, #0
 80087f0:	602a      	str	r2, [r5, #0]
 80087f2:	461a      	mov	r2, r3
 80087f4:	f7f8 feb0 	bl	8001558 <_lseek>
 80087f8:	1c43      	adds	r3, r0, #1
 80087fa:	d102      	bne.n	8008802 <_lseek_r+0x1e>
 80087fc:	682b      	ldr	r3, [r5, #0]
 80087fe:	b103      	cbz	r3, 8008802 <_lseek_r+0x1e>
 8008800:	6023      	str	r3, [r4, #0]
 8008802:	bd38      	pop	{r3, r4, r5, pc}
 8008804:	20002124 	.word	0x20002124

08008808 <__malloc_lock>:
 8008808:	4801      	ldr	r0, [pc, #4]	; (8008810 <__malloc_lock+0x8>)
 800880a:	f7ff bd10 	b.w	800822e <__retarget_lock_acquire_recursive>
 800880e:	bf00      	nop
 8008810:	20002118 	.word	0x20002118

08008814 <__malloc_unlock>:
 8008814:	4801      	ldr	r0, [pc, #4]	; (800881c <__malloc_unlock+0x8>)
 8008816:	f7ff bd0b 	b.w	8008230 <__retarget_lock_release_recursive>
 800881a:	bf00      	nop
 800881c:	20002118 	.word	0x20002118

08008820 <__ssputs_r>:
 8008820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008824:	688e      	ldr	r6, [r1, #8]
 8008826:	429e      	cmp	r6, r3
 8008828:	4682      	mov	sl, r0
 800882a:	460c      	mov	r4, r1
 800882c:	4690      	mov	r8, r2
 800882e:	461f      	mov	r7, r3
 8008830:	d838      	bhi.n	80088a4 <__ssputs_r+0x84>
 8008832:	898a      	ldrh	r2, [r1, #12]
 8008834:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008838:	d032      	beq.n	80088a0 <__ssputs_r+0x80>
 800883a:	6825      	ldr	r5, [r4, #0]
 800883c:	6909      	ldr	r1, [r1, #16]
 800883e:	eba5 0901 	sub.w	r9, r5, r1
 8008842:	6965      	ldr	r5, [r4, #20]
 8008844:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008848:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800884c:	3301      	adds	r3, #1
 800884e:	444b      	add	r3, r9
 8008850:	106d      	asrs	r5, r5, #1
 8008852:	429d      	cmp	r5, r3
 8008854:	bf38      	it	cc
 8008856:	461d      	movcc	r5, r3
 8008858:	0553      	lsls	r3, r2, #21
 800885a:	d531      	bpl.n	80088c0 <__ssputs_r+0xa0>
 800885c:	4629      	mov	r1, r5
 800885e:	f7ff fd73 	bl	8008348 <_malloc_r>
 8008862:	4606      	mov	r6, r0
 8008864:	b950      	cbnz	r0, 800887c <__ssputs_r+0x5c>
 8008866:	230c      	movs	r3, #12
 8008868:	f8ca 3000 	str.w	r3, [sl]
 800886c:	89a3      	ldrh	r3, [r4, #12]
 800886e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008872:	81a3      	strh	r3, [r4, #12]
 8008874:	f04f 30ff 	mov.w	r0, #4294967295
 8008878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800887c:	6921      	ldr	r1, [r4, #16]
 800887e:	464a      	mov	r2, r9
 8008880:	f7ff fce0 	bl	8008244 <memcpy>
 8008884:	89a3      	ldrh	r3, [r4, #12]
 8008886:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800888a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800888e:	81a3      	strh	r3, [r4, #12]
 8008890:	6126      	str	r6, [r4, #16]
 8008892:	6165      	str	r5, [r4, #20]
 8008894:	444e      	add	r6, r9
 8008896:	eba5 0509 	sub.w	r5, r5, r9
 800889a:	6026      	str	r6, [r4, #0]
 800889c:	60a5      	str	r5, [r4, #8]
 800889e:	463e      	mov	r6, r7
 80088a0:	42be      	cmp	r6, r7
 80088a2:	d900      	bls.n	80088a6 <__ssputs_r+0x86>
 80088a4:	463e      	mov	r6, r7
 80088a6:	6820      	ldr	r0, [r4, #0]
 80088a8:	4632      	mov	r2, r6
 80088aa:	4641      	mov	r1, r8
 80088ac:	f000 fd3a 	bl	8009324 <memmove>
 80088b0:	68a3      	ldr	r3, [r4, #8]
 80088b2:	1b9b      	subs	r3, r3, r6
 80088b4:	60a3      	str	r3, [r4, #8]
 80088b6:	6823      	ldr	r3, [r4, #0]
 80088b8:	4433      	add	r3, r6
 80088ba:	6023      	str	r3, [r4, #0]
 80088bc:	2000      	movs	r0, #0
 80088be:	e7db      	b.n	8008878 <__ssputs_r+0x58>
 80088c0:	462a      	mov	r2, r5
 80088c2:	f000 fd49 	bl	8009358 <_realloc_r>
 80088c6:	4606      	mov	r6, r0
 80088c8:	2800      	cmp	r0, #0
 80088ca:	d1e1      	bne.n	8008890 <__ssputs_r+0x70>
 80088cc:	6921      	ldr	r1, [r4, #16]
 80088ce:	4650      	mov	r0, sl
 80088d0:	f7ff fcce 	bl	8008270 <_free_r>
 80088d4:	e7c7      	b.n	8008866 <__ssputs_r+0x46>
	...

080088d8 <_svfiprintf_r>:
 80088d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088dc:	4698      	mov	r8, r3
 80088de:	898b      	ldrh	r3, [r1, #12]
 80088e0:	061b      	lsls	r3, r3, #24
 80088e2:	b09d      	sub	sp, #116	; 0x74
 80088e4:	4607      	mov	r7, r0
 80088e6:	460d      	mov	r5, r1
 80088e8:	4614      	mov	r4, r2
 80088ea:	d50e      	bpl.n	800890a <_svfiprintf_r+0x32>
 80088ec:	690b      	ldr	r3, [r1, #16]
 80088ee:	b963      	cbnz	r3, 800890a <_svfiprintf_r+0x32>
 80088f0:	2140      	movs	r1, #64	; 0x40
 80088f2:	f7ff fd29 	bl	8008348 <_malloc_r>
 80088f6:	6028      	str	r0, [r5, #0]
 80088f8:	6128      	str	r0, [r5, #16]
 80088fa:	b920      	cbnz	r0, 8008906 <_svfiprintf_r+0x2e>
 80088fc:	230c      	movs	r3, #12
 80088fe:	603b      	str	r3, [r7, #0]
 8008900:	f04f 30ff 	mov.w	r0, #4294967295
 8008904:	e0d1      	b.n	8008aaa <_svfiprintf_r+0x1d2>
 8008906:	2340      	movs	r3, #64	; 0x40
 8008908:	616b      	str	r3, [r5, #20]
 800890a:	2300      	movs	r3, #0
 800890c:	9309      	str	r3, [sp, #36]	; 0x24
 800890e:	2320      	movs	r3, #32
 8008910:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008914:	f8cd 800c 	str.w	r8, [sp, #12]
 8008918:	2330      	movs	r3, #48	; 0x30
 800891a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008ac4 <_svfiprintf_r+0x1ec>
 800891e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008922:	f04f 0901 	mov.w	r9, #1
 8008926:	4623      	mov	r3, r4
 8008928:	469a      	mov	sl, r3
 800892a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800892e:	b10a      	cbz	r2, 8008934 <_svfiprintf_r+0x5c>
 8008930:	2a25      	cmp	r2, #37	; 0x25
 8008932:	d1f9      	bne.n	8008928 <_svfiprintf_r+0x50>
 8008934:	ebba 0b04 	subs.w	fp, sl, r4
 8008938:	d00b      	beq.n	8008952 <_svfiprintf_r+0x7a>
 800893a:	465b      	mov	r3, fp
 800893c:	4622      	mov	r2, r4
 800893e:	4629      	mov	r1, r5
 8008940:	4638      	mov	r0, r7
 8008942:	f7ff ff6d 	bl	8008820 <__ssputs_r>
 8008946:	3001      	adds	r0, #1
 8008948:	f000 80aa 	beq.w	8008aa0 <_svfiprintf_r+0x1c8>
 800894c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800894e:	445a      	add	r2, fp
 8008950:	9209      	str	r2, [sp, #36]	; 0x24
 8008952:	f89a 3000 	ldrb.w	r3, [sl]
 8008956:	2b00      	cmp	r3, #0
 8008958:	f000 80a2 	beq.w	8008aa0 <_svfiprintf_r+0x1c8>
 800895c:	2300      	movs	r3, #0
 800895e:	f04f 32ff 	mov.w	r2, #4294967295
 8008962:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008966:	f10a 0a01 	add.w	sl, sl, #1
 800896a:	9304      	str	r3, [sp, #16]
 800896c:	9307      	str	r3, [sp, #28]
 800896e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008972:	931a      	str	r3, [sp, #104]	; 0x68
 8008974:	4654      	mov	r4, sl
 8008976:	2205      	movs	r2, #5
 8008978:	f814 1b01 	ldrb.w	r1, [r4], #1
 800897c:	4851      	ldr	r0, [pc, #324]	; (8008ac4 <_svfiprintf_r+0x1ec>)
 800897e:	f7f7 fc27 	bl	80001d0 <memchr>
 8008982:	9a04      	ldr	r2, [sp, #16]
 8008984:	b9d8      	cbnz	r0, 80089be <_svfiprintf_r+0xe6>
 8008986:	06d0      	lsls	r0, r2, #27
 8008988:	bf44      	itt	mi
 800898a:	2320      	movmi	r3, #32
 800898c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008990:	0711      	lsls	r1, r2, #28
 8008992:	bf44      	itt	mi
 8008994:	232b      	movmi	r3, #43	; 0x2b
 8008996:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800899a:	f89a 3000 	ldrb.w	r3, [sl]
 800899e:	2b2a      	cmp	r3, #42	; 0x2a
 80089a0:	d015      	beq.n	80089ce <_svfiprintf_r+0xf6>
 80089a2:	9a07      	ldr	r2, [sp, #28]
 80089a4:	4654      	mov	r4, sl
 80089a6:	2000      	movs	r0, #0
 80089a8:	f04f 0c0a 	mov.w	ip, #10
 80089ac:	4621      	mov	r1, r4
 80089ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089b2:	3b30      	subs	r3, #48	; 0x30
 80089b4:	2b09      	cmp	r3, #9
 80089b6:	d94e      	bls.n	8008a56 <_svfiprintf_r+0x17e>
 80089b8:	b1b0      	cbz	r0, 80089e8 <_svfiprintf_r+0x110>
 80089ba:	9207      	str	r2, [sp, #28]
 80089bc:	e014      	b.n	80089e8 <_svfiprintf_r+0x110>
 80089be:	eba0 0308 	sub.w	r3, r0, r8
 80089c2:	fa09 f303 	lsl.w	r3, r9, r3
 80089c6:	4313      	orrs	r3, r2
 80089c8:	9304      	str	r3, [sp, #16]
 80089ca:	46a2      	mov	sl, r4
 80089cc:	e7d2      	b.n	8008974 <_svfiprintf_r+0x9c>
 80089ce:	9b03      	ldr	r3, [sp, #12]
 80089d0:	1d19      	adds	r1, r3, #4
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	9103      	str	r1, [sp, #12]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	bfbb      	ittet	lt
 80089da:	425b      	neglt	r3, r3
 80089dc:	f042 0202 	orrlt.w	r2, r2, #2
 80089e0:	9307      	strge	r3, [sp, #28]
 80089e2:	9307      	strlt	r3, [sp, #28]
 80089e4:	bfb8      	it	lt
 80089e6:	9204      	strlt	r2, [sp, #16]
 80089e8:	7823      	ldrb	r3, [r4, #0]
 80089ea:	2b2e      	cmp	r3, #46	; 0x2e
 80089ec:	d10c      	bne.n	8008a08 <_svfiprintf_r+0x130>
 80089ee:	7863      	ldrb	r3, [r4, #1]
 80089f0:	2b2a      	cmp	r3, #42	; 0x2a
 80089f2:	d135      	bne.n	8008a60 <_svfiprintf_r+0x188>
 80089f4:	9b03      	ldr	r3, [sp, #12]
 80089f6:	1d1a      	adds	r2, r3, #4
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	9203      	str	r2, [sp, #12]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	bfb8      	it	lt
 8008a00:	f04f 33ff 	movlt.w	r3, #4294967295
 8008a04:	3402      	adds	r4, #2
 8008a06:	9305      	str	r3, [sp, #20]
 8008a08:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008ad4 <_svfiprintf_r+0x1fc>
 8008a0c:	7821      	ldrb	r1, [r4, #0]
 8008a0e:	2203      	movs	r2, #3
 8008a10:	4650      	mov	r0, sl
 8008a12:	f7f7 fbdd 	bl	80001d0 <memchr>
 8008a16:	b140      	cbz	r0, 8008a2a <_svfiprintf_r+0x152>
 8008a18:	2340      	movs	r3, #64	; 0x40
 8008a1a:	eba0 000a 	sub.w	r0, r0, sl
 8008a1e:	fa03 f000 	lsl.w	r0, r3, r0
 8008a22:	9b04      	ldr	r3, [sp, #16]
 8008a24:	4303      	orrs	r3, r0
 8008a26:	3401      	adds	r4, #1
 8008a28:	9304      	str	r3, [sp, #16]
 8008a2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a2e:	4826      	ldr	r0, [pc, #152]	; (8008ac8 <_svfiprintf_r+0x1f0>)
 8008a30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a34:	2206      	movs	r2, #6
 8008a36:	f7f7 fbcb 	bl	80001d0 <memchr>
 8008a3a:	2800      	cmp	r0, #0
 8008a3c:	d038      	beq.n	8008ab0 <_svfiprintf_r+0x1d8>
 8008a3e:	4b23      	ldr	r3, [pc, #140]	; (8008acc <_svfiprintf_r+0x1f4>)
 8008a40:	bb1b      	cbnz	r3, 8008a8a <_svfiprintf_r+0x1b2>
 8008a42:	9b03      	ldr	r3, [sp, #12]
 8008a44:	3307      	adds	r3, #7
 8008a46:	f023 0307 	bic.w	r3, r3, #7
 8008a4a:	3308      	adds	r3, #8
 8008a4c:	9303      	str	r3, [sp, #12]
 8008a4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a50:	4433      	add	r3, r6
 8008a52:	9309      	str	r3, [sp, #36]	; 0x24
 8008a54:	e767      	b.n	8008926 <_svfiprintf_r+0x4e>
 8008a56:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a5a:	460c      	mov	r4, r1
 8008a5c:	2001      	movs	r0, #1
 8008a5e:	e7a5      	b.n	80089ac <_svfiprintf_r+0xd4>
 8008a60:	2300      	movs	r3, #0
 8008a62:	3401      	adds	r4, #1
 8008a64:	9305      	str	r3, [sp, #20]
 8008a66:	4619      	mov	r1, r3
 8008a68:	f04f 0c0a 	mov.w	ip, #10
 8008a6c:	4620      	mov	r0, r4
 8008a6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a72:	3a30      	subs	r2, #48	; 0x30
 8008a74:	2a09      	cmp	r2, #9
 8008a76:	d903      	bls.n	8008a80 <_svfiprintf_r+0x1a8>
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d0c5      	beq.n	8008a08 <_svfiprintf_r+0x130>
 8008a7c:	9105      	str	r1, [sp, #20]
 8008a7e:	e7c3      	b.n	8008a08 <_svfiprintf_r+0x130>
 8008a80:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a84:	4604      	mov	r4, r0
 8008a86:	2301      	movs	r3, #1
 8008a88:	e7f0      	b.n	8008a6c <_svfiprintf_r+0x194>
 8008a8a:	ab03      	add	r3, sp, #12
 8008a8c:	9300      	str	r3, [sp, #0]
 8008a8e:	462a      	mov	r2, r5
 8008a90:	4b0f      	ldr	r3, [pc, #60]	; (8008ad0 <_svfiprintf_r+0x1f8>)
 8008a92:	a904      	add	r1, sp, #16
 8008a94:	4638      	mov	r0, r7
 8008a96:	f3af 8000 	nop.w
 8008a9a:	1c42      	adds	r2, r0, #1
 8008a9c:	4606      	mov	r6, r0
 8008a9e:	d1d6      	bne.n	8008a4e <_svfiprintf_r+0x176>
 8008aa0:	89ab      	ldrh	r3, [r5, #12]
 8008aa2:	065b      	lsls	r3, r3, #25
 8008aa4:	f53f af2c 	bmi.w	8008900 <_svfiprintf_r+0x28>
 8008aa8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008aaa:	b01d      	add	sp, #116	; 0x74
 8008aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ab0:	ab03      	add	r3, sp, #12
 8008ab2:	9300      	str	r3, [sp, #0]
 8008ab4:	462a      	mov	r2, r5
 8008ab6:	4b06      	ldr	r3, [pc, #24]	; (8008ad0 <_svfiprintf_r+0x1f8>)
 8008ab8:	a904      	add	r1, sp, #16
 8008aba:	4638      	mov	r0, r7
 8008abc:	f000 f9d4 	bl	8008e68 <_printf_i>
 8008ac0:	e7eb      	b.n	8008a9a <_svfiprintf_r+0x1c2>
 8008ac2:	bf00      	nop
 8008ac4:	0800953c 	.word	0x0800953c
 8008ac8:	08009546 	.word	0x08009546
 8008acc:	00000000 	.word	0x00000000
 8008ad0:	08008821 	.word	0x08008821
 8008ad4:	08009542 	.word	0x08009542

08008ad8 <__sfputc_r>:
 8008ad8:	6893      	ldr	r3, [r2, #8]
 8008ada:	3b01      	subs	r3, #1
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	b410      	push	{r4}
 8008ae0:	6093      	str	r3, [r2, #8]
 8008ae2:	da08      	bge.n	8008af6 <__sfputc_r+0x1e>
 8008ae4:	6994      	ldr	r4, [r2, #24]
 8008ae6:	42a3      	cmp	r3, r4
 8008ae8:	db01      	blt.n	8008aee <__sfputc_r+0x16>
 8008aea:	290a      	cmp	r1, #10
 8008aec:	d103      	bne.n	8008af6 <__sfputc_r+0x1e>
 8008aee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008af2:	f000 baf1 	b.w	80090d8 <__swbuf_r>
 8008af6:	6813      	ldr	r3, [r2, #0]
 8008af8:	1c58      	adds	r0, r3, #1
 8008afa:	6010      	str	r0, [r2, #0]
 8008afc:	7019      	strb	r1, [r3, #0]
 8008afe:	4608      	mov	r0, r1
 8008b00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b04:	4770      	bx	lr

08008b06 <__sfputs_r>:
 8008b06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b08:	4606      	mov	r6, r0
 8008b0a:	460f      	mov	r7, r1
 8008b0c:	4614      	mov	r4, r2
 8008b0e:	18d5      	adds	r5, r2, r3
 8008b10:	42ac      	cmp	r4, r5
 8008b12:	d101      	bne.n	8008b18 <__sfputs_r+0x12>
 8008b14:	2000      	movs	r0, #0
 8008b16:	e007      	b.n	8008b28 <__sfputs_r+0x22>
 8008b18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b1c:	463a      	mov	r2, r7
 8008b1e:	4630      	mov	r0, r6
 8008b20:	f7ff ffda 	bl	8008ad8 <__sfputc_r>
 8008b24:	1c43      	adds	r3, r0, #1
 8008b26:	d1f3      	bne.n	8008b10 <__sfputs_r+0xa>
 8008b28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008b2c <_vfiprintf_r>:
 8008b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b30:	460d      	mov	r5, r1
 8008b32:	b09d      	sub	sp, #116	; 0x74
 8008b34:	4614      	mov	r4, r2
 8008b36:	4698      	mov	r8, r3
 8008b38:	4606      	mov	r6, r0
 8008b3a:	b118      	cbz	r0, 8008b44 <_vfiprintf_r+0x18>
 8008b3c:	6983      	ldr	r3, [r0, #24]
 8008b3e:	b90b      	cbnz	r3, 8008b44 <_vfiprintf_r+0x18>
 8008b40:	f7ff fab2 	bl	80080a8 <__sinit>
 8008b44:	4b89      	ldr	r3, [pc, #548]	; (8008d6c <_vfiprintf_r+0x240>)
 8008b46:	429d      	cmp	r5, r3
 8008b48:	d11b      	bne.n	8008b82 <_vfiprintf_r+0x56>
 8008b4a:	6875      	ldr	r5, [r6, #4]
 8008b4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b4e:	07d9      	lsls	r1, r3, #31
 8008b50:	d405      	bmi.n	8008b5e <_vfiprintf_r+0x32>
 8008b52:	89ab      	ldrh	r3, [r5, #12]
 8008b54:	059a      	lsls	r2, r3, #22
 8008b56:	d402      	bmi.n	8008b5e <_vfiprintf_r+0x32>
 8008b58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b5a:	f7ff fb68 	bl	800822e <__retarget_lock_acquire_recursive>
 8008b5e:	89ab      	ldrh	r3, [r5, #12]
 8008b60:	071b      	lsls	r3, r3, #28
 8008b62:	d501      	bpl.n	8008b68 <_vfiprintf_r+0x3c>
 8008b64:	692b      	ldr	r3, [r5, #16]
 8008b66:	b9eb      	cbnz	r3, 8008ba4 <_vfiprintf_r+0x78>
 8008b68:	4629      	mov	r1, r5
 8008b6a:	4630      	mov	r0, r6
 8008b6c:	f000 fb06 	bl	800917c <__swsetup_r>
 8008b70:	b1c0      	cbz	r0, 8008ba4 <_vfiprintf_r+0x78>
 8008b72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b74:	07dc      	lsls	r4, r3, #31
 8008b76:	d50e      	bpl.n	8008b96 <_vfiprintf_r+0x6a>
 8008b78:	f04f 30ff 	mov.w	r0, #4294967295
 8008b7c:	b01d      	add	sp, #116	; 0x74
 8008b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b82:	4b7b      	ldr	r3, [pc, #492]	; (8008d70 <_vfiprintf_r+0x244>)
 8008b84:	429d      	cmp	r5, r3
 8008b86:	d101      	bne.n	8008b8c <_vfiprintf_r+0x60>
 8008b88:	68b5      	ldr	r5, [r6, #8]
 8008b8a:	e7df      	b.n	8008b4c <_vfiprintf_r+0x20>
 8008b8c:	4b79      	ldr	r3, [pc, #484]	; (8008d74 <_vfiprintf_r+0x248>)
 8008b8e:	429d      	cmp	r5, r3
 8008b90:	bf08      	it	eq
 8008b92:	68f5      	ldreq	r5, [r6, #12]
 8008b94:	e7da      	b.n	8008b4c <_vfiprintf_r+0x20>
 8008b96:	89ab      	ldrh	r3, [r5, #12]
 8008b98:	0598      	lsls	r0, r3, #22
 8008b9a:	d4ed      	bmi.n	8008b78 <_vfiprintf_r+0x4c>
 8008b9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b9e:	f7ff fb47 	bl	8008230 <__retarget_lock_release_recursive>
 8008ba2:	e7e9      	b.n	8008b78 <_vfiprintf_r+0x4c>
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ba8:	2320      	movs	r3, #32
 8008baa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008bae:	f8cd 800c 	str.w	r8, [sp, #12]
 8008bb2:	2330      	movs	r3, #48	; 0x30
 8008bb4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008d78 <_vfiprintf_r+0x24c>
 8008bb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008bbc:	f04f 0901 	mov.w	r9, #1
 8008bc0:	4623      	mov	r3, r4
 8008bc2:	469a      	mov	sl, r3
 8008bc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bc8:	b10a      	cbz	r2, 8008bce <_vfiprintf_r+0xa2>
 8008bca:	2a25      	cmp	r2, #37	; 0x25
 8008bcc:	d1f9      	bne.n	8008bc2 <_vfiprintf_r+0x96>
 8008bce:	ebba 0b04 	subs.w	fp, sl, r4
 8008bd2:	d00b      	beq.n	8008bec <_vfiprintf_r+0xc0>
 8008bd4:	465b      	mov	r3, fp
 8008bd6:	4622      	mov	r2, r4
 8008bd8:	4629      	mov	r1, r5
 8008bda:	4630      	mov	r0, r6
 8008bdc:	f7ff ff93 	bl	8008b06 <__sfputs_r>
 8008be0:	3001      	adds	r0, #1
 8008be2:	f000 80aa 	beq.w	8008d3a <_vfiprintf_r+0x20e>
 8008be6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008be8:	445a      	add	r2, fp
 8008bea:	9209      	str	r2, [sp, #36]	; 0x24
 8008bec:	f89a 3000 	ldrb.w	r3, [sl]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	f000 80a2 	beq.w	8008d3a <_vfiprintf_r+0x20e>
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8008bfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c00:	f10a 0a01 	add.w	sl, sl, #1
 8008c04:	9304      	str	r3, [sp, #16]
 8008c06:	9307      	str	r3, [sp, #28]
 8008c08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008c0c:	931a      	str	r3, [sp, #104]	; 0x68
 8008c0e:	4654      	mov	r4, sl
 8008c10:	2205      	movs	r2, #5
 8008c12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c16:	4858      	ldr	r0, [pc, #352]	; (8008d78 <_vfiprintf_r+0x24c>)
 8008c18:	f7f7 fada 	bl	80001d0 <memchr>
 8008c1c:	9a04      	ldr	r2, [sp, #16]
 8008c1e:	b9d8      	cbnz	r0, 8008c58 <_vfiprintf_r+0x12c>
 8008c20:	06d1      	lsls	r1, r2, #27
 8008c22:	bf44      	itt	mi
 8008c24:	2320      	movmi	r3, #32
 8008c26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c2a:	0713      	lsls	r3, r2, #28
 8008c2c:	bf44      	itt	mi
 8008c2e:	232b      	movmi	r3, #43	; 0x2b
 8008c30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c34:	f89a 3000 	ldrb.w	r3, [sl]
 8008c38:	2b2a      	cmp	r3, #42	; 0x2a
 8008c3a:	d015      	beq.n	8008c68 <_vfiprintf_r+0x13c>
 8008c3c:	9a07      	ldr	r2, [sp, #28]
 8008c3e:	4654      	mov	r4, sl
 8008c40:	2000      	movs	r0, #0
 8008c42:	f04f 0c0a 	mov.w	ip, #10
 8008c46:	4621      	mov	r1, r4
 8008c48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c4c:	3b30      	subs	r3, #48	; 0x30
 8008c4e:	2b09      	cmp	r3, #9
 8008c50:	d94e      	bls.n	8008cf0 <_vfiprintf_r+0x1c4>
 8008c52:	b1b0      	cbz	r0, 8008c82 <_vfiprintf_r+0x156>
 8008c54:	9207      	str	r2, [sp, #28]
 8008c56:	e014      	b.n	8008c82 <_vfiprintf_r+0x156>
 8008c58:	eba0 0308 	sub.w	r3, r0, r8
 8008c5c:	fa09 f303 	lsl.w	r3, r9, r3
 8008c60:	4313      	orrs	r3, r2
 8008c62:	9304      	str	r3, [sp, #16]
 8008c64:	46a2      	mov	sl, r4
 8008c66:	e7d2      	b.n	8008c0e <_vfiprintf_r+0xe2>
 8008c68:	9b03      	ldr	r3, [sp, #12]
 8008c6a:	1d19      	adds	r1, r3, #4
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	9103      	str	r1, [sp, #12]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	bfbb      	ittet	lt
 8008c74:	425b      	neglt	r3, r3
 8008c76:	f042 0202 	orrlt.w	r2, r2, #2
 8008c7a:	9307      	strge	r3, [sp, #28]
 8008c7c:	9307      	strlt	r3, [sp, #28]
 8008c7e:	bfb8      	it	lt
 8008c80:	9204      	strlt	r2, [sp, #16]
 8008c82:	7823      	ldrb	r3, [r4, #0]
 8008c84:	2b2e      	cmp	r3, #46	; 0x2e
 8008c86:	d10c      	bne.n	8008ca2 <_vfiprintf_r+0x176>
 8008c88:	7863      	ldrb	r3, [r4, #1]
 8008c8a:	2b2a      	cmp	r3, #42	; 0x2a
 8008c8c:	d135      	bne.n	8008cfa <_vfiprintf_r+0x1ce>
 8008c8e:	9b03      	ldr	r3, [sp, #12]
 8008c90:	1d1a      	adds	r2, r3, #4
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	9203      	str	r2, [sp, #12]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	bfb8      	it	lt
 8008c9a:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c9e:	3402      	adds	r4, #2
 8008ca0:	9305      	str	r3, [sp, #20]
 8008ca2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008d88 <_vfiprintf_r+0x25c>
 8008ca6:	7821      	ldrb	r1, [r4, #0]
 8008ca8:	2203      	movs	r2, #3
 8008caa:	4650      	mov	r0, sl
 8008cac:	f7f7 fa90 	bl	80001d0 <memchr>
 8008cb0:	b140      	cbz	r0, 8008cc4 <_vfiprintf_r+0x198>
 8008cb2:	2340      	movs	r3, #64	; 0x40
 8008cb4:	eba0 000a 	sub.w	r0, r0, sl
 8008cb8:	fa03 f000 	lsl.w	r0, r3, r0
 8008cbc:	9b04      	ldr	r3, [sp, #16]
 8008cbe:	4303      	orrs	r3, r0
 8008cc0:	3401      	adds	r4, #1
 8008cc2:	9304      	str	r3, [sp, #16]
 8008cc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cc8:	482c      	ldr	r0, [pc, #176]	; (8008d7c <_vfiprintf_r+0x250>)
 8008cca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008cce:	2206      	movs	r2, #6
 8008cd0:	f7f7 fa7e 	bl	80001d0 <memchr>
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	d03f      	beq.n	8008d58 <_vfiprintf_r+0x22c>
 8008cd8:	4b29      	ldr	r3, [pc, #164]	; (8008d80 <_vfiprintf_r+0x254>)
 8008cda:	bb1b      	cbnz	r3, 8008d24 <_vfiprintf_r+0x1f8>
 8008cdc:	9b03      	ldr	r3, [sp, #12]
 8008cde:	3307      	adds	r3, #7
 8008ce0:	f023 0307 	bic.w	r3, r3, #7
 8008ce4:	3308      	adds	r3, #8
 8008ce6:	9303      	str	r3, [sp, #12]
 8008ce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cea:	443b      	add	r3, r7
 8008cec:	9309      	str	r3, [sp, #36]	; 0x24
 8008cee:	e767      	b.n	8008bc0 <_vfiprintf_r+0x94>
 8008cf0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008cf4:	460c      	mov	r4, r1
 8008cf6:	2001      	movs	r0, #1
 8008cf8:	e7a5      	b.n	8008c46 <_vfiprintf_r+0x11a>
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	3401      	adds	r4, #1
 8008cfe:	9305      	str	r3, [sp, #20]
 8008d00:	4619      	mov	r1, r3
 8008d02:	f04f 0c0a 	mov.w	ip, #10
 8008d06:	4620      	mov	r0, r4
 8008d08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d0c:	3a30      	subs	r2, #48	; 0x30
 8008d0e:	2a09      	cmp	r2, #9
 8008d10:	d903      	bls.n	8008d1a <_vfiprintf_r+0x1ee>
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d0c5      	beq.n	8008ca2 <_vfiprintf_r+0x176>
 8008d16:	9105      	str	r1, [sp, #20]
 8008d18:	e7c3      	b.n	8008ca2 <_vfiprintf_r+0x176>
 8008d1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d1e:	4604      	mov	r4, r0
 8008d20:	2301      	movs	r3, #1
 8008d22:	e7f0      	b.n	8008d06 <_vfiprintf_r+0x1da>
 8008d24:	ab03      	add	r3, sp, #12
 8008d26:	9300      	str	r3, [sp, #0]
 8008d28:	462a      	mov	r2, r5
 8008d2a:	4b16      	ldr	r3, [pc, #88]	; (8008d84 <_vfiprintf_r+0x258>)
 8008d2c:	a904      	add	r1, sp, #16
 8008d2e:	4630      	mov	r0, r6
 8008d30:	f3af 8000 	nop.w
 8008d34:	4607      	mov	r7, r0
 8008d36:	1c78      	adds	r0, r7, #1
 8008d38:	d1d6      	bne.n	8008ce8 <_vfiprintf_r+0x1bc>
 8008d3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d3c:	07d9      	lsls	r1, r3, #31
 8008d3e:	d405      	bmi.n	8008d4c <_vfiprintf_r+0x220>
 8008d40:	89ab      	ldrh	r3, [r5, #12]
 8008d42:	059a      	lsls	r2, r3, #22
 8008d44:	d402      	bmi.n	8008d4c <_vfiprintf_r+0x220>
 8008d46:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d48:	f7ff fa72 	bl	8008230 <__retarget_lock_release_recursive>
 8008d4c:	89ab      	ldrh	r3, [r5, #12]
 8008d4e:	065b      	lsls	r3, r3, #25
 8008d50:	f53f af12 	bmi.w	8008b78 <_vfiprintf_r+0x4c>
 8008d54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008d56:	e711      	b.n	8008b7c <_vfiprintf_r+0x50>
 8008d58:	ab03      	add	r3, sp, #12
 8008d5a:	9300      	str	r3, [sp, #0]
 8008d5c:	462a      	mov	r2, r5
 8008d5e:	4b09      	ldr	r3, [pc, #36]	; (8008d84 <_vfiprintf_r+0x258>)
 8008d60:	a904      	add	r1, sp, #16
 8008d62:	4630      	mov	r0, r6
 8008d64:	f000 f880 	bl	8008e68 <_printf_i>
 8008d68:	e7e4      	b.n	8008d34 <_vfiprintf_r+0x208>
 8008d6a:	bf00      	nop
 8008d6c:	080094f8 	.word	0x080094f8
 8008d70:	08009518 	.word	0x08009518
 8008d74:	080094d8 	.word	0x080094d8
 8008d78:	0800953c 	.word	0x0800953c
 8008d7c:	08009546 	.word	0x08009546
 8008d80:	00000000 	.word	0x00000000
 8008d84:	08008b07 	.word	0x08008b07
 8008d88:	08009542 	.word	0x08009542

08008d8c <_printf_common>:
 8008d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d90:	4616      	mov	r6, r2
 8008d92:	4699      	mov	r9, r3
 8008d94:	688a      	ldr	r2, [r1, #8]
 8008d96:	690b      	ldr	r3, [r1, #16]
 8008d98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	bfb8      	it	lt
 8008da0:	4613      	movlt	r3, r2
 8008da2:	6033      	str	r3, [r6, #0]
 8008da4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008da8:	4607      	mov	r7, r0
 8008daa:	460c      	mov	r4, r1
 8008dac:	b10a      	cbz	r2, 8008db2 <_printf_common+0x26>
 8008dae:	3301      	adds	r3, #1
 8008db0:	6033      	str	r3, [r6, #0]
 8008db2:	6823      	ldr	r3, [r4, #0]
 8008db4:	0699      	lsls	r1, r3, #26
 8008db6:	bf42      	ittt	mi
 8008db8:	6833      	ldrmi	r3, [r6, #0]
 8008dba:	3302      	addmi	r3, #2
 8008dbc:	6033      	strmi	r3, [r6, #0]
 8008dbe:	6825      	ldr	r5, [r4, #0]
 8008dc0:	f015 0506 	ands.w	r5, r5, #6
 8008dc4:	d106      	bne.n	8008dd4 <_printf_common+0x48>
 8008dc6:	f104 0a19 	add.w	sl, r4, #25
 8008dca:	68e3      	ldr	r3, [r4, #12]
 8008dcc:	6832      	ldr	r2, [r6, #0]
 8008dce:	1a9b      	subs	r3, r3, r2
 8008dd0:	42ab      	cmp	r3, r5
 8008dd2:	dc26      	bgt.n	8008e22 <_printf_common+0x96>
 8008dd4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008dd8:	1e13      	subs	r3, r2, #0
 8008dda:	6822      	ldr	r2, [r4, #0]
 8008ddc:	bf18      	it	ne
 8008dde:	2301      	movne	r3, #1
 8008de0:	0692      	lsls	r2, r2, #26
 8008de2:	d42b      	bmi.n	8008e3c <_printf_common+0xb0>
 8008de4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008de8:	4649      	mov	r1, r9
 8008dea:	4638      	mov	r0, r7
 8008dec:	47c0      	blx	r8
 8008dee:	3001      	adds	r0, #1
 8008df0:	d01e      	beq.n	8008e30 <_printf_common+0xa4>
 8008df2:	6823      	ldr	r3, [r4, #0]
 8008df4:	68e5      	ldr	r5, [r4, #12]
 8008df6:	6832      	ldr	r2, [r6, #0]
 8008df8:	f003 0306 	and.w	r3, r3, #6
 8008dfc:	2b04      	cmp	r3, #4
 8008dfe:	bf08      	it	eq
 8008e00:	1aad      	subeq	r5, r5, r2
 8008e02:	68a3      	ldr	r3, [r4, #8]
 8008e04:	6922      	ldr	r2, [r4, #16]
 8008e06:	bf0c      	ite	eq
 8008e08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e0c:	2500      	movne	r5, #0
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	bfc4      	itt	gt
 8008e12:	1a9b      	subgt	r3, r3, r2
 8008e14:	18ed      	addgt	r5, r5, r3
 8008e16:	2600      	movs	r6, #0
 8008e18:	341a      	adds	r4, #26
 8008e1a:	42b5      	cmp	r5, r6
 8008e1c:	d11a      	bne.n	8008e54 <_printf_common+0xc8>
 8008e1e:	2000      	movs	r0, #0
 8008e20:	e008      	b.n	8008e34 <_printf_common+0xa8>
 8008e22:	2301      	movs	r3, #1
 8008e24:	4652      	mov	r2, sl
 8008e26:	4649      	mov	r1, r9
 8008e28:	4638      	mov	r0, r7
 8008e2a:	47c0      	blx	r8
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	d103      	bne.n	8008e38 <_printf_common+0xac>
 8008e30:	f04f 30ff 	mov.w	r0, #4294967295
 8008e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e38:	3501      	adds	r5, #1
 8008e3a:	e7c6      	b.n	8008dca <_printf_common+0x3e>
 8008e3c:	18e1      	adds	r1, r4, r3
 8008e3e:	1c5a      	adds	r2, r3, #1
 8008e40:	2030      	movs	r0, #48	; 0x30
 8008e42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008e46:	4422      	add	r2, r4
 8008e48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008e4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008e50:	3302      	adds	r3, #2
 8008e52:	e7c7      	b.n	8008de4 <_printf_common+0x58>
 8008e54:	2301      	movs	r3, #1
 8008e56:	4622      	mov	r2, r4
 8008e58:	4649      	mov	r1, r9
 8008e5a:	4638      	mov	r0, r7
 8008e5c:	47c0      	blx	r8
 8008e5e:	3001      	adds	r0, #1
 8008e60:	d0e6      	beq.n	8008e30 <_printf_common+0xa4>
 8008e62:	3601      	adds	r6, #1
 8008e64:	e7d9      	b.n	8008e1a <_printf_common+0x8e>
	...

08008e68 <_printf_i>:
 8008e68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e6c:	7e0f      	ldrb	r7, [r1, #24]
 8008e6e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008e70:	2f78      	cmp	r7, #120	; 0x78
 8008e72:	4691      	mov	r9, r2
 8008e74:	4680      	mov	r8, r0
 8008e76:	460c      	mov	r4, r1
 8008e78:	469a      	mov	sl, r3
 8008e7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008e7e:	d807      	bhi.n	8008e90 <_printf_i+0x28>
 8008e80:	2f62      	cmp	r7, #98	; 0x62
 8008e82:	d80a      	bhi.n	8008e9a <_printf_i+0x32>
 8008e84:	2f00      	cmp	r7, #0
 8008e86:	f000 80d8 	beq.w	800903a <_printf_i+0x1d2>
 8008e8a:	2f58      	cmp	r7, #88	; 0x58
 8008e8c:	f000 80a3 	beq.w	8008fd6 <_printf_i+0x16e>
 8008e90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008e98:	e03a      	b.n	8008f10 <_printf_i+0xa8>
 8008e9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008e9e:	2b15      	cmp	r3, #21
 8008ea0:	d8f6      	bhi.n	8008e90 <_printf_i+0x28>
 8008ea2:	a101      	add	r1, pc, #4	; (adr r1, 8008ea8 <_printf_i+0x40>)
 8008ea4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ea8:	08008f01 	.word	0x08008f01
 8008eac:	08008f15 	.word	0x08008f15
 8008eb0:	08008e91 	.word	0x08008e91
 8008eb4:	08008e91 	.word	0x08008e91
 8008eb8:	08008e91 	.word	0x08008e91
 8008ebc:	08008e91 	.word	0x08008e91
 8008ec0:	08008f15 	.word	0x08008f15
 8008ec4:	08008e91 	.word	0x08008e91
 8008ec8:	08008e91 	.word	0x08008e91
 8008ecc:	08008e91 	.word	0x08008e91
 8008ed0:	08008e91 	.word	0x08008e91
 8008ed4:	08009021 	.word	0x08009021
 8008ed8:	08008f45 	.word	0x08008f45
 8008edc:	08009003 	.word	0x08009003
 8008ee0:	08008e91 	.word	0x08008e91
 8008ee4:	08008e91 	.word	0x08008e91
 8008ee8:	08009043 	.word	0x08009043
 8008eec:	08008e91 	.word	0x08008e91
 8008ef0:	08008f45 	.word	0x08008f45
 8008ef4:	08008e91 	.word	0x08008e91
 8008ef8:	08008e91 	.word	0x08008e91
 8008efc:	0800900b 	.word	0x0800900b
 8008f00:	682b      	ldr	r3, [r5, #0]
 8008f02:	1d1a      	adds	r2, r3, #4
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	602a      	str	r2, [r5, #0]
 8008f08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008f10:	2301      	movs	r3, #1
 8008f12:	e0a3      	b.n	800905c <_printf_i+0x1f4>
 8008f14:	6820      	ldr	r0, [r4, #0]
 8008f16:	6829      	ldr	r1, [r5, #0]
 8008f18:	0606      	lsls	r6, r0, #24
 8008f1a:	f101 0304 	add.w	r3, r1, #4
 8008f1e:	d50a      	bpl.n	8008f36 <_printf_i+0xce>
 8008f20:	680e      	ldr	r6, [r1, #0]
 8008f22:	602b      	str	r3, [r5, #0]
 8008f24:	2e00      	cmp	r6, #0
 8008f26:	da03      	bge.n	8008f30 <_printf_i+0xc8>
 8008f28:	232d      	movs	r3, #45	; 0x2d
 8008f2a:	4276      	negs	r6, r6
 8008f2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f30:	485e      	ldr	r0, [pc, #376]	; (80090ac <_printf_i+0x244>)
 8008f32:	230a      	movs	r3, #10
 8008f34:	e019      	b.n	8008f6a <_printf_i+0x102>
 8008f36:	680e      	ldr	r6, [r1, #0]
 8008f38:	602b      	str	r3, [r5, #0]
 8008f3a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008f3e:	bf18      	it	ne
 8008f40:	b236      	sxthne	r6, r6
 8008f42:	e7ef      	b.n	8008f24 <_printf_i+0xbc>
 8008f44:	682b      	ldr	r3, [r5, #0]
 8008f46:	6820      	ldr	r0, [r4, #0]
 8008f48:	1d19      	adds	r1, r3, #4
 8008f4a:	6029      	str	r1, [r5, #0]
 8008f4c:	0601      	lsls	r1, r0, #24
 8008f4e:	d501      	bpl.n	8008f54 <_printf_i+0xec>
 8008f50:	681e      	ldr	r6, [r3, #0]
 8008f52:	e002      	b.n	8008f5a <_printf_i+0xf2>
 8008f54:	0646      	lsls	r6, r0, #25
 8008f56:	d5fb      	bpl.n	8008f50 <_printf_i+0xe8>
 8008f58:	881e      	ldrh	r6, [r3, #0]
 8008f5a:	4854      	ldr	r0, [pc, #336]	; (80090ac <_printf_i+0x244>)
 8008f5c:	2f6f      	cmp	r7, #111	; 0x6f
 8008f5e:	bf0c      	ite	eq
 8008f60:	2308      	moveq	r3, #8
 8008f62:	230a      	movne	r3, #10
 8008f64:	2100      	movs	r1, #0
 8008f66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008f6a:	6865      	ldr	r5, [r4, #4]
 8008f6c:	60a5      	str	r5, [r4, #8]
 8008f6e:	2d00      	cmp	r5, #0
 8008f70:	bfa2      	ittt	ge
 8008f72:	6821      	ldrge	r1, [r4, #0]
 8008f74:	f021 0104 	bicge.w	r1, r1, #4
 8008f78:	6021      	strge	r1, [r4, #0]
 8008f7a:	b90e      	cbnz	r6, 8008f80 <_printf_i+0x118>
 8008f7c:	2d00      	cmp	r5, #0
 8008f7e:	d04d      	beq.n	800901c <_printf_i+0x1b4>
 8008f80:	4615      	mov	r5, r2
 8008f82:	fbb6 f1f3 	udiv	r1, r6, r3
 8008f86:	fb03 6711 	mls	r7, r3, r1, r6
 8008f8a:	5dc7      	ldrb	r7, [r0, r7]
 8008f8c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008f90:	4637      	mov	r7, r6
 8008f92:	42bb      	cmp	r3, r7
 8008f94:	460e      	mov	r6, r1
 8008f96:	d9f4      	bls.n	8008f82 <_printf_i+0x11a>
 8008f98:	2b08      	cmp	r3, #8
 8008f9a:	d10b      	bne.n	8008fb4 <_printf_i+0x14c>
 8008f9c:	6823      	ldr	r3, [r4, #0]
 8008f9e:	07de      	lsls	r6, r3, #31
 8008fa0:	d508      	bpl.n	8008fb4 <_printf_i+0x14c>
 8008fa2:	6923      	ldr	r3, [r4, #16]
 8008fa4:	6861      	ldr	r1, [r4, #4]
 8008fa6:	4299      	cmp	r1, r3
 8008fa8:	bfde      	ittt	le
 8008faa:	2330      	movle	r3, #48	; 0x30
 8008fac:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008fb0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008fb4:	1b52      	subs	r2, r2, r5
 8008fb6:	6122      	str	r2, [r4, #16]
 8008fb8:	f8cd a000 	str.w	sl, [sp]
 8008fbc:	464b      	mov	r3, r9
 8008fbe:	aa03      	add	r2, sp, #12
 8008fc0:	4621      	mov	r1, r4
 8008fc2:	4640      	mov	r0, r8
 8008fc4:	f7ff fee2 	bl	8008d8c <_printf_common>
 8008fc8:	3001      	adds	r0, #1
 8008fca:	d14c      	bne.n	8009066 <_printf_i+0x1fe>
 8008fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8008fd0:	b004      	add	sp, #16
 8008fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fd6:	4835      	ldr	r0, [pc, #212]	; (80090ac <_printf_i+0x244>)
 8008fd8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008fdc:	6829      	ldr	r1, [r5, #0]
 8008fde:	6823      	ldr	r3, [r4, #0]
 8008fe0:	f851 6b04 	ldr.w	r6, [r1], #4
 8008fe4:	6029      	str	r1, [r5, #0]
 8008fe6:	061d      	lsls	r5, r3, #24
 8008fe8:	d514      	bpl.n	8009014 <_printf_i+0x1ac>
 8008fea:	07df      	lsls	r7, r3, #31
 8008fec:	bf44      	itt	mi
 8008fee:	f043 0320 	orrmi.w	r3, r3, #32
 8008ff2:	6023      	strmi	r3, [r4, #0]
 8008ff4:	b91e      	cbnz	r6, 8008ffe <_printf_i+0x196>
 8008ff6:	6823      	ldr	r3, [r4, #0]
 8008ff8:	f023 0320 	bic.w	r3, r3, #32
 8008ffc:	6023      	str	r3, [r4, #0]
 8008ffe:	2310      	movs	r3, #16
 8009000:	e7b0      	b.n	8008f64 <_printf_i+0xfc>
 8009002:	6823      	ldr	r3, [r4, #0]
 8009004:	f043 0320 	orr.w	r3, r3, #32
 8009008:	6023      	str	r3, [r4, #0]
 800900a:	2378      	movs	r3, #120	; 0x78
 800900c:	4828      	ldr	r0, [pc, #160]	; (80090b0 <_printf_i+0x248>)
 800900e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009012:	e7e3      	b.n	8008fdc <_printf_i+0x174>
 8009014:	0659      	lsls	r1, r3, #25
 8009016:	bf48      	it	mi
 8009018:	b2b6      	uxthmi	r6, r6
 800901a:	e7e6      	b.n	8008fea <_printf_i+0x182>
 800901c:	4615      	mov	r5, r2
 800901e:	e7bb      	b.n	8008f98 <_printf_i+0x130>
 8009020:	682b      	ldr	r3, [r5, #0]
 8009022:	6826      	ldr	r6, [r4, #0]
 8009024:	6961      	ldr	r1, [r4, #20]
 8009026:	1d18      	adds	r0, r3, #4
 8009028:	6028      	str	r0, [r5, #0]
 800902a:	0635      	lsls	r5, r6, #24
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	d501      	bpl.n	8009034 <_printf_i+0x1cc>
 8009030:	6019      	str	r1, [r3, #0]
 8009032:	e002      	b.n	800903a <_printf_i+0x1d2>
 8009034:	0670      	lsls	r0, r6, #25
 8009036:	d5fb      	bpl.n	8009030 <_printf_i+0x1c8>
 8009038:	8019      	strh	r1, [r3, #0]
 800903a:	2300      	movs	r3, #0
 800903c:	6123      	str	r3, [r4, #16]
 800903e:	4615      	mov	r5, r2
 8009040:	e7ba      	b.n	8008fb8 <_printf_i+0x150>
 8009042:	682b      	ldr	r3, [r5, #0]
 8009044:	1d1a      	adds	r2, r3, #4
 8009046:	602a      	str	r2, [r5, #0]
 8009048:	681d      	ldr	r5, [r3, #0]
 800904a:	6862      	ldr	r2, [r4, #4]
 800904c:	2100      	movs	r1, #0
 800904e:	4628      	mov	r0, r5
 8009050:	f7f7 f8be 	bl	80001d0 <memchr>
 8009054:	b108      	cbz	r0, 800905a <_printf_i+0x1f2>
 8009056:	1b40      	subs	r0, r0, r5
 8009058:	6060      	str	r0, [r4, #4]
 800905a:	6863      	ldr	r3, [r4, #4]
 800905c:	6123      	str	r3, [r4, #16]
 800905e:	2300      	movs	r3, #0
 8009060:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009064:	e7a8      	b.n	8008fb8 <_printf_i+0x150>
 8009066:	6923      	ldr	r3, [r4, #16]
 8009068:	462a      	mov	r2, r5
 800906a:	4649      	mov	r1, r9
 800906c:	4640      	mov	r0, r8
 800906e:	47d0      	blx	sl
 8009070:	3001      	adds	r0, #1
 8009072:	d0ab      	beq.n	8008fcc <_printf_i+0x164>
 8009074:	6823      	ldr	r3, [r4, #0]
 8009076:	079b      	lsls	r3, r3, #30
 8009078:	d413      	bmi.n	80090a2 <_printf_i+0x23a>
 800907a:	68e0      	ldr	r0, [r4, #12]
 800907c:	9b03      	ldr	r3, [sp, #12]
 800907e:	4298      	cmp	r0, r3
 8009080:	bfb8      	it	lt
 8009082:	4618      	movlt	r0, r3
 8009084:	e7a4      	b.n	8008fd0 <_printf_i+0x168>
 8009086:	2301      	movs	r3, #1
 8009088:	4632      	mov	r2, r6
 800908a:	4649      	mov	r1, r9
 800908c:	4640      	mov	r0, r8
 800908e:	47d0      	blx	sl
 8009090:	3001      	adds	r0, #1
 8009092:	d09b      	beq.n	8008fcc <_printf_i+0x164>
 8009094:	3501      	adds	r5, #1
 8009096:	68e3      	ldr	r3, [r4, #12]
 8009098:	9903      	ldr	r1, [sp, #12]
 800909a:	1a5b      	subs	r3, r3, r1
 800909c:	42ab      	cmp	r3, r5
 800909e:	dcf2      	bgt.n	8009086 <_printf_i+0x21e>
 80090a0:	e7eb      	b.n	800907a <_printf_i+0x212>
 80090a2:	2500      	movs	r5, #0
 80090a4:	f104 0619 	add.w	r6, r4, #25
 80090a8:	e7f5      	b.n	8009096 <_printf_i+0x22e>
 80090aa:	bf00      	nop
 80090ac:	0800954d 	.word	0x0800954d
 80090b0:	0800955e 	.word	0x0800955e

080090b4 <_read_r>:
 80090b4:	b538      	push	{r3, r4, r5, lr}
 80090b6:	4d07      	ldr	r5, [pc, #28]	; (80090d4 <_read_r+0x20>)
 80090b8:	4604      	mov	r4, r0
 80090ba:	4608      	mov	r0, r1
 80090bc:	4611      	mov	r1, r2
 80090be:	2200      	movs	r2, #0
 80090c0:	602a      	str	r2, [r5, #0]
 80090c2:	461a      	mov	r2, r3
 80090c4:	f7f8 f9e8 	bl	8001498 <_read>
 80090c8:	1c43      	adds	r3, r0, #1
 80090ca:	d102      	bne.n	80090d2 <_read_r+0x1e>
 80090cc:	682b      	ldr	r3, [r5, #0]
 80090ce:	b103      	cbz	r3, 80090d2 <_read_r+0x1e>
 80090d0:	6023      	str	r3, [r4, #0]
 80090d2:	bd38      	pop	{r3, r4, r5, pc}
 80090d4:	20002124 	.word	0x20002124

080090d8 <__swbuf_r>:
 80090d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090da:	460e      	mov	r6, r1
 80090dc:	4614      	mov	r4, r2
 80090de:	4605      	mov	r5, r0
 80090e0:	b118      	cbz	r0, 80090ea <__swbuf_r+0x12>
 80090e2:	6983      	ldr	r3, [r0, #24]
 80090e4:	b90b      	cbnz	r3, 80090ea <__swbuf_r+0x12>
 80090e6:	f7fe ffdf 	bl	80080a8 <__sinit>
 80090ea:	4b21      	ldr	r3, [pc, #132]	; (8009170 <__swbuf_r+0x98>)
 80090ec:	429c      	cmp	r4, r3
 80090ee:	d12b      	bne.n	8009148 <__swbuf_r+0x70>
 80090f0:	686c      	ldr	r4, [r5, #4]
 80090f2:	69a3      	ldr	r3, [r4, #24]
 80090f4:	60a3      	str	r3, [r4, #8]
 80090f6:	89a3      	ldrh	r3, [r4, #12]
 80090f8:	071a      	lsls	r2, r3, #28
 80090fa:	d52f      	bpl.n	800915c <__swbuf_r+0x84>
 80090fc:	6923      	ldr	r3, [r4, #16]
 80090fe:	b36b      	cbz	r3, 800915c <__swbuf_r+0x84>
 8009100:	6923      	ldr	r3, [r4, #16]
 8009102:	6820      	ldr	r0, [r4, #0]
 8009104:	1ac0      	subs	r0, r0, r3
 8009106:	6963      	ldr	r3, [r4, #20]
 8009108:	b2f6      	uxtb	r6, r6
 800910a:	4283      	cmp	r3, r0
 800910c:	4637      	mov	r7, r6
 800910e:	dc04      	bgt.n	800911a <__swbuf_r+0x42>
 8009110:	4621      	mov	r1, r4
 8009112:	4628      	mov	r0, r5
 8009114:	f7ff fb2a 	bl	800876c <_fflush_r>
 8009118:	bb30      	cbnz	r0, 8009168 <__swbuf_r+0x90>
 800911a:	68a3      	ldr	r3, [r4, #8]
 800911c:	3b01      	subs	r3, #1
 800911e:	60a3      	str	r3, [r4, #8]
 8009120:	6823      	ldr	r3, [r4, #0]
 8009122:	1c5a      	adds	r2, r3, #1
 8009124:	6022      	str	r2, [r4, #0]
 8009126:	701e      	strb	r6, [r3, #0]
 8009128:	6963      	ldr	r3, [r4, #20]
 800912a:	3001      	adds	r0, #1
 800912c:	4283      	cmp	r3, r0
 800912e:	d004      	beq.n	800913a <__swbuf_r+0x62>
 8009130:	89a3      	ldrh	r3, [r4, #12]
 8009132:	07db      	lsls	r3, r3, #31
 8009134:	d506      	bpl.n	8009144 <__swbuf_r+0x6c>
 8009136:	2e0a      	cmp	r6, #10
 8009138:	d104      	bne.n	8009144 <__swbuf_r+0x6c>
 800913a:	4621      	mov	r1, r4
 800913c:	4628      	mov	r0, r5
 800913e:	f7ff fb15 	bl	800876c <_fflush_r>
 8009142:	b988      	cbnz	r0, 8009168 <__swbuf_r+0x90>
 8009144:	4638      	mov	r0, r7
 8009146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009148:	4b0a      	ldr	r3, [pc, #40]	; (8009174 <__swbuf_r+0x9c>)
 800914a:	429c      	cmp	r4, r3
 800914c:	d101      	bne.n	8009152 <__swbuf_r+0x7a>
 800914e:	68ac      	ldr	r4, [r5, #8]
 8009150:	e7cf      	b.n	80090f2 <__swbuf_r+0x1a>
 8009152:	4b09      	ldr	r3, [pc, #36]	; (8009178 <__swbuf_r+0xa0>)
 8009154:	429c      	cmp	r4, r3
 8009156:	bf08      	it	eq
 8009158:	68ec      	ldreq	r4, [r5, #12]
 800915a:	e7ca      	b.n	80090f2 <__swbuf_r+0x1a>
 800915c:	4621      	mov	r1, r4
 800915e:	4628      	mov	r0, r5
 8009160:	f000 f80c 	bl	800917c <__swsetup_r>
 8009164:	2800      	cmp	r0, #0
 8009166:	d0cb      	beq.n	8009100 <__swbuf_r+0x28>
 8009168:	f04f 37ff 	mov.w	r7, #4294967295
 800916c:	e7ea      	b.n	8009144 <__swbuf_r+0x6c>
 800916e:	bf00      	nop
 8009170:	080094f8 	.word	0x080094f8
 8009174:	08009518 	.word	0x08009518
 8009178:	080094d8 	.word	0x080094d8

0800917c <__swsetup_r>:
 800917c:	4b32      	ldr	r3, [pc, #200]	; (8009248 <__swsetup_r+0xcc>)
 800917e:	b570      	push	{r4, r5, r6, lr}
 8009180:	681d      	ldr	r5, [r3, #0]
 8009182:	4606      	mov	r6, r0
 8009184:	460c      	mov	r4, r1
 8009186:	b125      	cbz	r5, 8009192 <__swsetup_r+0x16>
 8009188:	69ab      	ldr	r3, [r5, #24]
 800918a:	b913      	cbnz	r3, 8009192 <__swsetup_r+0x16>
 800918c:	4628      	mov	r0, r5
 800918e:	f7fe ff8b 	bl	80080a8 <__sinit>
 8009192:	4b2e      	ldr	r3, [pc, #184]	; (800924c <__swsetup_r+0xd0>)
 8009194:	429c      	cmp	r4, r3
 8009196:	d10f      	bne.n	80091b8 <__swsetup_r+0x3c>
 8009198:	686c      	ldr	r4, [r5, #4]
 800919a:	89a3      	ldrh	r3, [r4, #12]
 800919c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091a0:	0719      	lsls	r1, r3, #28
 80091a2:	d42c      	bmi.n	80091fe <__swsetup_r+0x82>
 80091a4:	06dd      	lsls	r5, r3, #27
 80091a6:	d411      	bmi.n	80091cc <__swsetup_r+0x50>
 80091a8:	2309      	movs	r3, #9
 80091aa:	6033      	str	r3, [r6, #0]
 80091ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80091b0:	81a3      	strh	r3, [r4, #12]
 80091b2:	f04f 30ff 	mov.w	r0, #4294967295
 80091b6:	e03e      	b.n	8009236 <__swsetup_r+0xba>
 80091b8:	4b25      	ldr	r3, [pc, #148]	; (8009250 <__swsetup_r+0xd4>)
 80091ba:	429c      	cmp	r4, r3
 80091bc:	d101      	bne.n	80091c2 <__swsetup_r+0x46>
 80091be:	68ac      	ldr	r4, [r5, #8]
 80091c0:	e7eb      	b.n	800919a <__swsetup_r+0x1e>
 80091c2:	4b24      	ldr	r3, [pc, #144]	; (8009254 <__swsetup_r+0xd8>)
 80091c4:	429c      	cmp	r4, r3
 80091c6:	bf08      	it	eq
 80091c8:	68ec      	ldreq	r4, [r5, #12]
 80091ca:	e7e6      	b.n	800919a <__swsetup_r+0x1e>
 80091cc:	0758      	lsls	r0, r3, #29
 80091ce:	d512      	bpl.n	80091f6 <__swsetup_r+0x7a>
 80091d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091d2:	b141      	cbz	r1, 80091e6 <__swsetup_r+0x6a>
 80091d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091d8:	4299      	cmp	r1, r3
 80091da:	d002      	beq.n	80091e2 <__swsetup_r+0x66>
 80091dc:	4630      	mov	r0, r6
 80091de:	f7ff f847 	bl	8008270 <_free_r>
 80091e2:	2300      	movs	r3, #0
 80091e4:	6363      	str	r3, [r4, #52]	; 0x34
 80091e6:	89a3      	ldrh	r3, [r4, #12]
 80091e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80091ec:	81a3      	strh	r3, [r4, #12]
 80091ee:	2300      	movs	r3, #0
 80091f0:	6063      	str	r3, [r4, #4]
 80091f2:	6923      	ldr	r3, [r4, #16]
 80091f4:	6023      	str	r3, [r4, #0]
 80091f6:	89a3      	ldrh	r3, [r4, #12]
 80091f8:	f043 0308 	orr.w	r3, r3, #8
 80091fc:	81a3      	strh	r3, [r4, #12]
 80091fe:	6923      	ldr	r3, [r4, #16]
 8009200:	b94b      	cbnz	r3, 8009216 <__swsetup_r+0x9a>
 8009202:	89a3      	ldrh	r3, [r4, #12]
 8009204:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009208:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800920c:	d003      	beq.n	8009216 <__swsetup_r+0x9a>
 800920e:	4621      	mov	r1, r4
 8009210:	4630      	mov	r0, r6
 8009212:	f000 f847 	bl	80092a4 <__smakebuf_r>
 8009216:	89a0      	ldrh	r0, [r4, #12]
 8009218:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800921c:	f010 0301 	ands.w	r3, r0, #1
 8009220:	d00a      	beq.n	8009238 <__swsetup_r+0xbc>
 8009222:	2300      	movs	r3, #0
 8009224:	60a3      	str	r3, [r4, #8]
 8009226:	6963      	ldr	r3, [r4, #20]
 8009228:	425b      	negs	r3, r3
 800922a:	61a3      	str	r3, [r4, #24]
 800922c:	6923      	ldr	r3, [r4, #16]
 800922e:	b943      	cbnz	r3, 8009242 <__swsetup_r+0xc6>
 8009230:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009234:	d1ba      	bne.n	80091ac <__swsetup_r+0x30>
 8009236:	bd70      	pop	{r4, r5, r6, pc}
 8009238:	0781      	lsls	r1, r0, #30
 800923a:	bf58      	it	pl
 800923c:	6963      	ldrpl	r3, [r4, #20]
 800923e:	60a3      	str	r3, [r4, #8]
 8009240:	e7f4      	b.n	800922c <__swsetup_r+0xb0>
 8009242:	2000      	movs	r0, #0
 8009244:	e7f7      	b.n	8009236 <__swsetup_r+0xba>
 8009246:	bf00      	nop
 8009248:	20000010 	.word	0x20000010
 800924c:	080094f8 	.word	0x080094f8
 8009250:	08009518 	.word	0x08009518
 8009254:	080094d8 	.word	0x080094d8

08009258 <__swhatbuf_r>:
 8009258:	b570      	push	{r4, r5, r6, lr}
 800925a:	460e      	mov	r6, r1
 800925c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009260:	2900      	cmp	r1, #0
 8009262:	b096      	sub	sp, #88	; 0x58
 8009264:	4614      	mov	r4, r2
 8009266:	461d      	mov	r5, r3
 8009268:	da08      	bge.n	800927c <__swhatbuf_r+0x24>
 800926a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800926e:	2200      	movs	r2, #0
 8009270:	602a      	str	r2, [r5, #0]
 8009272:	061a      	lsls	r2, r3, #24
 8009274:	d410      	bmi.n	8009298 <__swhatbuf_r+0x40>
 8009276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800927a:	e00e      	b.n	800929a <__swhatbuf_r+0x42>
 800927c:	466a      	mov	r2, sp
 800927e:	f000 f89b 	bl	80093b8 <_fstat_r>
 8009282:	2800      	cmp	r0, #0
 8009284:	dbf1      	blt.n	800926a <__swhatbuf_r+0x12>
 8009286:	9a01      	ldr	r2, [sp, #4]
 8009288:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800928c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009290:	425a      	negs	r2, r3
 8009292:	415a      	adcs	r2, r3
 8009294:	602a      	str	r2, [r5, #0]
 8009296:	e7ee      	b.n	8009276 <__swhatbuf_r+0x1e>
 8009298:	2340      	movs	r3, #64	; 0x40
 800929a:	2000      	movs	r0, #0
 800929c:	6023      	str	r3, [r4, #0]
 800929e:	b016      	add	sp, #88	; 0x58
 80092a0:	bd70      	pop	{r4, r5, r6, pc}
	...

080092a4 <__smakebuf_r>:
 80092a4:	898b      	ldrh	r3, [r1, #12]
 80092a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80092a8:	079d      	lsls	r5, r3, #30
 80092aa:	4606      	mov	r6, r0
 80092ac:	460c      	mov	r4, r1
 80092ae:	d507      	bpl.n	80092c0 <__smakebuf_r+0x1c>
 80092b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80092b4:	6023      	str	r3, [r4, #0]
 80092b6:	6123      	str	r3, [r4, #16]
 80092b8:	2301      	movs	r3, #1
 80092ba:	6163      	str	r3, [r4, #20]
 80092bc:	b002      	add	sp, #8
 80092be:	bd70      	pop	{r4, r5, r6, pc}
 80092c0:	ab01      	add	r3, sp, #4
 80092c2:	466a      	mov	r2, sp
 80092c4:	f7ff ffc8 	bl	8009258 <__swhatbuf_r>
 80092c8:	9900      	ldr	r1, [sp, #0]
 80092ca:	4605      	mov	r5, r0
 80092cc:	4630      	mov	r0, r6
 80092ce:	f7ff f83b 	bl	8008348 <_malloc_r>
 80092d2:	b948      	cbnz	r0, 80092e8 <__smakebuf_r+0x44>
 80092d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092d8:	059a      	lsls	r2, r3, #22
 80092da:	d4ef      	bmi.n	80092bc <__smakebuf_r+0x18>
 80092dc:	f023 0303 	bic.w	r3, r3, #3
 80092e0:	f043 0302 	orr.w	r3, r3, #2
 80092e4:	81a3      	strh	r3, [r4, #12]
 80092e6:	e7e3      	b.n	80092b0 <__smakebuf_r+0xc>
 80092e8:	4b0d      	ldr	r3, [pc, #52]	; (8009320 <__smakebuf_r+0x7c>)
 80092ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80092ec:	89a3      	ldrh	r3, [r4, #12]
 80092ee:	6020      	str	r0, [r4, #0]
 80092f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092f4:	81a3      	strh	r3, [r4, #12]
 80092f6:	9b00      	ldr	r3, [sp, #0]
 80092f8:	6163      	str	r3, [r4, #20]
 80092fa:	9b01      	ldr	r3, [sp, #4]
 80092fc:	6120      	str	r0, [r4, #16]
 80092fe:	b15b      	cbz	r3, 8009318 <__smakebuf_r+0x74>
 8009300:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009304:	4630      	mov	r0, r6
 8009306:	f000 f869 	bl	80093dc <_isatty_r>
 800930a:	b128      	cbz	r0, 8009318 <__smakebuf_r+0x74>
 800930c:	89a3      	ldrh	r3, [r4, #12]
 800930e:	f023 0303 	bic.w	r3, r3, #3
 8009312:	f043 0301 	orr.w	r3, r3, #1
 8009316:	81a3      	strh	r3, [r4, #12]
 8009318:	89a0      	ldrh	r0, [r4, #12]
 800931a:	4305      	orrs	r5, r0
 800931c:	81a5      	strh	r5, [r4, #12]
 800931e:	e7cd      	b.n	80092bc <__smakebuf_r+0x18>
 8009320:	08008041 	.word	0x08008041

08009324 <memmove>:
 8009324:	4288      	cmp	r0, r1
 8009326:	b510      	push	{r4, lr}
 8009328:	eb01 0402 	add.w	r4, r1, r2
 800932c:	d902      	bls.n	8009334 <memmove+0x10>
 800932e:	4284      	cmp	r4, r0
 8009330:	4623      	mov	r3, r4
 8009332:	d807      	bhi.n	8009344 <memmove+0x20>
 8009334:	1e43      	subs	r3, r0, #1
 8009336:	42a1      	cmp	r1, r4
 8009338:	d008      	beq.n	800934c <memmove+0x28>
 800933a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800933e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009342:	e7f8      	b.n	8009336 <memmove+0x12>
 8009344:	4402      	add	r2, r0
 8009346:	4601      	mov	r1, r0
 8009348:	428a      	cmp	r2, r1
 800934a:	d100      	bne.n	800934e <memmove+0x2a>
 800934c:	bd10      	pop	{r4, pc}
 800934e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009352:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009356:	e7f7      	b.n	8009348 <memmove+0x24>

08009358 <_realloc_r>:
 8009358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800935c:	4680      	mov	r8, r0
 800935e:	4614      	mov	r4, r2
 8009360:	460e      	mov	r6, r1
 8009362:	b921      	cbnz	r1, 800936e <_realloc_r+0x16>
 8009364:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009368:	4611      	mov	r1, r2
 800936a:	f7fe bfed 	b.w	8008348 <_malloc_r>
 800936e:	b92a      	cbnz	r2, 800937c <_realloc_r+0x24>
 8009370:	f7fe ff7e 	bl	8008270 <_free_r>
 8009374:	4625      	mov	r5, r4
 8009376:	4628      	mov	r0, r5
 8009378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800937c:	f000 f83e 	bl	80093fc <_malloc_usable_size_r>
 8009380:	4284      	cmp	r4, r0
 8009382:	4607      	mov	r7, r0
 8009384:	d802      	bhi.n	800938c <_realloc_r+0x34>
 8009386:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800938a:	d812      	bhi.n	80093b2 <_realloc_r+0x5a>
 800938c:	4621      	mov	r1, r4
 800938e:	4640      	mov	r0, r8
 8009390:	f7fe ffda 	bl	8008348 <_malloc_r>
 8009394:	4605      	mov	r5, r0
 8009396:	2800      	cmp	r0, #0
 8009398:	d0ed      	beq.n	8009376 <_realloc_r+0x1e>
 800939a:	42bc      	cmp	r4, r7
 800939c:	4622      	mov	r2, r4
 800939e:	4631      	mov	r1, r6
 80093a0:	bf28      	it	cs
 80093a2:	463a      	movcs	r2, r7
 80093a4:	f7fe ff4e 	bl	8008244 <memcpy>
 80093a8:	4631      	mov	r1, r6
 80093aa:	4640      	mov	r0, r8
 80093ac:	f7fe ff60 	bl	8008270 <_free_r>
 80093b0:	e7e1      	b.n	8009376 <_realloc_r+0x1e>
 80093b2:	4635      	mov	r5, r6
 80093b4:	e7df      	b.n	8009376 <_realloc_r+0x1e>
	...

080093b8 <_fstat_r>:
 80093b8:	b538      	push	{r3, r4, r5, lr}
 80093ba:	4d07      	ldr	r5, [pc, #28]	; (80093d8 <_fstat_r+0x20>)
 80093bc:	2300      	movs	r3, #0
 80093be:	4604      	mov	r4, r0
 80093c0:	4608      	mov	r0, r1
 80093c2:	4611      	mov	r1, r2
 80093c4:	602b      	str	r3, [r5, #0]
 80093c6:	f7f8 f8ac 	bl	8001522 <_fstat>
 80093ca:	1c43      	adds	r3, r0, #1
 80093cc:	d102      	bne.n	80093d4 <_fstat_r+0x1c>
 80093ce:	682b      	ldr	r3, [r5, #0]
 80093d0:	b103      	cbz	r3, 80093d4 <_fstat_r+0x1c>
 80093d2:	6023      	str	r3, [r4, #0]
 80093d4:	bd38      	pop	{r3, r4, r5, pc}
 80093d6:	bf00      	nop
 80093d8:	20002124 	.word	0x20002124

080093dc <_isatty_r>:
 80093dc:	b538      	push	{r3, r4, r5, lr}
 80093de:	4d06      	ldr	r5, [pc, #24]	; (80093f8 <_isatty_r+0x1c>)
 80093e0:	2300      	movs	r3, #0
 80093e2:	4604      	mov	r4, r0
 80093e4:	4608      	mov	r0, r1
 80093e6:	602b      	str	r3, [r5, #0]
 80093e8:	f7f8 f8ab 	bl	8001542 <_isatty>
 80093ec:	1c43      	adds	r3, r0, #1
 80093ee:	d102      	bne.n	80093f6 <_isatty_r+0x1a>
 80093f0:	682b      	ldr	r3, [r5, #0]
 80093f2:	b103      	cbz	r3, 80093f6 <_isatty_r+0x1a>
 80093f4:	6023      	str	r3, [r4, #0]
 80093f6:	bd38      	pop	{r3, r4, r5, pc}
 80093f8:	20002124 	.word	0x20002124

080093fc <_malloc_usable_size_r>:
 80093fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009400:	1f18      	subs	r0, r3, #4
 8009402:	2b00      	cmp	r3, #0
 8009404:	bfbc      	itt	lt
 8009406:	580b      	ldrlt	r3, [r1, r0]
 8009408:	18c0      	addlt	r0, r0, r3
 800940a:	4770      	bx	lr

0800940c <_init>:
 800940c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800940e:	bf00      	nop
 8009410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009412:	bc08      	pop	{r3}
 8009414:	469e      	mov	lr, r3
 8009416:	4770      	bx	lr

08009418 <_fini>:
 8009418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800941a:	bf00      	nop
 800941c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800941e:	bc08      	pop	{r3}
 8009420:	469e      	mov	lr, r3
 8009422:	4770      	bx	lr
