# Pipeline Register (SystemVerilog)

This repository contains a simple pipeline register module implemented in SystemVerilog along with a testbench.

## Files
- `design.sv` – Pipeline register RTL
- `testbench.sv` – Testbench with valid-ready handshake
- `dump.vcd` – Waveform (generated during simulation)

## Tools
- Icarus Verilog
- EDA Playground compatible

## Author
Girish K (ECE)
