INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'oasa' on host 'JARVIS' (Linux_x86_64 version 5.8.0-45-generic) on Tue Mar 23 13:43:38 CET 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.2 LTS
INFO: [HLS 200-10] In directory '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc'
Sourcing Tcl script '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/export.tcl'
INFO: [HLS 200-10] Opening project '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed'.
INFO: [HLS 200-10] Opening solution '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'my_module_fixed_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'my_module_fixed_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'my_module_fixed_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'my_module_fixed_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'my_module_fixed_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'my_module_fixed_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'my_module_fixed_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'my_module_fixed_ap_uitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'my_module_fixed_ap_uitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 13:43:54 2021...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Wrote  : </home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Wrote  : </home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Tue Mar 23 13:44:13 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Mar 23 13:44:13 2021] Launched synth_1...
Run output will be captured here: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Tue Mar 23 13:44:13 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 251157
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.699 ; gain = 0.000 ; free physical = 2518 ; free virtual = 37112
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'bd_0' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-251114-JARVIS/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-251114-JARVIS/realtime/bd_0_hls_inst_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (1#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (2#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2091.699 ; gain = 0.000 ; free physical = 2623 ; free virtual = 37214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2091.699 ; gain = 0.000 ; free physical = 2617 ; free virtual = 37208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2091.699 ; gain = 0.000 ; free physical = 2617 ; free virtual = 37208
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.699 ; gain = 0.000 ; free physical = 2611 ; free virtual = 37202
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/my_module_fixed.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/my_module_fixed.xdc]
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2155.562 ; gain = 0.000 ; free physical = 2529 ; free virtual = 37120
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2155.562 ; gain = 0.000 ; free physical = 2529 ; free virtual = 37120
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2592 ; free virtual = 37183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2592 ; free virtual = 37183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2594 ; free virtual = 37186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2593 ; free virtual = 37186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2571 ; free virtual = 37174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2444 ; free virtual = 37043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2444 ; free virtual = 37043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2443 ; free virtual = 37042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2440 ; free virtual = 37040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2440 ; free virtual = 37040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2440 ; free virtual = 37040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2440 ; free virtual = 37040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2440 ; free virtual = 37040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2440 ; free virtual = 37040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bd_0_hls_inst_0_bbox |     1|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2440 ; free virtual = 37040
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2155.562 ; gain = 0.000 ; free physical = 2494 ; free virtual = 37094
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.562 ; gain = 63.863 ; free physical = 2494 ; free virtual = 37094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2155.562 ; gain = 0.000 ; free physical = 2487 ; free virtual = 37087
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2155.562 ; gain = 0.000 ; free physical = 2512 ; free virtual = 37112
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2155.562 ; gain = 64.031 ; free physical = 2645 ; free virtual = 37245
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 13:46:05 2021...
[Tue Mar 23 13:46:08 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:46 ; elapsed = 00:01:56 . Memory (MB): peak = 2218.543 ; gain = 0.000 ; free physical = 3271 ; free virtual = 37873
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2218.543 ; gain = 0.000 ; free physical = 3138 ; free virtual = 37734
INFO: [Netlist 29-17] Analyzing 353 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/my_module_fixed.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/my_module_fixed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.543 ; gain = 0.000 ; free physical = 3037 ; free virtual = 37636
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2218.543 ; gain = 0.000 ; free physical = 3037 ; free virtual = 37636
Running report: report_utilization -file ./report/my_module_fixed_utilization_synth.rpt
Contents of report file './report/my_module_fixed_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Mar 23 13:46:14 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -file ./report/my_module_fixed_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a100tcsg324-1
| Design State : Synthesized
-----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 2208 |     0 |     63400 |  3.48 |
|   LUT as Logic             | 2108 |     0 |     63400 |  3.32 |
|   LUT as Memory            |  100 |     0 |     19000 |  0.53 |
|     LUT as Distributed RAM |   16 |     0 |           |       |
|     LUT as Shift Register  |   84 |     0 |           |       |
| Slice Registers            | 2533 |     0 |    126800 |  2.00 |
|   Register as Flip Flop    | 2533 |     0 |    126800 |  2.00 |
|   Register as Latch        |    0 |     0 |    126800 |  0.00 |
| F7 Muxes                   |    5 |     0 |     31700 |  0.02 |
| F8 Muxes                   |    0 |     0 |     15850 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 55    |          Yes |         Set |            - |
| 2478  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       135 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       135 |  0.00 |
|   RAMB18       |    0 |     0 |       270 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   43 |     0 |       240 | 17.92 |
|   DSP48E1 only |   43 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       210 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         6 |  0.00 |
| IBUFDS                      |    0 |     0 |       202 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       300 |  0.00 |
| ILOGIC                      |    0 |     0 |       210 |  0.00 |
| OLOGIC                      |    0 |     0 |       210 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        24 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2478 |        Flop & Latch |
| LUT3     |  767 |                 LUT |
| LUT2     |  636 |                 LUT |
| LUT6     |  489 |                 LUT |
| LUT4     |  358 |                 LUT |
| CARRY4   |  289 |          CarryLogic |
| LUT5     |  280 |                 LUT |
| LUT1     |  121 |                 LUT |
| FDSE     |   55 |        Flop & Latch |
| SRLC32E  |   51 |  Distributed Memory |
| DSP48E1  |   43 |    Block Arithmetic |
| SRL16E   |   33 |  Distributed Memory |
| RAMS64E  |    8 |  Distributed Memory |
| RAMS32   |    8 |  Distributed Memory |
| MUXF7    |    5 |               MuxFx |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/my_module_fixed_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2523.547 ; gain = 305.004 ; free physical = 2629 ; free virtual = 37228
Contents of report file './report/my_module_fixed_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Mar 23 13:46:21 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file ./report/my_module_fixed_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.980        0.000                      0                 6745        0.202        0.000                      0                 6745        3.750        0.000                       0                  2673  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.980        0.000                      0                 6745        0.202        0.000                      0                 6745        3.750        0.000                       0                  2673  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 5.001ns (56.174%)  route 3.902ns (43.826%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2675, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[2]/Q
                         net (fo=22, unplaced)        1.027     2.478    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.773 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_72/O
                         net (fo=2, unplaced)         0.430     3.203    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_72_n_8
                         LUT6 (Prop_lut6_I0_O)        0.124     3.327 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_76/O
                         net (fo=1, unplaced)         0.000     3.327    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_76_n_8
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.860 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     3.860    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41_n_8
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.092 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39/O[0]
                         net (fo=2, unplaced)         0.322     4.414    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39_n_15
                         LUT3 (Prop_lut3_I2_O)        0.288     4.702 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15/O
                         net (fo=2, unplaced)         0.517     5.219    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15_n_8
                         LUT4 (Prop_lut4_I0_O)        0.331     5.550 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19/O
                         net (fo=1, unplaced)         0.000     5.550    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19_n_8
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.926 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.926    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4_n_8
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     6.043    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3_n_8
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.275 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_2/O[0]
                         net (fo=33, unplaced)        0.803     7.078    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/C[14]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[0])
                                                      1.995     9.073 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/p/P[0]
                         net (fo=1, unplaced)         0.803     9.876    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/grp_fu_333_p3[0]
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2675, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.033    10.856    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[0]
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  0.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fixed_fu_212/grp_Seuil_calc_fixed_fu_82/grp_Seuil_calc_fixed_do_gen_fu_56/ps_V_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fixed_fu_212/grp_Seuil_calc_fixed_fu_82/grp_Seuil_calc_fixed_do_gen_fu_56/ps_V_reg_1594_pp0_iter11_reg_reg[0]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2675, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur_fixed_fu_212/grp_Seuil_calc_fixed_fu_82/grp_Seuil_calc_fixed_do_gen_fu_56/clock
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fixed_fu_212/grp_Seuil_calc_fixed_fu_82/grp_Seuil_calc_fixed_do_gen_fu_56/ps_V_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  bd_0_i/hls_inst/U0/grp_Detecteur_fixed_fu_212/grp_Seuil_calc_fixed_fu_82/grp_Seuil_calc_fixed_do_gen_fu_56/ps_V_reg_1594_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.698    bd_0_i/hls_inst/U0/grp_Detecteur_fixed_fu_212/grp_Seuil_calc_fixed_fu_82/grp_Seuil_calc_fixed_do_gen_fu_56/ps_V_reg_1594[0]
                         SRL16E                                       r  bd_0_i/hls_inst/U0/grp_Detecteur_fixed_fu_212/grp_Seuil_calc_fixed_fu_82/grp_Seuil_calc_fixed_do_gen_fu_56/ps_V_reg_1594_pp0_iter11_reg_reg[0]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2675, unset)         0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur_fixed_fu_212/grp_Seuil_calc_fixed_fu_82/grp_Seuil_calc_fixed_do_gen_fu_56/clock
                         SRL16E                                       r  bd_0_i/hls_inst/U0/grp_Detecteur_fixed_fu_212/grp_Seuil_calc_fixed_fu_82/grp_Seuil_calc_fixed_do_gen_fu_56/ps_V_reg_1594_pp0_iter11_reg_reg[0]_srl10/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/U0/grp_Detecteur_fixed_fu_212/grp_Seuil_calc_fixed_fu_82/grp_Seuil_calc_fixed_do_gen_fu_56/ps_V_reg_1594_pp0_iter11_reg_reg[0]_srl10
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/U0/grp_Detecteur_fixed_fu_212/grp_Seuil_calc_fixed_fu_82/grp_Seuil_calc_fixed_do_gen_fu_56/Seuil_calc_fixed_hbi_U23/Seuil_calc_fixed_hbi_DSP48_0_U/p/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_CRCCheck_fu_292/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_CRCCheck_fu_292/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK




INFO: [Timing 38-480] Writing timing data to binary archive.
[Tue Mar 23 13:46:22 2021] Launched impl_1...
Run output will be captured here: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Tue Mar 23 13:46:22 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2086.539 ; gain = 0.000 ; free physical = 2425 ; free virtual = 37024
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2086.730 ; gain = 0.000 ; free physical = 2209 ; free virtual = 36806
INFO: [Netlist 29-17] Analyzing 353 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.367 ; gain = 0.000 ; free physical = 1659 ; free virtual = 36254
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2346.367 ; gain = 265.766 ; free physical = 1659 ; free virtual = 36254
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2478.805 ; gain = 118.562 ; free physical = 1644 ; free virtual = 36239

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15caa9754

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2478.805 ; gain = 0.000 ; free physical = 1644 ; free virtual = 36239

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c24aa00f

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2578.801 ; gain = 24.012 ; free physical = 1548 ; free virtual = 36146
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b462ba08

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2578.801 ; gain = 24.012 ; free physical = 1548 ; free virtual = 36146
INFO: [Opt 31-389] Phase Constant propagation created 54 cells and removed 169 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c19c13ae

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2578.801 ; gain = 24.012 ; free physical = 1548 ; free virtual = 36146
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c19c13ae

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2578.801 ; gain = 24.012 ; free physical = 1548 ; free virtual = 36146
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c19c13ae

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2578.801 ; gain = 24.012 ; free physical = 1548 ; free virtual = 36146
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c19c13ae

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2578.801 ; gain = 24.012 ; free physical = 1548 ; free virtual = 36146
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |               7  |                                              0  |
|  Constant propagation         |              54  |             169  |                                              0  |
|  Sweep                        |               0  |               4  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2578.801 ; gain = 0.000 ; free physical = 1548 ; free virtual = 36146
Ending Logic Optimization Task | Checksum: cfb3ea8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2578.801 ; gain = 24.012 ; free physical = 1548 ; free virtual = 36146

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cfb3ea8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2578.801 ; gain = 0.000 ; free physical = 1547 ; free virtual = 36145

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cfb3ea8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.801 ; gain = 0.000 ; free physical = 1547 ; free virtual = 36145

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.801 ; gain = 0.000 ; free physical = 1547 ; free virtual = 36145
Ending Netlist Obfuscation Task | Checksum: cfb3ea8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.801 ; gain = 0.000 ; free physical = 1547 ; free virtual = 36145
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.242 ; gain = 0.000 ; free physical = 1519 ; free virtual = 36118
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 53ec0107

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2722.242 ; gain = 0.000 ; free physical = 1519 ; free virtual = 36118
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.242 ; gain = 0.000 ; free physical = 1519 ; free virtual = 36118

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f7cbfc71

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2722.242 ; gain = 0.000 ; free physical = 1499 ; free virtual = 36100

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f4892975

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.242 ; gain = 0.000 ; free physical = 1512 ; free virtual = 36113

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f4892975

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.242 ; gain = 0.000 ; free physical = 1512 ; free virtual = 36113
Phase 1 Placer Initialization | Checksum: 1f4892975

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.242 ; gain = 0.000 ; free physical = 1512 ; free virtual = 36113

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 176fe0c21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.242 ; gain = 0.000 ; free physical = 1497 ; free virtual = 36098

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 183 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 81 nets or cells. Created 0 new cell, deleted 81 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.270 ; gain = 0.000 ; free physical = 1483 ; free virtual = 36080

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             81  |                    81  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             81  |                    81  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 166321104

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1483 ; free virtual = 36080
Phase 2.2 Global Placement Core | Checksum: 1edbd8574

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1483 ; free virtual = 36080
Phase 2 Global Placement | Checksum: 1edbd8574

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1483 ; free virtual = 36080

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14fb3a2d0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1483 ; free virtual = 36080

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cab8655d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1478 ; free virtual = 36078

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 212d011c1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1478 ; free virtual = 36078

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e04a5b0b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1478 ; free virtual = 36078

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 188ec7368

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1480 ; free virtual = 36081

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c5a33b3a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1475 ; free virtual = 36076

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: d25dfe5e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1475 ; free virtual = 36076

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13b32a3ac

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1475 ; free virtual = 36076
Phase 3 Detail Placement | Checksum: 13b32a3ac

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1475 ; free virtual = 36076

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1767d1b32

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.258 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d8229a63

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2729.270 ; gain = 0.000 ; free physical = 1472 ; free virtual = 36070
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/U0/grp_Detecteur_fixed_fu_212/grp_Seuil_calc_fixed_fu_82/grp_Seuil_calc_fixed_do_gen_fu_56/Seuil_calc_fixed_g8j_U19/Seuil_calc_fixed_g8j_div_U/Seuil_calc_fixed_g8j_div_u_0/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 10202d85b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2729.270 ; gain = 0.000 ; free physical = 1472 ; free virtual = 36070
Phase 4.1.1.1 BUFG Insertion | Checksum: 1767d1b32

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1472 ; free virtual = 36070
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.588. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e1bf23e3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1472 ; free virtual = 36069
Phase 4.1 Post Commit Optimization | Checksum: 1e1bf23e3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1472 ; free virtual = 36069

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e1bf23e3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1472 ; free virtual = 36070

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e1bf23e3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1472 ; free virtual = 36070

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2729.270 ; gain = 0.000 ; free physical = 1472 ; free virtual = 36070
Phase 4.4 Final Placement Cleanup | Checksum: 1ce48bb0a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1472 ; free virtual = 36070
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ce48bb0a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1472 ; free virtual = 36070
Ending Placer Task | Checksum: 14c7ecad1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1472 ; free virtual = 36070
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 2729.270 ; gain = 7.027 ; free physical = 1490 ; free virtual = 36087
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2729.270 ; gain = 0.000 ; free physical = 1469 ; free virtual = 36076
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2729.270 ; gain = 0.000 ; free physical = 1478 ; free virtual = 36078
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2729.270 ; gain = 0.000 ; free physical = 1485 ; free virtual = 36084
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2729.270 ; gain = 0.000 ; free physical = 1432 ; free virtual = 36040
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f3dcaf24 ConstDB: 0 ShapeSum: 58a21bad RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "e_rd_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgbv_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgbv_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1c21e100e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2816.617 ; gain = 16.008 ; free physical = 1301 ; free virtual = 35906
Post Restoration Checksum: NetGraph: c3712724 NumContArr: feace8ea Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c21e100e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2819.078 ; gain = 18.469 ; free physical = 1298 ; free virtual = 35903

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c21e100e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2827.078 ; gain = 26.469 ; free physical = 1265 ; free virtual = 35869

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c21e100e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2827.078 ; gain = 26.469 ; free physical = 1265 ; free virtual = 35869
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 204a04095

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2836.844 ; gain = 36.234 ; free physical = 1259 ; free virtual = 35864
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.631  | TNS=0.000  | WHS=0.058  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2271f1347

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2836.844 ; gain = 36.234 ; free physical = 1257 ; free virtual = 35862

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5570
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5570
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f03bd5b2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2841.691 ; gain = 41.082 ; free physical = 1254 ; free virtual = 35859

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 391
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.476  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21640d18d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2842.691 ; gain = 42.082 ; free physical = 1253 ; free virtual = 35858
Phase 4 Rip-up And Reroute | Checksum: 21640d18d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2842.691 ; gain = 42.082 ; free physical = 1253 ; free virtual = 35858

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 21640d18d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2842.691 ; gain = 42.082 ; free physical = 1253 ; free virtual = 35858

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21640d18d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2842.691 ; gain = 42.082 ; free physical = 1253 ; free virtual = 35858
Phase 5 Delay and Skew Optimization | Checksum: 21640d18d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2842.691 ; gain = 42.082 ; free physical = 1253 ; free virtual = 35858

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1de080c90

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2842.691 ; gain = 42.082 ; free physical = 1253 ; free virtual = 35858
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.476  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1de080c90

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2842.691 ; gain = 42.082 ; free physical = 1253 ; free virtual = 35858
Phase 6 Post Hold Fix | Checksum: 1de080c90

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2842.691 ; gain = 42.082 ; free physical = 1253 ; free virtual = 35858

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.618923 %
  Global Horizontal Routing Utilization  = 0.804206 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2495ac324

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2842.691 ; gain = 42.082 ; free physical = 1253 ; free virtual = 35859

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2495ac324

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.691 ; gain = 44.082 ; free physical = 1252 ; free virtual = 35857

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 297430322

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2844.691 ; gain = 44.082 ; free physical = 1252 ; free virtual = 35857

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.476  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 297430322

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2844.691 ; gain = 44.082 ; free physical = 1253 ; free virtual = 35858
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2844.691 ; gain = 44.082 ; free physical = 1291 ; free virtual = 35896

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2844.691 ; gain = 115.422 ; free physical = 1291 ; free virtual = 35896
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2855.664 ; gain = 2.969 ; free physical = 1267 ; free virtual = 35884
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 13:47:26 2021...
[Tue Mar 23 13:47:32 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.87 ; elapsed = 00:01:10 . Memory (MB): peak = 2580.410 ; gain = 0.000 ; free physical = 2613 ; free virtual = 37226
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2580.410 ; gain = 0.000 ; free physical = 2598 ; free virtual = 37213
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2796.234 ; gain = 0.000 ; free physical = 2436 ; free virtual = 37053
Restored from archive | CPU: 0.250000 secs | Memory: 6.035301 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2796.234 ; gain = 0.000 ; free physical = 2436 ; free virtual = 37053
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.234 ; gain = 0.000 ; free physical = 2436 ; free virtual = 37053
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

Running report: report_route_status -file ./report/my_module_fixed_status_routed.rpt
Contents of report file './report/my_module_fixed_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        8008 :
       # of nets not needing routing.......... :        2436 :
           # of internally routed nets........ :        2396 :
           # of implicitly routed ports....... :          40 :
       # of routable nets..................... :        5572 :
           # of fully routed nets............. :        5572 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/my_module_fixed_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/my_module_fixed_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Mar 23 13:47:34 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing -max_paths 10 -file ./report/my_module_fixed_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 4.773ns (51.000%)  route 4.586ns (49.000%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2623, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X74Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/Q
                         net (fo=25, routed)          1.106     2.597    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342[4]
    SLICE_X76Y67         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71/O
                         net (fo=2, routed)           0.573     3.294    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71_n_8
    SLICE_X75Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75/O
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75_n_8
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.816 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.816    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41_n_8
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.038 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39/O[0]
                         net (fo=2, routed)           0.599     4.637    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39_n_15
    SLICE_X73Y67         LUT3 (Prop_lut3_I2_O)        0.328     4.965 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15/O
                         net (fo=2, routed)           0.690     5.654    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15_n_8
    SLICE_X73Y67         LUT4 (Prop_lut4_I0_O)        0.327     5.981 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19/O
                         net (fo=1, routed)           0.000     5.981    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19_n_8
    SLICE_X73Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.382 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.382    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4_n_8
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.496    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3_n_8
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.718 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_2/O[0]
                         net (fo=33, routed)          0.960     7.679    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/C[14]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[31]_P[11])
                                                      1.995     9.674 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/p/P[11]
                         net (fo=1, routed)           0.658    10.332    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/grp_fu_333_p3[11]
    SLICE_X79Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2623, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X79Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y67         FDRE (Setup_fdre_C_D)       -0.081    10.808    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[11]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 4.773ns (51.212%)  route 4.547ns (48.788%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2623, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X74Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/Q
                         net (fo=25, routed)          1.106     2.597    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342[4]
    SLICE_X76Y67         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71/O
                         net (fo=2, routed)           0.573     3.294    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71_n_8
    SLICE_X75Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75/O
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75_n_8
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.816 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.816    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41_n_8
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.038 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39/O[0]
                         net (fo=2, routed)           0.599     4.637    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39_n_15
    SLICE_X73Y67         LUT3 (Prop_lut3_I2_O)        0.328     4.965 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15/O
                         net (fo=2, routed)           0.690     5.654    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15_n_8
    SLICE_X73Y67         LUT4 (Prop_lut4_I0_O)        0.327     5.981 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19/O
                         net (fo=1, routed)           0.000     5.981    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19_n_8
    SLICE_X73Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.382 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.382    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4_n_8
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.496    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3_n_8
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.718 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_2/O[0]
                         net (fo=33, routed)          0.960     7.679    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/C[14]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[31]_P[8])
                                                      1.995     9.674 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/p/P[8]
                         net (fo=1, routed)           0.619    10.293    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/grp_fu_333_p3[8]
    SLICE_X79Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2623, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X79Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y67         FDRE (Setup_fdre_C_D)       -0.093    10.796    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[8]
  -------------------------------------------------------------------
                         required time                         10.796    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/tmp_7_reg_363_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 4.773ns (51.625%)  route 4.472ns (48.375%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2623, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X74Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/Q
                         net (fo=25, routed)          1.106     2.597    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342[4]
    SLICE_X76Y67         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71/O
                         net (fo=2, routed)           0.573     3.294    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71_n_8
    SLICE_X75Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75/O
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75_n_8
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.816 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.816    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41_n_8
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.038 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39/O[0]
                         net (fo=2, routed)           0.599     4.637    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39_n_15
    SLICE_X73Y67         LUT3 (Prop_lut3_I2_O)        0.328     4.965 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15/O
                         net (fo=2, routed)           0.690     5.654    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15_n_8
    SLICE_X73Y67         LUT4 (Prop_lut4_I0_O)        0.327     5.981 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19/O
                         net (fo=1, routed)           0.000     5.981    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19_n_8
    SLICE_X73Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.382 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.382    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4_n_8
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.496    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3_n_8
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.718 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_2/O[0]
                         net (fo=33, routed)          0.960     7.679    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/C[14]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[31]_P[15])
                                                      1.995     9.674 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/p/P[15]
                         net (fo=2, routed)           0.545    10.218    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/grp_fu_333_p3[15]
    SLICE_X81Y68         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/tmp_7_reg_363_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2623, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X81Y68         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/tmp_7_reg_363_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X81Y68         FDRE (Setup_fdre_C_D)       -0.047    10.842    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/tmp_7_reg_363_reg[1]
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 4.773ns (51.912%)  route 4.421ns (48.088%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2623, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X74Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/Q
                         net (fo=25, routed)          1.106     2.597    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342[4]
    SLICE_X76Y67         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71/O
                         net (fo=2, routed)           0.573     3.294    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71_n_8
    SLICE_X75Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75/O
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75_n_8
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.816 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.816    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41_n_8
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.038 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39/O[0]
                         net (fo=2, routed)           0.599     4.637    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39_n_15
    SLICE_X73Y67         LUT3 (Prop_lut3_I2_O)        0.328     4.965 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15/O
                         net (fo=2, routed)           0.690     5.654    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15_n_8
    SLICE_X73Y67         LUT4 (Prop_lut4_I0_O)        0.327     5.981 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19/O
                         net (fo=1, routed)           0.000     5.981    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19_n_8
    SLICE_X73Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.382 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.382    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4_n_8
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.496    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3_n_8
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.718 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_2/O[0]
                         net (fo=33, routed)          0.960     7.679    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/C[14]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[31]_P[15])
                                                      1.995     9.674 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/p/P[15]
                         net (fo=2, routed)           0.494    10.167    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/grp_fu_333_p3[15]
    SLICE_X79Y68         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2623, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X79Y68         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y68         FDRE (Setup_fdre_C_D)       -0.092    10.797    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[15]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 4.773ns (51.694%)  route 4.460ns (48.306%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2623, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X74Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/Q
                         net (fo=25, routed)          1.106     2.597    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342[4]
    SLICE_X76Y67         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71/O
                         net (fo=2, routed)           0.573     3.294    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71_n_8
    SLICE_X75Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75/O
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75_n_8
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.816 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.816    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41_n_8
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.038 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39/O[0]
                         net (fo=2, routed)           0.599     4.637    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39_n_15
    SLICE_X73Y67         LUT3 (Prop_lut3_I2_O)        0.328     4.965 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15/O
                         net (fo=2, routed)           0.690     5.654    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15_n_8
    SLICE_X73Y67         LUT4 (Prop_lut4_I0_O)        0.327     5.981 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19/O
                         net (fo=1, routed)           0.000     5.981    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19_n_8
    SLICE_X73Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.382 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.382    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4_n_8
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.496    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3_n_8
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.718 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_2/O[0]
                         net (fo=33, routed)          0.960     7.679    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/C[14]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[31]_P[1])
                                                      1.995     9.674 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/p/P[1]
                         net (fo=1, routed)           0.532    10.206    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/grp_fu_333_p3[1]
    SLICE_X78Y64         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2623, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X78Y64         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X78Y64         FDRE (Setup_fdre_C_D)       -0.045    10.844    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[1]
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/tmp_7_reg_363_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 4.773ns (51.710%)  route 4.457ns (48.290%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2623, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X74Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/Q
                         net (fo=25, routed)          1.106     2.597    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342[4]
    SLICE_X76Y67         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71/O
                         net (fo=2, routed)           0.573     3.294    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71_n_8
    SLICE_X75Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75/O
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75_n_8
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.816 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.816    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41_n_8
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.038 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39/O[0]
                         net (fo=2, routed)           0.599     4.637    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39_n_15
    SLICE_X73Y67         LUT3 (Prop_lut3_I2_O)        0.328     4.965 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15/O
                         net (fo=2, routed)           0.690     5.654    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15_n_8
    SLICE_X73Y67         LUT4 (Prop_lut4_I0_O)        0.327     5.981 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19/O
                         net (fo=1, routed)           0.000     5.981    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19_n_8
    SLICE_X73Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.382 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.382    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4_n_8
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.496    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3_n_8
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.718 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_2/O[0]
                         net (fo=33, routed)          0.960     7.679    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/C[14]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[31]_P[14])
                                                      1.995     9.674 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/p/P[14]
                         net (fo=2, routed)           0.529    10.203    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/grp_fu_333_p3[14]
    SLICE_X78Y68         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/tmp_7_reg_363_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2623, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X78Y68         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/tmp_7_reg_363_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X78Y68         FDRE (Setup_fdre_C_D)       -0.045    10.844    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/tmp_7_reg_363_reg[0]
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 4.773ns (51.976%)  route 4.410ns (48.024%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2623, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X74Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/Q
                         net (fo=25, routed)          1.106     2.597    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342[4]
    SLICE_X76Y67         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71/O
                         net (fo=2, routed)           0.573     3.294    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71_n_8
    SLICE_X75Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75/O
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75_n_8
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.816 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.816    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41_n_8
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.038 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39/O[0]
                         net (fo=2, routed)           0.599     4.637    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39_n_15
    SLICE_X73Y67         LUT3 (Prop_lut3_I2_O)        0.328     4.965 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15/O
                         net (fo=2, routed)           0.690     5.654    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15_n_8
    SLICE_X73Y67         LUT4 (Prop_lut4_I0_O)        0.327     5.981 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19/O
                         net (fo=1, routed)           0.000     5.981    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19_n_8
    SLICE_X73Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.382 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.382    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4_n_8
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.496    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3_n_8
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.718 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_2/O[0]
                         net (fo=33, routed)          0.960     7.679    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/C[14]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[31]_P[10])
                                                      1.995     9.674 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/p/P[10]
                         net (fo=1, routed)           0.482    10.156    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/grp_fu_333_p3[10]
    SLICE_X79Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2623, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X79Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y67         FDRE (Setup_fdre_C_D)       -0.092    10.797    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[10]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 4.773ns (51.976%)  route 4.410ns (48.024%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2623, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X74Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/Q
                         net (fo=25, routed)          1.106     2.597    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342[4]
    SLICE_X76Y67         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71/O
                         net (fo=2, routed)           0.573     3.294    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71_n_8
    SLICE_X75Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75/O
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75_n_8
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.816 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.816    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41_n_8
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.038 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39/O[0]
                         net (fo=2, routed)           0.599     4.637    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39_n_15
    SLICE_X73Y67         LUT3 (Prop_lut3_I2_O)        0.328     4.965 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15/O
                         net (fo=2, routed)           0.690     5.654    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15_n_8
    SLICE_X73Y67         LUT4 (Prop_lut4_I0_O)        0.327     5.981 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19/O
                         net (fo=1, routed)           0.000     5.981    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19_n_8
    SLICE_X73Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.382 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.382    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4_n_8
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.496    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3_n_8
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.718 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_2/O[0]
                         net (fo=33, routed)          0.960     7.679    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/C[14]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[31]_P[7])
                                                      1.995     9.674 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/p/P[7]
                         net (fo=1, routed)           0.482    10.156    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/grp_fu_333_p3[7]
    SLICE_X79Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2623, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X79Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y66         FDRE (Setup_fdre_C_D)       -0.092    10.797    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[7]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 4.773ns (51.716%)  route 4.456ns (48.284%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2623, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X74Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/Q
                         net (fo=25, routed)          1.106     2.597    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342[4]
    SLICE_X76Y67         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71/O
                         net (fo=2, routed)           0.573     3.294    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71_n_8
    SLICE_X75Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75/O
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75_n_8
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.816 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.816    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41_n_8
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.038 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39/O[0]
                         net (fo=2, routed)           0.599     4.637    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39_n_15
    SLICE_X73Y67         LUT3 (Prop_lut3_I2_O)        0.328     4.965 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15/O
                         net (fo=2, routed)           0.690     5.654    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15_n_8
    SLICE_X73Y67         LUT4 (Prop_lut4_I0_O)        0.327     5.981 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19/O
                         net (fo=1, routed)           0.000     5.981    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19_n_8
    SLICE_X73Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.382 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.382    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4_n_8
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.496    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3_n_8
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.718 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_2/O[0]
                         net (fo=33, routed)          0.960     7.679    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/C[14]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[31]_P[5])
                                                      1.995     9.674 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/p/P[5]
                         net (fo=1, routed)           0.528    10.202    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/grp_fu_333_p3[5]
    SLICE_X78Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2623, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X78Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X78Y67         FDRE (Setup_fdre_C_D)       -0.045    10.844    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[5]
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 4.773ns (51.722%)  route 4.455ns (48.278%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2623, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X74Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/Q
                         net (fo=25, routed)          1.106     2.597    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342[4]
    SLICE_X76Y67         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71/O
                         net (fo=2, routed)           0.573     3.294    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71_n_8
    SLICE_X75Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75/O
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75_n_8
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.816 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.816    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41_n_8
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.038 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39/O[0]
                         net (fo=2, routed)           0.599     4.637    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39_n_15
    SLICE_X73Y67         LUT3 (Prop_lut3_I2_O)        0.328     4.965 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15/O
                         net (fo=2, routed)           0.690     5.654    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15_n_8
    SLICE_X73Y67         LUT4 (Prop_lut4_I0_O)        0.327     5.981 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19/O
                         net (fo=1, routed)           0.000     5.981    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19_n_8
    SLICE_X73Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.382 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.382    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4_n_8
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.496    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3_n_8
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.718 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_2/O[0]
                         net (fo=33, routed)          0.960     7.679    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/C[14]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[31]_P[14])
                                                      1.995     9.674 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/p/P[14]
                         net (fo=2, routed)           0.527    10.201    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/grp_fu_333_p3[14]
    SLICE_X79Y68         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2623, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X79Y68         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y68         FDRE (Setup_fdre_C_D)       -0.040    10.849    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[14]
  -------------------------------------------------------------------
                         required time                         10.849    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  0.648    





Running report: report_utilization -file ./report/my_module_fixed_utilization_routed.rpt
Contents of report file './report/my_module_fixed_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Mar 23 13:47:35 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -file ./report/my_module_fixed_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100tcsg324-1
| Design State : Routed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 2078 |     0 |     63400 |  3.28 |
|   LUT as Logic             | 1982 |     0 |     63400 |  3.13 |
|   LUT as Memory            |   96 |     0 |     19000 |  0.51 |
|     LUT as Distributed RAM |   16 |     0 |           |       |
|     LUT as Shift Register  |   80 |     0 |           |       |
| Slice Registers            | 2481 |     0 |    126800 |  1.96 |
|   Register as Flip Flop    | 2481 |     0 |    126800 |  1.96 |
|   Register as Latch        |    0 |     0 |    126800 |  0.00 |
| F7 Muxes                   |    5 |     0 |     31700 |  0.02 |
| F8 Muxes                   |    0 |     0 |     15850 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 55    |          Yes |         Set |            - |
| 2426  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  901 |     0 |     15850 |  5.68 |
|   SLICEL                                   |  600 |     0 |           |       |
|   SLICEM                                   |  301 |     0 |           |       |
| LUT as Logic                               | 1982 |     0 |     63400 |  3.13 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     | 1365 |       |           |       |
|   using O5 and O6                          |  617 |       |           |       |
| LUT as Memory                              |   96 |     0 |     19000 |  0.51 |
|   LUT as Distributed RAM                   |   16 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   16 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
|   LUT as Shift Register                    |   80 |     0 |           |       |
|     using O5 output only                   |   20 |       |           |       |
|     using O6 output only                   |   56 |       |           |       |
|     using O5 and O6                        |    4 |       |           |       |
| Slice Registers                            | 2481 |     0 |    126800 |  1.96 |
|   Register driven from within the Slice    | 1238 |       |           |       |
|   Register driven from outside the Slice   | 1243 |       |           |       |
|     LUT in front of the register is unused |  697 |       |           |       |
|     LUT in front of the register is used   |  546 |       |           |       |
| Unique Control Sets                        |   68 |       |     15850 |  0.43 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       135 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       135 |  0.00 |
|   RAMB18       |    0 |     0 |       270 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   43 |     0 |       240 | 17.92 |
|   DSP48E1 only |   43 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       210 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         6 |  0.00 |
| IBUFDS                      |    0 |     0 |       202 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       300 |  0.00 |
| ILOGIC                      |    0 |     0 |       210 |  0.00 |
| OLOGIC                      |    0 |     0 |       210 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        24 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2426 |        Flop & Latch |
| LUT3     |  789 |                 LUT |
| LUT2     |  639 |                 LUT |
| LUT6     |  431 |                 LUT |
| LUT4     |  338 |                 LUT |
| LUT5     |  299 |                 LUT |
| CARRY4   |  273 |          CarryLogic |
| LUT1     |  103 |                 LUT |
| FDSE     |   55 |        Flop & Latch |
| SRLC32E  |   51 |  Distributed Memory |
| DSP48E1  |   43 |    Block Arithmetic |
| SRL16E   |   33 |  Distributed Memory |
| RAMS64E  |    8 |  Distributed Memory |
| RAMS32   |    8 |  Distributed Memory |
| MUXF7    |    5 |               MuxFx |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/my_module_fixed_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/my_module_fixed_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Mar 23 13:47:35 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file ./report/my_module_fixed_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.476        0.000                      0                 6635        0.046        0.000                      0                 6635        3.750        0.000                       0                  2621  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.476        0.000                      0                 6635        0.046        0.000                      0                 6635        3.750        0.000                       0                  2621  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 4.773ns (51.000%)  route 4.586ns (49.000%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2623, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X74Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342_reg[4]/Q
                         net (fo=25, routed)          1.106     2.597    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/val_V_reg_342[4]
    SLICE_X76Y67         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71/O
                         net (fo=2, routed)           0.573     3.294    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_71_n_8
    SLICE_X75Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75/O
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_75_n_8
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.816 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.816    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_41_n_8
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.038 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39/O[0]
                         net (fo=2, routed)           0.599     4.637    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_39_n_15
    SLICE_X73Y67         LUT3 (Prop_lut3_I2_O)        0.328     4.965 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15/O
                         net (fo=2, routed)           0.690     5.654    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_15_n_8
    SLICE_X73Y67         LUT4 (Prop_lut4_I0_O)        0.327     5.981 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19/O
                         net (fo=1, routed)           0.000     5.981    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_19_n_8
    SLICE_X73Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.382 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.382    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_4_n_8
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.496    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_3_n_8
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.718 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/p_i_2/O[0]
                         net (fo=33, routed)          0.960     7.679    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/C[14]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[31]_P[11])
                                                      1.995     9.674 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/ModuleCompute_macjbC_U64/ModuleCompute_macjbC_DSP48_2_U/p/P[11]
                         net (fo=1, routed)           0.658    10.332    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/grp_fu_333_p3[11]
    SLICE_X79Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2623, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/clock
    SLICE_X79Y67         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y67         FDRE (Setup_fdre_C_D)       -0.081    10.808    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_196/grp_ModuleCompute_do_gen_fu_62/add_ln101_reg_352_reg[11]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  0.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_DownSampling_fu_250/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2623, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_DownSampling_fu_250/grp_DownSampling_do_gen_fu_56/clock
    SLICE_X51Y80         FDRE                                         r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_250/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_250/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[6]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_reg_70_reg[7]_0[6]
    SLICE_X50Y79         SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2623, unset)         0.432     0.432    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X50Y79         SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X50Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y31   bd_0_i/hls_inst/U0/grp_Detecteur_fixed_fu_212/grp_Seuil_calc_fixed_fu_82/grp_Seuil_calc_fixed_do_gen_fu_56/Seuil_calc_fixed_hbi_U23/Seuil_calc_fixed_hbi_DSP48_0_U/p/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y64  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_292/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y64  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_292/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK




HLS: impl run complete: worst setup slack (WNS)=0.476133, worst hold slack (WHS)=0.046418, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  15850 63400 126800 240 270 0 0
HLS EXTRACTION: impl area_current: 901 2078 2481 43 0 0 80 0 0 0
HLS EXTRACTION: generated /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/report/vhdl/my_module_fixed_export.xml


Implementation tool: Xilinx Vivado v.2020.1
Project:             adsb_receiver_hls_fixed
Solution:            solution1
Device target:       xc7a100t-csg324-1
Report date:         Tue Mar 23 13:47:35 CET 2021

#=== Post-Implementation Resource usage ===
SLICE:          901
LUT:           2078
FF:            2481
DSP:             43
BRAM:             0
SRL:             80
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    9.020
CP achieved post-implementation:    9.524
Timing met

HLS EXTRACTION: generated /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/adsb_receiver_hls_fixed/solution1/impl/report/vhdl/my_module_fixed_export.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 13:47:35 2021...
