{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697166499809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697166499809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 00:08:19 2023 " "Processing started: Fri Oct 13 00:08:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697166499809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166499809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC " "Command: quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166499810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697166500082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697166500082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/tcc_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /repos/interfacetcc/hdl/tcc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_package " "Found design unit 1: tcc_package" {  } { { "../hdl/tcc_package.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/test/write_request_injector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/test/write_request_injector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_request_injector-rtl " "Found design unit 1: write_request_injector-rtl" {  } { { "../hdl/slave/test/write_request_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/write_request_injector.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506907 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_request_injector " "Found entity 1: write_request_injector" {  } { { "../hdl/slave/test/write_request_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/write_request_injector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/test/tb_slave_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/test/tb_slave_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_slave_write-rtl " "Found design unit 1: tb_slave_write-rtl" {  } { { "../hdl/slave/test/tb_slave_write.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/tb_slave_write.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506908 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_slave_write " "Found entity 1: tb_slave_write" {  } { { "../hdl/slave/test/tb_slave_write.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/tb_slave_write.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/test/tb_slave_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/test/tb_slave_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_slave_read-rtl " "Found design unit 1: tb_slave_read-rtl" {  } { { "../hdl/slave/test/tb_slave_read.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/tb_slave_read.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506909 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_slave_read " "Found entity 1: tb_slave_read" {  } { { "../hdl/slave/test/tb_slave_read.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/tb_slave_read.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/test/read_request_injector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/test/read_request_injector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_request_injector-rtl " "Found design unit 1: read_request_injector-rtl" {  } { { "../hdl/slave/test/read_request_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/read_request_injector.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506910 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_request_injector " "Found entity 1: read_request_injector" {  } { { "../hdl/slave/test/read_request_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/read_request_injector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/frontend/frontend_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/frontend/frontend_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frontend_slave-rtl " "Found design unit 1: frontend_slave-rtl" {  } { { "../hdl/slave/frontend/frontend_slave.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/frontend/frontend_slave.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506912 ""} { "Info" "ISGN_ENTITY_NAME" "1 frontend_slave " "Found entity 1: frontend_slave" {  } { { "../hdl/slave/frontend/frontend_slave.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/frontend/frontend_slave.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/backend/reception/backend_slave_reception.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/reception/backend_slave_reception.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_slave_reception-rtl " "Found design unit 1: backend_slave_reception-rtl" {  } { { "../hdl/slave/backend/reception/backend_slave_reception.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/reception/backend_slave_reception.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506913 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_slave_reception " "Found entity 1: backend_slave_reception" {  } { { "../hdl/slave/backend/reception/backend_slave_reception.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/reception/backend_slave_reception.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_slave_depacketizer_control-rtl " "Found design unit 1: backend_slave_depacketizer_control-rtl" {  } { { "../hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506914 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_slave_depacketizer_control " "Found entity 1: backend_slave_depacketizer_control" {  } { { "../hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_slave_packetizer_datapath-rtl " "Found design unit 1: backend_slave_packetizer_datapath-rtl" {  } { { "../hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506915 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_slave_packetizer_datapath " "Found entity 1: backend_slave_packetizer_datapath" {  } { { "../hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/backend/injection/backend_slave_packetizer_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/injection/backend_slave_packetizer_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_slave_packetizer_control-rtl " "Found design unit 1: backend_slave_packetizer_control-rtl" {  } { { "../hdl/slave/backend/injection/backend_slave_packetizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_packetizer_control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506916 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_slave_packetizer_control " "Found entity 1: backend_slave_packetizer_control" {  } { { "../hdl/slave/backend/injection/backend_slave_packetizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_packetizer_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/backend/injection/backend_slave_injection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/injection/backend_slave_injection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_slave_injection-rtl " "Found design unit 1: backend_slave_injection-rtl" {  } { { "../hdl/slave/backend/injection/backend_slave_injection.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_injection.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506917 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_slave_injection " "Found entity 1: backend_slave_injection" {  } { { "../hdl/slave/backend/injection/backend_slave_injection.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_injection.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/backend/backend_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/backend_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_slave-rtl " "Found design unit 1: backend_slave-rtl" {  } { { "../hdl/slave/backend/backend_slave.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/backend_slave.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506918 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_slave " "Found entity 1: backend_slave" {  } { { "../hdl/slave/backend/backend_slave.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/backend_slave.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/tcc_top_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/tcc_top_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_top_slave-rtl " "Found design unit 1: tcc_top_slave-rtl" {  } { { "../hdl/slave/tcc_top_slave.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/tcc_top_slave.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506919 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_top_slave " "Found entity 1: tcc_top_slave" {  } { { "../hdl/slave/tcc_top_slave.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/tcc_top_slave.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/test/reception/write_response_injector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/reception/write_response_injector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_response_injector-arch_write_response_injector " "Found design unit 1: write_response_injector-arch_write_response_injector" {  } { { "../hdl/master/test/reception/write_response_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/write_response_injector.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506920 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_response_injector " "Found entity 1: write_response_injector" {  } { { "../hdl/master/test/reception/write_response_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/write_response_injector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/test/reception/tb_master_reception_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/reception/tb_master_reception_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_master_reception_write-arch_tb_master_reception_write " "Found design unit 1: tb_master_reception_write-arch_tb_master_reception_write" {  } { { "../hdl/master/test/reception/tb_master_reception_write.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/tb_master_reception_write.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506921 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_master_reception_write " "Found entity 1: tb_master_reception_write" {  } { { "../hdl/master/test/reception/tb_master_reception_write.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/tb_master_reception_write.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/test/reception/tb_master_reception_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/reception/tb_master_reception_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_master_reception_read-arch_tb_master_reception_read " "Found design unit 1: tb_master_reception_read-arch_tb_master_reception_read" {  } { { "../hdl/master/test/reception/tb_master_reception_read.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/tb_master_reception_read.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506922 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_master_reception_read " "Found entity 1: tb_master_reception_read" {  } { { "../hdl/master/test/reception/tb_master_reception_read.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/tb_master_reception_read.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/test/reception/read_response_injector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/reception/read_response_injector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_response_injector-arch_read_response_injector " "Found design unit 1: read_response_injector-arch_read_response_injector" {  } { { "../hdl/master/test/reception/read_response_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/read_response_injector.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506923 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_response_injector " "Found entity 1: read_response_injector" {  } { { "../hdl/master/test/reception/read_response_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/read_response_injector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/test/injection/tb_master_injection_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/injection/tb_master_injection_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_master_injection_write-arch_tb_master_injection_write " "Found design unit 1: tb_master_injection_write-arch_tb_master_injection_write" {  } { { "../hdl/master/test/injection/tb_master_injection_write.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/injection/tb_master_injection_write.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506924 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_master_injection_write " "Found entity 1: tb_master_injection_write" {  } { { "../hdl/master/test/injection/tb_master_injection_write.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/injection/tb_master_injection_write.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/test/injection/tb_master_injection_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/injection/tb_master_injection_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_master_injection_read-arch_tb_master_injection_read " "Found design unit 1: tb_master_injection_read-arch_tb_master_injection_read" {  } { { "../hdl/master/test/injection/tb_master_injection_read.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/injection/tb_master_injection_read.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506925 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_master_injection_read " "Found entity 1: tb_master_injection_read" {  } { { "../hdl/master/test/injection/tb_master_injection_read.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/injection/tb_master_injection_read.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/frontend/frontend_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/frontend/frontend_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frontend_master-rtl " "Found design unit 1: frontend_master-rtl" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506926 ""} { "Info" "ISGN_ENTITY_NAME" "1 frontend_master " "Found entity 1: frontend_master" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/reception/backend_master_reception.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/reception/backend_master_reception.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master_reception-rtl " "Found design unit 1: backend_master_reception-rtl" {  } { { "../hdl/master/backend/reception/backend_master_reception.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_reception.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506929 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master_reception " "Found entity 1: backend_master_reception" {  } { { "../hdl/master/backend/reception/backend_master_reception.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_reception.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/reception/backend_master_depacketizer_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/reception/backend_master_depacketizer_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master_depacketizer_control-rtl " "Found design unit 1: backend_master_depacketizer_control-rtl" {  } { { "../hdl/master/backend/reception/backend_master_depacketizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_depacketizer_control.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506931 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master_depacketizer_control " "Found entity 1: backend_master_depacketizer_control" {  } { { "../hdl/master/backend/reception/backend_master_depacketizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_depacketizer_control.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/injection/backend_master_routing_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/injection/backend_master_routing_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master_routing_table-rtl " "Found design unit 1: backend_master_routing_table-rtl" {  } { { "../hdl/master/backend/injection/backend_master_routing_table.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_routing_table.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506932 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master_routing_table " "Found entity 1: backend_master_routing_table" {  } { { "../hdl/master/backend/injection/backend_master_routing_table.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_routing_table.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master_packetizer_datapath-rtl " "Found design unit 1: backend_master_packetizer_datapath-rtl" {  } { { "../hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506933 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master_packetizer_datapath " "Found entity 1: backend_master_packetizer_datapath" {  } { { "../hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/injection/backend_master_packetizer_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/injection/backend_master_packetizer_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master_packetizer_control-rtl " "Found design unit 1: backend_master_packetizer_control-rtl" {  } { { "../hdl/master/backend/injection/backend_master_packetizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_control.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506934 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master_packetizer_control " "Found entity 1: backend_master_packetizer_control" {  } { { "../hdl/master/backend/injection/backend_master_packetizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/injection/backend_master_injection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/injection/backend_master_injection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master_injection-rtl " "Found design unit 1: backend_master_injection-rtl" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506935 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master_injection " "Found entity 1: backend_master_injection" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/backend_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/backend_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master-rtl " "Found design unit 1: backend_master-rtl" {  } { { "../hdl/master/backend/backend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/backend_master.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506936 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master " "Found entity 1: backend_master" {  } { { "../hdl/master/backend/backend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/backend_master.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/tcc_top_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/tcc_top_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_top_master-rtl " "Found design unit 1: tcc_top_master-rtl" {  } { { "../hdl/master/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506937 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_top_master " "Found entity 1: tcc_top_master" {  } { { "../hdl/master/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/xina.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/xina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xina_pkg " "Found design unit 1: xina_pkg" {  } { { "../hdl/dependencies/xina/rtl/xina.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506938 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xina-rtl " "Found design unit 2: xina-rtl" {  } { { "../hdl/dependencies/xina/rtl/xina.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506938 ""} { "Info" "ISGN_ENTITY_NAME" "1 xina " "Found entity 1: xina" {  } { { "../hdl/dependencies/xina/rtl/xina.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-rtl " "Found design unit 1: switch-rtl" {  } { { "../hdl/dependencies/xina/rtl/switch.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506939 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "../hdl/dependencies/xina/rtl/switch.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/routing_xy.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/routing_xy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routing_xy-moore " "Found design unit 1: routing_xy-moore" {  } { { "../hdl/dependencies/xina/rtl/routing_xy.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506940 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 routing_xy-mealy " "Found design unit 2: routing_xy-mealy" {  } { { "../hdl/dependencies/xina/rtl/routing_xy.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506940 ""} { "Info" "ISGN_ENTITY_NAME" "1 routing_xy " "Found entity 1: routing_xy" {  } { { "../hdl/dependencies/xina/rtl/routing_xy.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/routing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/routing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routing-rtl " "Found design unit 1: routing-rtl" {  } { { "../hdl/dependencies/xina/rtl/routing.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506941 ""} { "Info" "ISGN_ENTITY_NAME" "1 routing " "Found entity 1: routing" {  } { { "../hdl/dependencies/xina/rtl/routing.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/router.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/router.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router-rtl " "Found design unit 1: router-rtl" {  } { { "../hdl/dependencies/xina/rtl/router.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506942 ""} { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "../hdl/dependencies/xina/rtl/router.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out_hs.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out_hs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_out_hs-moore " "Found design unit 1: flow_out_hs-moore" {  } { { "../hdl/dependencies/xina/rtl/flow_out_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 flow_out_hs-mealy " "Found design unit 2: flow_out_hs-mealy" {  } { { "../hdl/dependencies/xina/rtl/flow_out_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506943 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_out_hs " "Found entity 1: flow_out_hs" {  } { { "../hdl/dependencies/xina/rtl/flow_out_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_out-rtl " "Found design unit 1: flow_out-rtl" {  } { { "../hdl/dependencies/xina/rtl/flow_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506944 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_out " "Found entity 1: flow_out" {  } { { "../hdl/dependencies/xina/rtl/flow_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in_hs.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in_hs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_in_hs-moore " "Found design unit 1: flow_in_hs-moore" {  } { { "../hdl/dependencies/xina/rtl/flow_in_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506945 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 flow_in_hs-mealy " "Found design unit 2: flow_in_hs-mealy" {  } { { "../hdl/dependencies/xina/rtl/flow_in_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506945 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_in_hs " "Found entity 1: flow_in_hs" {  } { { "../hdl/dependencies/xina/rtl/flow_in_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_in-rtl " "Found design unit 1: flow_in-rtl" {  } { { "../hdl/dependencies/xina/rtl/flow_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506946 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_in " "Found entity 1: flow_in" {  } { { "../hdl/dependencies/xina/rtl/flow_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/crossbar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/crossbar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crossbar-rtl " "Found design unit 1: crossbar-rtl" {  } { { "../hdl/dependencies/xina/rtl/crossbar.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506947 ""} { "Info" "ISGN_ENTITY_NAME" "1 crossbar " "Found entity 1: crossbar" {  } { { "../hdl/dependencies/xina/rtl/crossbar.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/channel_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/channel_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_out-rtl " "Found design unit 1: channel_out-rtl" {  } { { "../hdl/dependencies/xina/rtl/channel_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506948 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_out " "Found entity 1: channel_out" {  } { { "../hdl/dependencies/xina/rtl/channel_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/channel_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/channel_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_in-rtl " "Found design unit 1: channel_in-rtl" {  } { { "../hdl/dependencies/xina/rtl/channel_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506949 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_in " "Found entity 1: channel_in" {  } { { "../hdl/dependencies/xina/rtl/channel_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/buffering_fifo.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/buffering_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffering_fifo-ring " "Found design unit 1: buffering_fifo-ring" {  } { { "../hdl/dependencies/xina/rtl/buffering_fifo.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 buffering_fifo-shift " "Found design unit 2: buffering_fifo-shift" {  } { { "../hdl/dependencies/xina/rtl/buffering_fifo.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506950 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffering_fifo " "Found entity 1: buffering_fifo" {  } { { "../hdl/dependencies/xina/rtl/buffering_fifo.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/buffering.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/buffering.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffering-rtl " "Found design unit 1: buffering-rtl" {  } { { "../hdl/dependencies/xina/rtl/buffering.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506951 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffering " "Found entity 1: buffering" {  } { { "../hdl/dependencies/xina/rtl/buffering.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration_rr.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration_rr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbitration_rr-moore " "Found design unit 1: arbitration_rr-moore" {  } { { "../hdl/dependencies/xina/rtl/arbitration_rr.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506952 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 arbitration_rr-mealy " "Found design unit 2: arbitration_rr-mealy" {  } { { "../hdl/dependencies/xina/rtl/arbitration_rr.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506952 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbitration_rr " "Found entity 1: arbitration_rr" {  } { { "../hdl/dependencies/xina/rtl/arbitration_rr.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbitration-rtl " "Found design unit 1: arbitration-rtl" {  } { { "../hdl/dependencies/xina/rtl/arbitration.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506953 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbitration " "Found entity 1: arbitration" {  } { { "../hdl/dependencies/xina/rtl/arbitration.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/common/send_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/common/send_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 send_control-rtl " "Found design unit 1: send_control-rtl" {  } { { "../hdl/common/send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/common/send_control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506954 ""} { "Info" "ISGN_ENTITY_NAME" "1 send_control " "Found entity 1: send_control" {  } { { "../hdl/common/send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/common/send_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/common/receive_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/common/receive_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receive_control-rtl " "Found design unit 1: receive_control-rtl" {  } { { "../hdl/common/receive_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/common/receive_control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506955 ""} { "Info" "ISGN_ENTITY_NAME" "1 receive_control " "Found entity 1: receive_control" {  } { { "../hdl/common/receive_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/common/receive_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/basic/mux6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/basic/mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux6-rtl " "Found design unit 1: mux6-rtl" {  } { { "../hdl/basic/mux6.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/basic/mux6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506955 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "../hdl/basic/mux6.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/basic/mux6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/basic/mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/basic/mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-rtl " "Found design unit 1: mux5-rtl" {  } { { "../hdl/basic/mux5.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/basic/mux5.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506956 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "../hdl/basic/mux5.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/basic/mux5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166506956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166506956 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "backend_master " "Elaborating entity \"backend_master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697166507018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backend_master_injection backend_master_injection:u_INJECTION " "Elaborating entity \"backend_master_injection\" for hierarchy \"backend_master_injection:u_INJECTION\"" {  } { { "../hdl/master/backend/backend_master.vhd" "u_INJECTION" { Text "E:/repos/InterfaceTCC/hdl/master/backend/backend_master.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166507084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backend_master_routing_table backend_master_injection:u_INJECTION\|backend_master_routing_table:u_ROUTING_TABLE " "Elaborating entity \"backend_master_routing_table\" for hierarchy \"backend_master_injection:u_INJECTION\|backend_master_routing_table:u_ROUTING_TABLE\"" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "u_ROUTING_TABLE" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166507087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backend_master_packetizer_control backend_master_injection:u_INJECTION\|backend_master_packetizer_control:u_PACKETIZER_CONTROL " "Elaborating entity \"backend_master_packetizer_control\" for hierarchy \"backend_master_injection:u_INJECTION\|backend_master_packetizer_control:u_PACKETIZER_CONTROL\"" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "u_PACKETIZER_CONTROL" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166507090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backend_master_packetizer_datapath backend_master_injection:u_INJECTION\|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH " "Elaborating entity \"backend_master_packetizer_datapath\" for hierarchy \"backend_master_injection:u_INJECTION\|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH\"" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "u_PACKETIZER_DATAPATH" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166507094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 backend_master_injection:u_INJECTION\|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH\|mux6:u_MUX6 " "Elaborating entity \"mux6\" for hierarchy \"backend_master_injection:u_INJECTION\|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH\|mux6:u_MUX6\"" {  } { { "../hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" "u_MUX6" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166507097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffering backend_master_injection:u_INJECTION\|buffering:u_BUFFER_FIFO " "Elaborating entity \"buffering\" for hierarchy \"backend_master_injection:u_INJECTION\|buffering:u_BUFFER_FIFO\"" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "u_BUFFER_FIFO" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166507100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "buffering_fifo backend_master_injection:u_INJECTION\|buffering:u_BUFFER_FIFO\|buffering_fifo:\\fifo:shift A:shift " "Elaborating entity \"buffering_fifo\" using architecture \"A:shift\" for hierarchy \"backend_master_injection:u_INJECTION\|buffering:u_BUFFER_FIFO\|buffering_fifo:\\fifo:shift\"" {  } { { "../hdl/dependencies/xina/rtl/buffering.vhd" "\\fifo:shift" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166507102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_control backend_master_injection:u_INJECTION\|send_control:u_SEND_CONTROL " "Elaborating entity \"send_control\" for hierarchy \"backend_master_injection:u_INJECTION\|send_control:u_SEND_CONTROL\"" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "u_SEND_CONTROL" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166507104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backend_master_reception backend_master_reception:u_RECEPTION " "Elaborating entity \"backend_master_reception\" for hierarchy \"backend_master_reception:u_RECEPTION\"" {  } { { "../hdl/master/backend/backend_master.vhd" "u_RECEPTION" { Text "E:/repos/InterfaceTCC/hdl/master/backend/backend_master.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166507109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backend_master_depacketizer_control backend_master_reception:u_RECEPTION\|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL " "Elaborating entity \"backend_master_depacketizer_control\" for hierarchy \"backend_master_reception:u_RECEPTION\|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL\"" {  } { { "../hdl/master/backend/reception/backend_master_reception.vhd" "u_DEPACKETIZER_CONTROL" { Text "E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_reception.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166507114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive_control backend_master_reception:u_RECEPTION\|receive_control:u_RECEIVE_CONTROL " "Elaborating entity \"receive_control\" for hierarchy \"backend_master_reception:u_RECEPTION\|receive_control:u_RECEIVE_CONTROL\"" {  } { { "../hdl/master/backend/reception/backend_master_reception.vhd" "u_RECEIVE_CONTROL" { Text "E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_reception.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166507119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697166507938 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697166508203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697166508326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166508326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "689 " "Implemented 689 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "154 " "Implemented 154 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697166508430 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697166508430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "431 " "Implemented 431 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697166508430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697166508430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697166508442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 00:08:28 2023 " "Processing ended: Fri Oct 13 00:08:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697166508442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697166508442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697166508442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166508442 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1697166509500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697166509500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 00:08:29 2023 " "Processing started: Fri Oct 13 00:08:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697166509500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1697166509500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off InterfaceTCC -c InterfaceTCC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off InterfaceTCC -c InterfaceTCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1697166509500 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1697166509554 ""}
{ "Info" "0" "" "Project  = InterfaceTCC" {  } {  } 0 0 "Project  = InterfaceTCC" 0 0 "Fitter" 0 0 1697166509554 ""}
{ "Info" "0" "" "Revision = InterfaceTCC" {  } {  } 0 0 "Revision = InterfaceTCC" 0 0 "Fitter" 0 0 1697166509554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1697166509657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1697166509657 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "InterfaceTCC 5CGXFC9E7F35C8 " "Selected device 5CGXFC9E7F35C8 for design \"InterfaceTCC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1697166509664 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697166509702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697166509703 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1697166510231 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1697166510250 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1697166510328 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "258 258 " "No exact pin location assignment(s) for 258 pins of 258 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1697166510649 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1697166520558 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ACLK~inputCLKENA0 330 global CLKCTRL_G6 " "ACLK~inputCLKENA0 with 330 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1697166521947 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1697166521947 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697166521947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1697166521953 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697166521954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697166521957 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1697166521959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1697166521959 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1697166521960 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "InterfaceTCC.sdc " "Synopsys Design Constraints File file not found: 'InterfaceTCC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1697166522838 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1697166522838 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1697166522844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1697166522844 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1697166522845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1697166522888 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1697166522889 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1697166522889 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697166523244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1697166531386 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1697166531941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697166547984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1697166568485 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1697166579699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697166579699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1697166581895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X97_Y0 X108_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X97_Y0 to location X108_Y10" {  } { { "loc" "" { Generic "E:/repos/InterfaceTCC/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X97_Y0 to location X108_Y10"} { { 12 { 0 ""} 97 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1697166589868 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1697166589868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1697166591729 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1697166591729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697166591733 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1697166594062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697166594107 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697166594757 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697166594757 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697166595962 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697166600207 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/repos/InterfaceTCC/quartus_project/output_files/InterfaceTCC.fit.smsg " "Generated suppressed messages file E:/repos/InterfaceTCC/quartus_project/output_files/InterfaceTCC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1697166600872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7233 " "Peak virtual memory: 7233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697166601622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 00:10:01 2023 " "Processing ended: Fri Oct 13 00:10:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697166601622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697166601622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:58 " "Total CPU time (on all processors): 00:03:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697166601622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697166601622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1697166602801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697166602801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 00:10:02 2023 " "Processing started: Fri Oct 13 00:10:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697166602801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1697166602801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off InterfaceTCC -c InterfaceTCC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off InterfaceTCC -c InterfaceTCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1697166602801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1697166603409 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1697166612841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697166613463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 00:10:13 2023 " "Processing ended: Fri Oct 13 00:10:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697166613463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697166613463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697166613463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1697166613463 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1697166614137 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1697166614637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697166614637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 00:10:14 2023 " "Processing started: Fri Oct 13 00:10:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697166614637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697166614637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta InterfaceTCC -c InterfaceTCC " "Command: quartus_sta InterfaceTCC -c InterfaceTCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697166614637 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697166614691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697166615179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697166615179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166615218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166615218 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "InterfaceTCC.sdc " "Synopsys Design Constraints File file not found: 'InterfaceTCC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1697166615940 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166615940 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ACLK ACLK " "create_clock -period 1.000 -name ACLK ACLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697166615943 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697166615943 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1697166615947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697166615947 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697166615948 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697166615955 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697166615975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697166615975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.920 " "Worst-case setup slack is -2.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166615976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166615976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.920            -720.682 ACLK  " "   -2.920            -720.682 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166615976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166615976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.408 " "Worst-case hold slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166615979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166615979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 ACLK  " "    0.408               0.000 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166615979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166615979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697166615986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697166615988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166615990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166615990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -370.858 ACLK  " "   -0.724            -370.858 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166615990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166615990 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697166616001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697166616030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697166617689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697166617823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697166617829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697166617829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.041 " "Worst-case setup slack is -3.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166617830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166617830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.041            -689.060 ACLK  " "   -3.041            -689.060 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166617830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166617830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166617832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166617832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 ACLK  " "    0.393               0.000 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166617832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166617832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697166617834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697166617835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166617836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166617836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -372.274 ACLK  " "   -0.724            -372.274 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166617836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166617836 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697166617849 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697166618079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697166618936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697166619006 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697166619008 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697166619008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.725 " "Worst-case setup slack is -0.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.725             -98.825 ACLK  " "   -0.725             -98.825 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166619014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 ACLK  " "    0.180               0.000 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166619016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697166619018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697166619019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.076 " "Worst-case minimum pulse width slack is -0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076             -23.611 ACLK  " "   -0.076             -23.611 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166619020 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697166619031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697166619184 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697166619186 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697166619186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.583 " "Worst-case setup slack is -0.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583             -65.660 ACLK  " "   -0.583             -65.660 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166619192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 ACLK  " "    0.170               0.000 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166619194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697166619196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697166619198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.079 " "Worst-case minimum pulse width slack is -0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079             -24.909 ACLK  " "   -0.079             -24.909 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697166619199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697166619199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697166621048 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697166621051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5350 " "Peak virtual memory: 5350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697166621116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 00:10:21 2023 " "Processing ended: Fri Oct 13 00:10:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697166621116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697166621116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697166621116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697166621116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1697166622108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697166622108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 00:10:22 2023 " "Processing started: Fri Oct 13 00:10:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697166622108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697166622108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off InterfaceTCC -c InterfaceTCC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off InterfaceTCC -c InterfaceTCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697166622108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1697166622785 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "InterfaceTCC.vo E:/repos/InterfaceTCC/quartus_project/simulation/questa/ simulation " "Generated file InterfaceTCC.vo in folder \"E:/repos/InterfaceTCC/quartus_project/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1697166622905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697166622949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 00:10:22 2023 " "Processing ended: Fri Oct 13 00:10:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697166622949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697166622949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697166622949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697166622949 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697166623568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697166630240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697166630240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 00:10:30 2023 " "Processing started: Fri Oct 13 00:10:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697166630240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1697166630240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp InterfaceTCC -c InterfaceTCC --netlist_type=sgate " "Command: quartus_npp InterfaceTCC -c InterfaceTCC --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1697166630240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1697166630332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697166630432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 00:10:30 2023 " "Processing ended: Fri Oct 13 00:10:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697166630432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697166630432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697166630432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1697166630432 ""}
