--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml vga_test.twx vga_test.ncd -o vga_test.twr vga_test.pcf -ucf
x9.ucf

Design file:              vga_test.ncd
Physical constraint file: vga_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1319 paths analyzed, 271 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.303ns.
--------------------------------------------------------------------------------

Paths for end point vsync_unit/h_count_reg_9 (SLICE_X4Y47.CIN), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vsync_unit/h_count_reg_0 (FF)
  Destination:          vsync_unit/h_count_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.259ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vsync_unit/h_count_reg_0 to vsync_unit/h_count_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.AQ       Tcko                  0.525   vsync_unit/h_count_reg<3>
                                                       vsync_unit/h_count_reg_0
    SLICE_X5Y45.B3       net (fanout=2)        1.068   vsync_unit/h_count_reg<0>
    SLICE_X5Y45.B        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/h_end<9>_SW0
    SLICE_X5Y45.D2       net (fanout=13)       0.555   N2
    SLICE_X5Y45.D        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.A2       net (fanout=1)        0.717   vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.COUT     Topcya                0.474   vsync_unit/h_count_reg<3>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>_rt
                                                       vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.COUT     Tbyp                  0.093   vsync_unit/h_count_reg<7>
                                                       vsync_unit/Mcount_h_count_reg_cy<7>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<7>
    SLICE_X4Y47.CLK      Tcinck                0.303   vsync_unit/h_count_reg<9>
                                                       vsync_unit/Mcount_h_count_reg_xor<9>
                                                       vsync_unit/h_count_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (1.913ns logic, 2.346ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vsync_unit/h_count_reg_3 (FF)
  Destination:          vsync_unit/h_count_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.135ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vsync_unit/h_count_reg_3 to vsync_unit/h_count_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.DQ       Tcko                  0.525   vsync_unit/h_count_reg<3>
                                                       vsync_unit/h_count_reg_3
    SLICE_X5Y45.C1       net (fanout=9)        0.999   vsync_unit/h_count_reg<3>
    SLICE_X5Y45.CMUX     Tilo                  0.337   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/h_end<9>_SW1
    SLICE_X5Y45.D3       net (fanout=5)        0.422   N6
    SLICE_X5Y45.D        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.A2       net (fanout=1)        0.717   vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.COUT     Topcya                0.474   vsync_unit/h_count_reg<3>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>_rt
                                                       vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.COUT     Tbyp                  0.093   vsync_unit/h_count_reg<7>
                                                       vsync_unit/Mcount_h_count_reg_cy<7>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<7>
    SLICE_X4Y47.CLK      Tcinck                0.303   vsync_unit/h_count_reg<9>
                                                       vsync_unit/Mcount_h_count_reg_xor<9>
                                                       vsync_unit/h_count_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (1.991ns logic, 2.144ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vsync_unit/h_count_reg_1 (FF)
  Destination:          vsync_unit/h_count_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vsync_unit/h_count_reg_1 to vsync_unit/h_count_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.BQ       Tcko                  0.525   vsync_unit/h_count_reg<3>
                                                       vsync_unit/h_count_reg_1
    SLICE_X5Y45.B5       net (fanout=2)        0.901   vsync_unit/h_count_reg<1>
    SLICE_X5Y45.B        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/h_end<9>_SW0
    SLICE_X5Y45.D2       net (fanout=13)       0.555   N2
    SLICE_X5Y45.D        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.A2       net (fanout=1)        0.717   vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.COUT     Topcya                0.474   vsync_unit/h_count_reg<3>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>_rt
                                                       vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.COUT     Tbyp                  0.093   vsync_unit/h_count_reg<7>
                                                       vsync_unit/Mcount_h_count_reg_cy<7>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<7>
    SLICE_X4Y47.CLK      Tcinck                0.303   vsync_unit/h_count_reg<9>
                                                       vsync_unit/Mcount_h_count_reg_xor<9>
                                                       vsync_unit/h_count_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.913ns logic, 2.179ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point vsync_unit/h_count_reg_7 (SLICE_X4Y46.CIN), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vsync_unit/h_count_reg_0 (FF)
  Destination:          vsync_unit/h_count_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vsync_unit/h_count_reg_0 to vsync_unit/h_count_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.AQ       Tcko                  0.525   vsync_unit/h_count_reg<3>
                                                       vsync_unit/h_count_reg_0
    SLICE_X5Y45.B3       net (fanout=2)        1.068   vsync_unit/h_count_reg<0>
    SLICE_X5Y45.B        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/h_end<9>_SW0
    SLICE_X5Y45.D2       net (fanout=13)       0.555   N2
    SLICE_X5Y45.D        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.A2       net (fanout=1)        0.717   vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.COUT     Topcya                0.474   vsync_unit/h_count_reg<3>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>_rt
                                                       vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.CLK      Tcinck                0.313   vsync_unit/h_count_reg<7>
                                                       vsync_unit/Mcount_h_count_reg_cy<7>
                                                       vsync_unit/h_count_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.830ns logic, 2.343ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vsync_unit/h_count_reg_3 (FF)
  Destination:          vsync_unit/h_count_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.049ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vsync_unit/h_count_reg_3 to vsync_unit/h_count_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.DQ       Tcko                  0.525   vsync_unit/h_count_reg<3>
                                                       vsync_unit/h_count_reg_3
    SLICE_X5Y45.C1       net (fanout=9)        0.999   vsync_unit/h_count_reg<3>
    SLICE_X5Y45.CMUX     Tilo                  0.337   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/h_end<9>_SW1
    SLICE_X5Y45.D3       net (fanout=5)        0.422   N6
    SLICE_X5Y45.D        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.A2       net (fanout=1)        0.717   vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.COUT     Topcya                0.474   vsync_unit/h_count_reg<3>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>_rt
                                                       vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.CLK      Tcinck                0.313   vsync_unit/h_count_reg<7>
                                                       vsync_unit/Mcount_h_count_reg_cy<7>
                                                       vsync_unit/h_count_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (1.908ns logic, 2.141ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vsync_unit/h_count_reg_1 (FF)
  Destination:          vsync_unit/h_count_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vsync_unit/h_count_reg_1 to vsync_unit/h_count_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.BQ       Tcko                  0.525   vsync_unit/h_count_reg<3>
                                                       vsync_unit/h_count_reg_1
    SLICE_X5Y45.B5       net (fanout=2)        0.901   vsync_unit/h_count_reg<1>
    SLICE_X5Y45.B        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/h_end<9>_SW0
    SLICE_X5Y45.D2       net (fanout=13)       0.555   N2
    SLICE_X5Y45.D        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.A2       net (fanout=1)        0.717   vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.COUT     Topcya                0.474   vsync_unit/h_count_reg<3>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>_rt
                                                       vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.CLK      Tcinck                0.313   vsync_unit/h_count_reg<7>
                                                       vsync_unit/Mcount_h_count_reg_cy<7>
                                                       vsync_unit/h_count_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (1.830ns logic, 2.176ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point vsync_unit/h_count_reg_8 (SLICE_X4Y47.CIN), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vsync_unit/h_count_reg_0 (FF)
  Destination:          vsync_unit/h_count_reg_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.169ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vsync_unit/h_count_reg_0 to vsync_unit/h_count_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.AQ       Tcko                  0.525   vsync_unit/h_count_reg<3>
                                                       vsync_unit/h_count_reg_0
    SLICE_X5Y45.B3       net (fanout=2)        1.068   vsync_unit/h_count_reg<0>
    SLICE_X5Y45.B        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/h_end<9>_SW0
    SLICE_X5Y45.D2       net (fanout=13)       0.555   N2
    SLICE_X5Y45.D        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.A2       net (fanout=1)        0.717   vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.COUT     Topcya                0.474   vsync_unit/h_count_reg<3>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>_rt
                                                       vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.COUT     Tbyp                  0.093   vsync_unit/h_count_reg<7>
                                                       vsync_unit/Mcount_h_count_reg_cy<7>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<7>
    SLICE_X4Y47.CLK      Tcinck                0.213   vsync_unit/h_count_reg<9>
                                                       vsync_unit/Mcount_h_count_reg_xor<9>
                                                       vsync_unit/h_count_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (1.823ns logic, 2.346ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vsync_unit/h_count_reg_3 (FF)
  Destination:          vsync_unit/h_count_reg_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.045ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vsync_unit/h_count_reg_3 to vsync_unit/h_count_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.DQ       Tcko                  0.525   vsync_unit/h_count_reg<3>
                                                       vsync_unit/h_count_reg_3
    SLICE_X5Y45.C1       net (fanout=9)        0.999   vsync_unit/h_count_reg<3>
    SLICE_X5Y45.CMUX     Tilo                  0.337   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/h_end<9>_SW1
    SLICE_X5Y45.D3       net (fanout=5)        0.422   N6
    SLICE_X5Y45.D        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.A2       net (fanout=1)        0.717   vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.COUT     Topcya                0.474   vsync_unit/h_count_reg<3>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>_rt
                                                       vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.COUT     Tbyp                  0.093   vsync_unit/h_count_reg<7>
                                                       vsync_unit/Mcount_h_count_reg_cy<7>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<7>
    SLICE_X4Y47.CLK      Tcinck                0.213   vsync_unit/h_count_reg<9>
                                                       vsync_unit/Mcount_h_count_reg_xor<9>
                                                       vsync_unit/h_count_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      4.045ns (1.901ns logic, 2.144ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vsync_unit/h_count_reg_1 (FF)
  Destination:          vsync_unit/h_count_reg_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.002ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vsync_unit/h_count_reg_1 to vsync_unit/h_count_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.BQ       Tcko                  0.525   vsync_unit/h_count_reg<3>
                                                       vsync_unit/h_count_reg_1
    SLICE_X5Y45.B5       net (fanout=2)        0.901   vsync_unit/h_count_reg<1>
    SLICE_X5Y45.B        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/h_end<9>_SW0
    SLICE_X5Y45.D2       net (fanout=13)       0.555   N2
    SLICE_X5Y45.D        Tilo                  0.259   vsync_unit/Mcount_h_count_reg_lut<0>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.A2       net (fanout=1)        0.717   vsync_unit/Mcount_h_count_reg_lut<0>
    SLICE_X4Y45.COUT     Topcya                0.474   vsync_unit/h_count_reg<3>
                                                       vsync_unit/Mcount_h_count_reg_lut<0>_rt
                                                       vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<3>
    SLICE_X4Y46.COUT     Tbyp                  0.093   vsync_unit/h_count_reg<7>
                                                       vsync_unit/Mcount_h_count_reg_cy<7>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   vsync_unit/Mcount_h_count_reg_cy<7>
    SLICE_X4Y47.CLK      Tcinck                0.213   vsync_unit/h_count_reg<9>
                                                       vsync_unit/Mcount_h_count_reg_xor<9>
                                                       vsync_unit/h_count_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      4.002ns (1.823ns logic, 2.179ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vsync_unit/mod2_reg (SLICE_X5Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vsync_unit/mod2_reg (FF)
  Destination:          vsync_unit/mod2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vsync_unit/mod2_reg to vsync_unit/mod2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y47.AQ       Tcko                  0.198   vsync_unit/mod2_reg
                                                       vsync_unit/mod2_reg
    SLICE_X5Y47.A6       net (fanout=6)        0.042   vsync_unit/mod2_reg
    SLICE_X5Y47.CLK      Tah         (-Th)    -0.215   vsync_unit/mod2_reg
                                                       vsync_unit/_n00611_INV_0
                                                       vsync_unit/mod2_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.413ns logic, 0.042ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point vsync_unit/v_count_reg_4 (SLICE_X6Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vsync_unit/v_count_reg_4 (FF)
  Destination:          vsync_unit/v_count_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vsync_unit/v_count_reg_4 to vsync_unit/v_count_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.AQ       Tcko                  0.200   vsync_unit/v_count_reg<7>
                                                       vsync_unit/v_count_reg_4
    SLICE_X6Y47.A6       net (fanout=2)        0.026   vsync_unit/v_count_reg<4>
    SLICE_X6Y47.CLK      Tah         (-Th)    -0.238   vsync_unit/v_count_reg<7>
                                                       vsync_unit/Mcount_v_count_reg_lut<4>
                                                       vsync_unit/Mcount_v_count_reg_cy<7>
                                                       vsync_unit/v_count_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.438ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point vsync_unit/v_count_reg_8 (SLICE_X6Y48.CIN), 76 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vsync_unit/v_count_reg_7 (FF)
  Destination:          vsync_unit/v_count_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 2)
  Clock Path Skew:      0.067ns (0.398 - 0.331)
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vsync_unit/v_count_reg_7 to vsync_unit/v_count_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.200   vsync_unit/v_count_reg<7>
                                                       vsync_unit/v_count_reg_7
    SLICE_X6Y47.D6       net (fanout=3)        0.033   vsync_unit/v_count_reg<7>
    SLICE_X6Y47.COUT     Topcyd                0.181   vsync_unit/v_count_reg<7>
                                                       vsync_unit/Mcount_v_count_reg_lut<7>
                                                       vsync_unit/Mcount_v_count_reg_cy<7>
    SLICE_X6Y48.CIN      net (fanout=1)        0.001   vsync_unit/Mcount_v_count_reg_cy<7>
    SLICE_X6Y48.CLK      Tckcin      (-Th)    -0.121   vsync_unit/v_count_reg<9>
                                                       vsync_unit/Mcount_v_count_reg_xor<9>
                                                       vsync_unit/v_count_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.502ns logic, 0.034ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vsync_unit/v_count_reg_4 (FF)
  Destination:          vsync_unit/v_count_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 2)
  Clock Path Skew:      0.067ns (0.398 - 0.331)
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vsync_unit/v_count_reg_4 to vsync_unit/v_count_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.AQ       Tcko                  0.200   vsync_unit/v_count_reg<7>
                                                       vsync_unit/v_count_reg_4
    SLICE_X6Y47.A6       net (fanout=2)        0.026   vsync_unit/v_count_reg<4>
    SLICE_X6Y47.COUT     Topcya                0.265   vsync_unit/v_count_reg<7>
                                                       vsync_unit/Mcount_v_count_reg_lut<4>
                                                       vsync_unit/Mcount_v_count_reg_cy<7>
    SLICE_X6Y48.CIN      net (fanout=1)        0.001   vsync_unit/Mcount_v_count_reg_cy<7>
    SLICE_X6Y48.CLK      Tckcin      (-Th)    -0.121   vsync_unit/v_count_reg<9>
                                                       vsync_unit/Mcount_v_count_reg_xor<9>
                                                       vsync_unit/v_count_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.586ns logic, 0.027ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vsync_unit/v_count_reg_5 (FF)
  Destination:          vsync_unit/v_count_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 2)
  Clock Path Skew:      0.067ns (0.398 - 0.331)
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vsync_unit/v_count_reg_5 to vsync_unit/v_count_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.BQ       Tcko                  0.200   vsync_unit/v_count_reg<7>
                                                       vsync_unit/v_count_reg_5
    SLICE_X6Y47.B5       net (fanout=3)        0.079   vsync_unit/v_count_reg<5>
    SLICE_X6Y47.COUT     Topcyb                0.259   vsync_unit/v_count_reg<7>
                                                       vsync_unit/Mcount_v_count_reg_lut<5>
                                                       vsync_unit/Mcount_v_count_reg_cy<7>
    SLICE_X6Y48.CIN      net (fanout=1)        0.001   vsync_unit/Mcount_v_count_reg_cy<7>
    SLICE_X6Y48.CLK      Tckcin      (-Th)    -0.121   vsync_unit/v_count_reg<9>
                                                       vsync_unit/Mcount_v_count_reg_xor<9>
                                                       vsync_unit/v_count_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.580ns logic, 0.080ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 38.134ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: rgb_reg<0>/CLK0
  Logical resource: rgb_reg_0/CLK0
  Location pin: ILOGIC_X1Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: rgb_reg<0>/SR
  Logical resource: rgb_reg_0/SR
  Location pin: ILOGIC_X1Y62.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.303|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1319 paths, 0 nets, and 186 connections

Design statistics:
   Minimum period:   4.303ns{1}   (Maximum frequency: 232.396MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May  6 01:59:30 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



