(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param50 = (((^((8'h9f) && (8'ha0))) >> (((8'hab) && (8'hae)) ? (^~(8'hae)) : ((8'ha8) ? (8'h9c) : (8'h9e)))) ? ({(^~(8'ha9))} ? (8'ha7) : {(~&(8'ha2))}) : ((-((8'ha8) ? (8'ha5) : (8'h9f))) <<< ((-(8'ha3)) ? ((8'ha5) ~^ (8'h9c)) : ((8'ha1) ^ (8'h9f))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h43):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire3;
  input wire signed [(4'hb):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire [(4'ha):(1'h0)] wire48;
  wire signed [(3'h5):(1'h0)] wire47;
  wire [(3'h7):(1'h0)] wire46;
  wire signed [(3'h7):(1'h0)] wire45;
  wire [(2'h2):(1'h0)] wire41;
  wire [(3'h4):(1'h0)] wire39;
  wire signed [(3'h7):(1'h0)] wire5;
  wire [(4'h8):(1'h0)] wire4;
  reg signed [(3'h4):(1'h0)] reg44 = (1'h0);
  reg [(3'h6):(1'h0)] reg43 = (1'h0);
  reg [(3'h6):(1'h0)] reg42 = (1'h0);
  assign y = {wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire41,
                 wire39,
                 wire5,
                 wire4,
                 reg44,
                 reg43,
                 reg42,
                 (1'h0)};
  assign wire4 = wire0;
  assign wire5 = ($unsigned(((^~(8'hae)) ?
                         $unsigned(wire0) : $signed((8'ha2)))) ?
                     (~&$unsigned((wire4 + wire0))) : wire4[(1'h0):(1'h0)]);
  module6 #() modinst40 (.clk(clk), .wire8(wire0), .wire7(wire1), .y(wire39), .wire10(wire2), .wire9(wire4));
  assign wire41 = {(~(-wire4[(4'h8):(1'h0)]))};
  always
    @(posedge clk) begin
      reg42 <= ((((wire1 ? wire41 : wire4) ?
              (8'ha4) : $signed(wire3)) ^ $signed(wire1[(3'h7):(3'h5)])) ?
          wire3 : $signed(wire0[(1'h0):(1'h0)]));
      reg43 <= wire5;
      reg44 <= (8'h9d);
    end
  assign wire45 = $signed($signed((wire0[(1'h1):(1'h0)] ?
                      $unsigned((8'hab)) : (wire5 && reg42))));
  assign wire46 = (((8'ha0) ? $signed(wire41[(2'h2):(1'h1)]) : (+(~&wire2))) ?
                      $unsigned(((|(8'haf)) ?
                          (!(8'hb0)) : $signed(reg42))) : ($signed(wire45[(1'h0):(1'h0)]) - (^~((8'ha9) ?
                          reg44 : reg44))));
  assign wire47 = (wire1[(4'h8):(1'h0)] ?
                      $signed($unsigned((reg43 ?
                          wire2 : wire46))) : ($signed($unsigned((8'ha4))) < {wire4[(3'h7):(2'h3)]}));
  module11 #() modinst49 (wire48, clk, wire1, wire5, wire3, wire39);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module6
#(parameter param38 = ((((8'hae) ? ((8'h9f) ? (8'haa) : (8'h9f)) : ((8'had) ? (8'ha4) : (8'ha1))) != (((8'had) != (8'hb0)) ? (|(8'ha7)) : ((8'hae) ? (8'ha1) : (8'ha6)))) && (^~(^~{(8'ha1)}))))
(y, clk, wire10, wire9, wire8, wire7);
  output wire [(32'h3f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire10;
  input wire [(4'h8):(1'h0)] wire9;
  input wire signed [(4'hb):(1'h0)] wire8;
  input wire signed [(3'h7):(1'h0)] wire7;
  wire [(4'h9):(1'h0)] wire34;
  wire signed [(3'h6):(1'h0)] wire33;
  wire [(4'hb):(1'h0)] wire31;
  wire [(4'ha):(1'h0)] wire29;
  reg signed [(2'h3):(1'h0)] reg37 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg36 = (1'h0);
  reg [(3'h7):(1'h0)] reg35 = (1'h0);
  reg [(4'h8):(1'h0)] reg32 = (1'h0);
  assign y = {wire34,
                 wire33,
                 wire31,
                 wire29,
                 reg37,
                 reg36,
                 reg35,
                 reg32,
                 (1'h0)};
  module11 #() modinst30 (.wire12(wire9), .wire15(wire10), .wire13(wire8), .clk(clk), .wire14(wire7), .y(wire29));
  assign wire31 = $signed(((((8'ha8) ? wire10 : wire29) ?
                          wire9[(3'h5):(3'h4)] : (wire8 + wire8)) ?
                      ((8'ha5) != (^(8'ha5))) : wire7[(1'h0):(1'h0)]));
  always
    @(posedge clk) begin
      reg32 <= $unsigned((~^$unsigned((-wire9))));
    end
  assign wire33 = wire31[(3'h5):(2'h2)];
  assign wire34 = ({{(reg32 && wire9)}} ?
                      wire31[(4'ha):(4'h9)] : {$signed((wire31 ?
                              reg32 : (8'hab)))});
  always
    @(posedge clk) begin
      reg35 <= $unsigned(((~^wire33[(2'h3):(2'h2)]) ?
          ((wire31 ? wire8 : reg32) ?
              {wire34} : wire9[(1'h0):(1'h0)]) : ($signed(wire10) ~^ wire33)));
      reg36 <= $signed((wire31 <= ((^~wire34) ?
          (wire31 ? wire9 : wire34) : (^reg35))));
      reg37 <= $unsigned((~|$unsigned($unsigned(reg36))));
    end
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module11
#(parameter param28 = (({(8'h9e)} | ({(8'hab)} - ((8'ha1) & (8'hac)))) - (8'h9d)))
(y, clk, wire15, wire14, wire13, wire12);
  output wire [(32'h4d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire15;
  input wire signed [(3'h7):(1'h0)] wire14;
  input wire [(3'h5):(1'h0)] wire13;
  input wire signed [(3'h4):(1'h0)] wire12;
  wire signed [(3'h6):(1'h0)] wire27;
  wire signed [(4'h8):(1'h0)] wire26;
  wire [(4'hb):(1'h0)] wire25;
  wire signed [(3'h7):(1'h0)] wire24;
  wire signed [(2'h3):(1'h0)] wire23;
  wire [(4'hb):(1'h0)] wire22;
  wire signed [(3'h5):(1'h0)] wire21;
  wire [(2'h2):(1'h0)] wire20;
  wire signed [(4'ha):(1'h0)] wire19;
  wire [(2'h2):(1'h0)] wire18;
  wire signed [(3'h7):(1'h0)] wire17;
  wire [(3'h4):(1'h0)] wire16;
  assign y = {wire27,
                 wire26,
                 wire25,
                 wire24,
                 wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 (1'h0)};
  assign wire16 = (wire13[(3'h5):(1'h0)] ?
                      (|(wire13 || wire12)) : $unsigned($signed(wire13[(2'h3):(2'h3)])));
  assign wire17 = wire12;
  assign wire18 = {$unsigned({wire13})};
  assign wire19 = $unsigned(wire15);
  assign wire20 = (^(wire13 ? $unsigned(wire14) : {wire13[(3'h5):(2'h2)]}));
  assign wire21 = wire15[(3'h5):(3'h4)];
  assign wire22 = wire18;
  assign wire23 = $signed(wire17);
  assign wire24 = (+$unsigned(($unsigned(wire23) + {wire14})));
  assign wire25 = (wire18 - wire17[(3'h4):(2'h3)]);
  assign wire26 = (8'hb0);
  assign wire27 = wire14[(2'h3):(1'h0)];
endmodule