
*** Running vivado
    with args -log design_1_xbip_dsp48_macro_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbip_dsp48_macro_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_xbip_dsp48_macro_0_0.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_xbip_dsp48_macro_0_0, cache-ID = f66b970442b2bcf8.
