Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,123
design__inferred_latch__count,0
design__instance__count,3828
design__instance__area,93636.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,6
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,8
design__max_cap_violation__count__corner:nom_tt_025C_3v30,6
power__internal__total,0.013251757249236107
power__switching__total,0.006110918242484331
power__leakage__total,3.6056763974556816E-7
power__total,0.0193630363792181
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.6686780207698308
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.6686780207698308
timing__hold__ws__corner:nom_tt_025C_3v30,0.5591616217205815
timing__setup__ws__corner:nom_tt_025C_3v30,8.253963968154807
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.559162
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,8.253964
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,79
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,8
design__max_cap_violation__count__corner:nom_ss_125C_3v00,6
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.062174156471951
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.0607452993988475
timing__hold__ws__corner:nom_ss_125C_3v00,1.4232868619867287
timing__setup__ws__corner:nom_ss_125C_3v00,-3.4882853148909
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-233.17297552768625
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-3.4882853148909
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.423287
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,152
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-3.488285
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,152
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,8
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,6
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.49968919305546594
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.49968919305546594
timing__hold__ws__corner:nom_ff_n40C_3v60,0.20264901441613536
timing__setup__ws__corner:nom_ff_n40C_3v60,12.56041262106011
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.202649
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,13.182228
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,112
design__max_fanout_violation__count,8
design__max_cap_violation__count,7
clock__skew__worst_hold,-0.4953383399212119
clock__skew__worst_setup,0.4953383399212119
timing__hold__ws,0.20047453153860595
timing__setup__ws,-4.030145220506397
timing__hold__tns,0.0
timing__setup__tns,-315.0120822244518
timing__hold__wns,0
timing__setup__wns,-4.030145220506397
timing__hold_vio__count,0
timing__hold_r2r__ws,0.200475
timing__hold_r2r_vio__count,0
timing__setup_vio__count,490
timing__setup_r2r__ws,-4.030145
timing__setup_r2r_vio__count,490
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,3828
design__instance__area__stdcell,93636.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.867553
design__instance__utilization__stdcell,0.867553
design__instance__count__class:tie_cell,18
design__instance__count__class:buffer,7
design__instance__count__class:inverter,215
design__instance__count__class:sequential_cell,431
design__instance__count__class:multi_input_combinational_cell,1858
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,116585
design__violations,0
design__instance__count__class:timing_repair_buffer,250
design__instance__count__class:clock_buffer,119
design__instance__count__class:clock_inverter,63
design__instance__count__setup_buffer,50
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2895
route__net__special,2
route__drc_errors__iter:1,943
route__wirelength__iter:1,133997
route__drc_errors__iter:2,364
route__wirelength__iter:2,132562
route__drc_errors__iter:3,309
route__wirelength__iter:3,132218
route__drc_errors__iter:4,22
route__wirelength__iter:4,132105
route__drc_errors__iter:5,0
route__wirelength__iter:5,132101
route__drc_errors,0
route__wirelength,132101
route__vias,21107
route__vias__singlecut,21107
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,636.56
design__instance__count__class:fill_cell,2000
timing__unannotated_net__count__corner:nom_tt_025C_3v30,99
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,99
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,99
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,2
design__max_fanout_violation__count__corner:min_tt_025C_3v30,8
design__max_cap_violation__count__corner:min_tt_025C_3v30,3
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.6633710435397286
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.6615189694376687
timing__hold__ws__corner:min_tt_025C_3v30,0.5619291857546391
timing__setup__ws__corner:min_tt_025C_3v30,8.44873261931928
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.561929
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,8.448732
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,99
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,58
design__max_fanout_violation__count__corner:min_ss_125C_3v00,8
design__max_cap_violation__count__corner:min_ss_125C_3v00,3
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.0525733915726743
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.0466672269592356
timing__hold__ws__corner:min_ss_125C_3v00,1.4288712839585314
timing__setup__ws__corner:min_ss_125C_3v00,-3.1099763644613603
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-179.44913618540014
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-3.1099763644613603
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.428871
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,135
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-3.109976
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,135
timing__unannotated_net__count__corner:min_ss_125C_3v00,99
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,8
design__max_cap_violation__count__corner:min_ff_n40C_3v60,4
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.4953383399212119
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.4953383399212119
timing__hold__ws__corner:min_ff_n40C_3v60,0.2044741100979339
timing__setup__ws__corner:min_ff_n40C_3v60,12.640383320053216
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.204474
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,13.312284
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,99
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,6
design__max_fanout_violation__count__corner:max_tt_025C_3v30,8
design__max_cap_violation__count__corner:max_tt_025C_3v30,7
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.6781193576382625
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.6773006791567501
timing__hold__ws__corner:max_tt_025C_3v30,0.5557263695406308
timing__setup__ws__corner:max_tt_025C_3v30,7.967100094046995
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.555726
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,7.967100
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,99
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,112
design__max_fanout_violation__count__corner:max_ss_125C_3v00,8
design__max_cap_violation__count__corner:max_ss_125C_3v00,7
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.0787726572933494
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.0781977837949401
timing__hold__ws__corner:max_ss_125C_3v00,1.4165420348767692
timing__setup__ws__corner:max_ss_125C_3v00,-4.030145220506397
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-315.0120822244518
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-4.030145220506397
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.416542
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,203
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-4.030145
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,203
timing__unannotated_net__count__corner:max_ss_125C_3v00,99
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,8
design__max_cap_violation__count__corner:max_ff_n40C_3v60,7
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.5052735040049632
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.5048915872736908
timing__hold__ws__corner:max_ff_n40C_3v60,0.20047453153860595
timing__setup__ws__corner:max_ff_n40C_3v60,12.465695495347665
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.200475
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,13.003404
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,99
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,99
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29982
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000177795
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000140816
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000576318
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000140816
design_powergrid__voltage__worst,0.000140816
design_powergrid__voltage__worst__net:VPWR,3.29982
design_powergrid__drop__worst,0.000177795
design_powergrid__drop__worst__net:VPWR,0.000177795
design_powergrid__voltage__worst__net:VGND,0.000140816
design_powergrid__drop__worst__net:VGND,0.000140816
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000581999999999999984251312923344556793381343595683574676513671875
ir__drop__worst,0.00017799999999999998982758153687200319836847484111785888671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
