UC Berkeley, ABC 1.01 (compiled Oct  6 2021 04:43:37)
abc 01> abc - > read /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/mycells_abc.lib 
Warning: Templates are not defined.
Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
Library "demo" from "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/mycells_abc.lib" has 6 cells (10 skipped: 10 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
abc - > read -m /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/test/synth_dffport_rm.v 
/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/test/synth_dffport_rm.v (line 15446): Cannot read Verilog with non-trivial assignments in the mapped netlist.
Reading network from file has failed.
abc - > write_bench /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/test/abc_bench.bench 
Empty network.
