INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/hls_projects/compress/compress\compress.hlsrun_cosim_summary, at 03/09/24 10:40:29
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir C:/hls_projects/compress/compress -config C:/hls_projects/compress/hls_config.cfg -cmdlineconfig C:/hls_projects/compress/compress/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'shrey' on host 'magnus' (Windows NT_amd64 version 6.2) on Sat Mar 09 10:40:31 -0800 2024
INFO: [HLS 200-10] In directory 'C:/hls_projects/compress'
INFO: [HLS 200-1909] Reading HLS ini file C:/hls_projects/compress/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file C:/hls_projects/compress/compress/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir C:/hls_projects/compress/compress 
INFO: [HLS 200-1510] Running: open_project C:/hls_projects/compress/compress -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini C:/hls_projects/compress/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file C:/hls_projects/compress/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\hls_projects\compress\compress.cpp' at C:/hls_projects/compress/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/hls_projects/compress/compress.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\hls_projects\compress\compress.h' at C:/hls_projects/compress/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/hls_projects/compress/compress.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\hls_projects\compress\compress_test.cpp' at C:/hls_projects/compress/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/hls_projects/compress/compress_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=compress' at C:/hls_projects/compress/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at C:/hls_projects/compress/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' at C:/hls_projects/compress/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.ip.version=1.0.0' at C:/hls_projects/compress/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at C:/hls_projects/compress/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_alignment_byte_size=8' at C:/hls_projects/compress/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_max_widen_bitwidth=512' at C:/hls_projects/compress/hls_config.cfg(12)
INFO: [HLS 200-1510] Running: apply_ini C:/hls_projects/compress/compress/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file C:/hls_projects/compress/compress/hls/config.cmdline
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2023.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling compress_test.cpp_pre.cpp.tb.cpp
   Compiling compress.cpp_pre.cpp.tb.cpp
   Compiling apatb_compress.cpp
   Compiling apatb_compress_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\hls_projects\compress\compress\hls\sim\verilog>set PATH= 

C:\hls_projects\compress\compress\hls\sim\verilog>call C:/Xilinx/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_compress_top glbl -Oenable_linking_all_libraries  -prj compress.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s compress  
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_compress_top glbl -Oenable_linking_all_libraries -prj compress.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s compress 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/AESL_axi_master_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/AESL_axi_master_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/AESL_axi_master_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/AESL_axi_slave_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/compress.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_compress_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/compress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/compress_ctrl_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compress_ctrl_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/compress_data0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compress_data0_m_axi
INFO: [VRFC 10-311] analyzing module compress_data0_m_axi_load
INFO: [VRFC 10-311] analyzing module compress_data0_m_axi_store
INFO: [VRFC 10-311] analyzing module compress_data0_m_axi_read
INFO: [VRFC 10-311] analyzing module compress_data0_m_axi_write
INFO: [VRFC 10-311] analyzing module compress_data0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module compress_data0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module compress_data0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module compress_data0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module compress_data0_m_axi_srl
INFO: [VRFC 10-311] analyzing module compress_data0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/compress_data1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compress_data1_m_axi
INFO: [VRFC 10-311] analyzing module compress_data1_m_axi_load
INFO: [VRFC 10-311] analyzing module compress_data1_m_axi_store
INFO: [VRFC 10-311] analyzing module compress_data1_m_axi_read
INFO: [VRFC 10-311] analyzing module compress_data1_m_axi_write
INFO: [VRFC 10-311] analyzing module compress_data1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module compress_data1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module compress_data1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module compress_data1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module compress_data1_m_axi_srl
INFO: [VRFC 10-311] analyzing module compress_data1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/compress_data2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compress_data2_m_axi
INFO: [VRFC 10-311] analyzing module compress_data2_m_axi_load
INFO: [VRFC 10-311] analyzing module compress_data2_m_axi_store
INFO: [VRFC 10-311] analyzing module compress_data2_m_axi_read
INFO: [VRFC 10-311] analyzing module compress_data2_m_axi_write
INFO: [VRFC 10-311] analyzing module compress_data2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module compress_data2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module compress_data2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module compress_data2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module compress_data2_m_axi_srl
INFO: [VRFC 10-311] analyzing module compress_data2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/compress_rotate_right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compress_rotate_right
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/compress_round_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compress_round_function
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/hls_projects/compress/compress/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.compress_rotate_right
Compiling module xil_defaultlib.compress_round_function
Compiling module xil_defaultlib.compress_ctrl_s_axi
Compiling module xil_defaultlib.compress_data0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data0_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.compress_data0_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.compress_data0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data0_m_axi_store(NUM_W...
Compiling module xil_defaultlib.compress_data0_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.compress_data0_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.compress_data0_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.compress_data0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.compress_data0_m_axi_burst_conve...
Compiling module xil_defaultlib.compress_data0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.compress_data0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data0_m_axi_throttle(CO...
Compiling module xil_defaultlib.compress_data0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.compress_data0_m_axi_write(CONSE...
Compiling module xil_defaultlib.compress_data0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.compress_data0_m_axi_read(C_USER...
Compiling module xil_defaultlib.compress_data0_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.compress_data1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data1_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.compress_data1_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.compress_data1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data1_m_axi_store(NUM_W...
Compiling module xil_defaultlib.compress_data1_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.compress_data1_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.compress_data1_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.compress_data1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.compress_data1_m_axi_burst_conve...
Compiling module xil_defaultlib.compress_data1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.compress_data1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data1_m_axi_throttle(CO...
Compiling module xil_defaultlib.compress_data1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.compress_data1_m_axi_write(CONSE...
Compiling module xil_defaultlib.compress_data1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.compress_data1_m_axi_read(C_USER...
Compiling module xil_defaultlib.compress_data1_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.compress_data2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data2_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.compress_data2_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.compress_data2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data2_m_axi_store(NUM_W...
Compiling module xil_defaultlib.compress_data2_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.compress_data2_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.compress_data2_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.compress_data2_m_axi_reg_slice(D...
Compiling module xil_defaultlib.compress_data2_m_axi_burst_conve...
Compiling module xil_defaultlib.compress_data2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data2_m_axi_reg_slice(D...
Compiling module xil_defaultlib.compress_data2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.compress_data2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.compress_data2_m_axi_throttle(CO...
Compiling module xil_defaultlib.compress_data2_m_axi_reg_slice(D...
Compiling module xil_defaultlib.compress_data2_m_axi_write(CONSE...
Compiling module xil_defaultlib.compress_data2_m_axi_reg_slice(D...
Compiling module xil_defaultlib.compress_data2_m_axi_read(C_USER...
Compiling module xil_defaultlib.compress_data2_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.compress
Compiling module xil_defaultlib.AESL_axi_master_data0
Compiling module xil_defaultlib.AESL_axi_master_data1
Compiling module xil_defaultlib.AESL_axi_master_data2
Compiling module xil_defaultlib.AESL_axi_slave_ctrl
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_compress_top
Compiling module work.glbl
Built simulation snapshot compress

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/compress/xsim_script.tcl
# xsim {compress} -autoloadwcfg -tclbatch {compress.tcl}
Time resolution is 1 ps
source compress.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1945000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2005 ns : File "C:/hls_projects/compress/compress/hls/sim/verilog/compress.autotb.v" Line 748
## quit
INFO: [Common 17-206] Exiting xsim at Sat Mar  9 10:40:57 2024...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 25.146 seconds; current allocated memory: 9.305 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 27.025 seconds; peak allocated memory: 168.316 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Mar  9 10:40:58 2024...
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 30s
