;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	MOV -1, <-41
	CMP -50, 900
	SUB 0, 0
	SPL -600, <-54
	SUB -17, <-20
	SUB 0, 90
	MOV -71, <-29
	ADD @-0, 36
	SPL 0, -5
	MOV -0, 902
	MOV -0, 902
	ADD @-0, 46
	SPL -0, 902
	SPL @159, -980
	SPL @159, -980
	ADD -0, 100
	ADD #-0, <-360
	SUB #0, 0
	CMP -50, 900
	CMP -50, 900
	SUB -207, <-120
	SUB @-127, 100
	SUB 0, @0
	SUB 0, @0
	SUB 0, 1
	SUB -207, <-120
	SUB -207, <-120
	CMP #0, 0
	ADD @-0, 36
	CMP @827, -100
	ADD @-0, 36
	SLT 0, 0
	SUB 70, 80
	SLT 0, 0
	SUB 70, 80
	SLT 300, 90
	MOV -1, <-20
	SLT 300, 90
	SLT 300, 90
	JMZ <95, #102
	JMZ <95, #102
	SPL 0, <-54
	SUB 0, 10
