Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/wei/Software/Vivado/install/Vivado/2018.3/patches/AR71948/vivado/bin/unwrapped/lnx64.o/xelab -wto d4d814642a5c467ba8d284aa222426d4 --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_ETH_CORE_CTRL_behav xil_defaultlib.sim_ETH_CORE_CTRL xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.ETH_CORE_CTRL
Compiling module xil_defaultlib.sim_ETH_CORE_CTRL
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_ETH_CORE_CTRL_behav
