Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct  5 23:20:31 2025
| Host         : DESKTOP-LT7QO6N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            2 |
|      8 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             316 |           46 |
| Yes          | No                    | No                     |             104 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------+----------------------------------------+------------------+----------------+
|        Clock Signal       |         Enable Signal         |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------------+----------------------------------------+------------------+----------------+
| ~clk_6p25MHZ_BUFG         |                               |                                        |                1 |              2 |
|  LD/dff1/L_signal         |                               |                                        |                1 |              2 |
|  RD/dff1/R_signal         |                               |                                        |                1 |              2 |
|  LD/clk_div_inst/Qbar_reg |                               |                                        |                1 |              4 |
|  RD/clk_div_inst/Qbar_reg |                               |                                        |                1 |              4 |
|  basys_clock_IBUF_BUFG    |                               |                                        |                3 |              8 |
|  unit_25MHZ/CLK           |                               |                                        |                4 |             16 |
| ~clk_6p25MHZ_BUFG         |                               | unit_display/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk_6p25MHZ_BUFG         | unit_display/delay[0]_i_1_n_0 |                                        |                5 |             40 |
|  basys_clock_IBUF_BUFG    |                               | unit_25MHZ/clear                       |                6 |             48 |
|  basys_clock_IBUF_BUFG    |                               | unit_6p25MHZ/clear                     |                6 |             48 |
|  basys_clock_IBUF_BUFG    |                               | LD/clk_div_inst/clear                  |                6 |             48 |
|  basys_clock_IBUF_BUFG    |                               | RD/clk_div_inst/clear                  |                6 |             48 |
| ~clk_6p25MHZ_BUFG         | unit_display/state            |                                        |                9 |             64 |
| ~clk_6p25MHZ_BUFG         |                               | unit_display/spi_word[39]_i_1_n_0      |               17 |             90 |
+---------------------------+-------------------------------+----------------------------------------+------------------+----------------+


