\begin{abstract}
	This project has been developed during the course of \thecourse. The aim
	of this project is to demonstrate the knowledge of the VHDL language to
	design a digital circuit and the use of \vivado{} tool to synthesize
	this circuit, and analyze the results achieved.
\end{abstract}
