# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fullProject.srcs/sources_1/new/MainMem.vhd" \
"../../../../fullProject.srcs/sources_1/new/UC_Snoopy.vhd" \
"../../../../fullProject.srcs/sources_1/new/table_RAM.vhd" \
"../../../../fullProject.srcs/sources_1/new/test_UC_mem.vhd" \
"../../../../fullProject.srcs/sim_1/new/tb_UC-Mem.vhd" \

# Do not sort compile order
nosort
