{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476907876061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476907876061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 01:41:15 2016 " "Processing started: Thu Oct 20 01:41:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476907876061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907876061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off completeDataPath -c completeDataPath " "Command: quartus_map --read_settings_files=on --write_settings_files=off completeDataPath -c completeDataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907876061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1476907876377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1476907876377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor_16bit-formulas " "Found design unit 1: subtractor_16bit-formulas" {  } { { "subtractor_16bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/subtractor_16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888779 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor_16bit " "Found entity 1: subtractor_16bit" {  } { { "subtractor_16bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/subtractor_16bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_9bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_9bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_9bit-form " "Found design unit 1: sign_extender_9bit-form" {  } { { "sign_extender_9bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/sign_extender_9bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888779 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_9bit " "Found entity 1: sign_extender_9bit" {  } { { "sign_extender_9bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/sign_extender_9bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_6bit-form " "Found design unit 1: sign_extender_6bit-form" {  } { { "sign_extender_6bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/sign_extender_6bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_6bit " "Found entity 1: sign_extender_6bit" {  } { { "sign_extender_6bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/sign_extender_6bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerBank-RB " "Found design unit 1: registerBank-RB" {  } { { "registerBank.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/registerBank.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerBank " "Found entity 1: registerBank" {  } { { "registerBank.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/registerBank.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16-reg " "Found design unit 1: register16-reg" {  } { { "register16.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/register16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/register16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-reg " "Found design unit 1: register8-reg" {  } { { "register8.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/register8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "register8.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/register8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1bit-reg " "Found design unit 1: register_1bit-reg" {  } { { "register_1bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/register_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/register_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder-behave " "Found design unit 1: priority_encoder-behave" {  } { { "priorityencoder.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/priorityencoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priorityencoder.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/priorityencoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_logic-form " "Found design unit 1: nand_logic-form" {  } { { "nand_logic.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/nand_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_logic " "Found entity 1: nand_logic" {  } { { "nand_logic.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/nand_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxALU-Behave " "Found design unit 1: muxALU-Behave" {  } { { "muxALU.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/muxALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxALU " "Found entity 1: muxALU" {  } { { "muxALU.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/muxALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888795 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_4to1_3bit.vhd " "Can't analyze file -- file mux_4to1_3bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1476907888795 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_3to1_16bit.vhd " "Can't analyze file -- file mux_3to1_16bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1476907888795 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_2to1_16bit.vhd " "Can't analyze file -- file mux_2to1_16bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1476907888810 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_2to1_8bit.vhd " "Can't analyze file -- file mux_2to1_8bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1476907888810 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_1bit.vhd " "Can't analyze file -- file mux_1bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1476907888810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/memory.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888810 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LH-form " "Found design unit 1: LH-form" {  } { { "LH.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/LH.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888810 ""} { "Info" "ISGN_ENTITY_NAME" "1 LH " "Found entity 1: LH" {  } { { "LH.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/LH.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888810 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoder_3to8.vhd " "Can't analyze file -- file decoder_3to8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1476907888810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Decode " "Found design unit 1: decoder-Decode" {  } { { "decoder.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888810 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathcomponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file datapathcomponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapathComponents " "Found design unit 1: datapathComponents" {  } { { "datapathComponents.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/datapathComponents.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components_rb.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components_rb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components_RB " "Found design unit 1: components_RB" {  } { { "components_RB.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/components_RB.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "completedatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file completedatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 completeDataPath-dp " "Found design unit 1: completeDataPath-dp" {  } { { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/completeDataPath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888810 ""} { "Info" "ISGN_ENTITY_NAME" "1 completeDataPath " "Found entity 1: completeDataPath" {  } { { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/completeDataPath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_3input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate_3input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate_3input-Behave " "Found design unit 1: and_gate_3input-Behave" {  } { { "and_gate_3input.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/and_gate_3input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888810 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate_3input " "Found entity 1: and_gate_3input" {  } { { "and_gate_3input.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/and_gate_3input.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alu_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_components " "Found design unit 1: alu_components" {  } { { "alu_components.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/alu_components.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_combined.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_combined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_combined-formulas " "Found design unit 1: alu_combined-formulas" {  } { { "alu_combined.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/alu_combined.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888826 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_combined " "Found entity 1: alu_combined" {  } { { "alu_combined.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/alu_combined.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_16bit-formulas " "Found design unit 1: adder_16bit-formulas" {  } { { "adder_16bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/adder_16bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888826 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "adder_16bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/adder_16bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_4bit-formulas " "Found design unit 1: adder_4bit-formulas" {  } { { "adder_4bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/adder_4bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888826 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/adder_4bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_1bit-Formulas " "Found design unit 1: adder_1bit-Formulas" {  } { { "adder_1bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/adder_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888826 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_1bit " "Found entity 1: adder_1bit" {  } { { "adder_1bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/adder_1bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888826 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476907888826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907888826 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "mux2 completeDataPath.vhd(77) " "VHDL error at completeDataPath.vhd(77): object \"mux2\" is used but not declared" {  } { { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/completeDataPath.vhd" 77 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1476907888826 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "873 " "Peak virtual memory: 873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476907889042 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 20 01:41:29 2016 " "Processing ended: Thu Oct 20 01:41:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476907889042 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476907889042 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476907889042 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907889042 ""}
