<module name="VIM_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VIM_PID" acronym="VIM_PID" offset="0x0" width="32" description="This register contains the major and minor revisions for the module.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x60900001" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="VIM_INFO" acronym="VIM_INFO" offset="0x4" width="32" description="This contains information about the configuration of the VIM.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved. Reads return 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTERRUPTS" width="11" begin="10" end="0" resetval="0x200" description="Indicates the number of interrupts supported by the VIM." range="" rwaccess="R"/>
  </register>
  <register id="VIM_PRIIRQ" acronym="VIM_PRIIRQ" offset="0x8" width="32" description="This register contains the number of the highest priority pending IRQ.">
    <bitfield id="VALID" width="1" begin="31" end="31" resetval="0x0" description="This field indicates if the NUM field of this register is valid." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved. Reads return 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PRI" width="4" begin="19" end="16" resetval="0x0" description="This field indicates the priority of the pending IRQ interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved. Reads return 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="NUM" width="10" begin="9" end="0" resetval="0x0" description="This field indicates the interrupt number of the pending IRQ interrupt with the highest priority." range="" rwaccess="R"/>
  </register>
  <register id="VIM_PRIFIQ" acronym="VIM_PRIFIQ" offset="0xC" width="32" description="This register contains the number of the highest priority pending FIQ.">
    <bitfield id="VALID" width="1" begin="31" end="31" resetval="0x0" description="This field indicates if the NUM field of this register is valid." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI" width="4" begin="19" end="16" resetval="0x0" description="This field indicates the priority of the pending FIQ interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM" width="10" begin="9" end="0" resetval="0x0" description="This field indicates the interrupt number of the pending FIQ interrupt with the highest priority." range="" rwaccess="R"/>
  </register>
  <register id="VIM_IRQGSTS" acronym="VIM_IRQGSTS" offset="0x10" width="32" description="This register indicates which groups of interrupts have pending, unmasked IRQ interrupts.">
    <bitfield id="STS" width="32" begin="31" end="0" resetval="0x0" description="This field indicates that one or more interrupts in group M are mapped to IRQ, unmasked, and pending. Bit 0 corresponds to group 0, bit 1 corresponds to group 1, etc. The interrupts associated with each group are [(M*32)+31:M*32]" range="" rwaccess="R"/>
  </register>
  <register id="VIM_FIQGSTS" acronym="VIM_FIQGSTS" offset="0x14" width="32" description="This register indicates which groups of interrupts have pending, unmasked FIQ interrupts.">
    <bitfield id="STS" width="32" begin="31" end="0" resetval="0x0" description="This field indicates that one or more interrupts in group M are mapped to FIQ, unmasked, and pending. Bit 0 corresponds to group 0, bit 1 corresponds to group 1, etc. The interrupts associated with each group are [(M*32)+31:M*32]" range="" rwaccess="R"/>
  </register>
  <register id="VIM_IRQVEC" acronym="VIM_IRQVEC" offset="0x18" width="32" description="This register contains the 32-bit interrupt vector address of the currently pending IRQ.">
    <bitfield id="ADDR" width="30" begin="31" end="2" resetval="0x0" description="This field contains the upper 30 bits of the 32-bit interrupt vector address (addresses must be 32-bit aligned) of the currently pending highest priority IRQ (as indicated by the" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved. Read as 0. The lower 2 bits of the 32-bit vector address are always 0. (Vector addresses must be 32-bit aligned.)" range="" rwaccess="R"/>
  </register>
  <register id="VIM_FIQVEC" acronym="VIM_FIQVEC" offset="0x1C" width="32" description="This register contains the 32-bit interrupt vector address of the currently pending FIQ.">
    <bitfield id="ADDR" width="30" begin="31" end="2" resetval="0x0" description="This field contains the upper 30 bits of the 32-bit interrupt vector address (addresses must be 32-bit aligned) of the currently pending highest priority FIQ (as indicated by the" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved. Read as 0. The lower 2 bits of the 32-bit vector address are always 0. (Vector addresses must be 32-bit aligned.)" range="" rwaccess="R"/>
  </register>
  <register id="VIM_ACTIRQ" acronym="VIM_ACTIRQ" offset="0x20" width="32" description="This register contains the number of the active IRQ.">
    <bitfield id="VALID" width="1" begin="31" end="31" resetval="0x0" description="This field indicates if the NUM field of this register is valid." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI" width="4" begin="19" end="16" resetval="0x0" description="This field indicates the priority of the active IRQ interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM" width="10" begin="9" end="0" resetval="0x0" description="This field indicates the interrupt number of the active IRQ interrupt." range="" rwaccess="R"/>
  </register>
  <register id="VIM_ACTFIQ" acronym="VIM_ACTFIQ" offset="0x24" width="32" description="This register contains the number of the active FIQ.">
    <bitfield id="VALID" width="1" begin="31" end="31" resetval="0x0" description="This field indicates if the NUM field of this register is valid." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI" width="4" begin="19" end="16" resetval="0x0" description="This field indicates the priority of the active FIQ interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM" width="10" begin="9" end="0" resetval="0x0" description="This field indicates the interrupt number of the active FIQ interrupt." range="" rwaccess="R"/>
  </register>
  <register id="VIM_DEDVEC" acronym="VIM_DEDVEC" offset="0x30" width="32" description="This register contains the 32-bit interrupt vector address to be used as a default in case of a DED error in any of the vectors.">
    <bitfield id="ADDR" width="30" begin="31" end="2" resetval="0x0" description="This field contains the upper 30 bits of the 32-bit interrupt vector address (the address must be 32-bit aligned) of an interrupt to be used if an uncorrectable double-bit error (DED) is detected in any of the interrupt vector addresses." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved. Read as 0. The lower 2 bits of the 32-bit vector address are always 0. (Vector addresses must be 32-bit aligned.)" range="" rwaccess="R"/>
  </register>
  <register id="VIM_RAW_j" acronym="VIM_RAW_j" offset="0x400" width="32" description="This register indicates the raw status of the events in group M. Offset = 400h + (j * 20h); where j = 0h to Fh.">
    <bitfield id="STS" width="32" begin="31" end="0" resetval="0x0" description="This is the raw status of the events in Group M." range="" rwaccess="RW1S"/>
  </register>
  <register id="VIM_STS_j" acronym="VIM_STS_j" offset="0x404" width="32" description="This register indicates the masked status of the events in group M. Offset = 404h + (j * 20h); where j = 0h to Fh.">
    <bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This is the masked status of the events in Group M." range="" rwaccess="RW1C"/>
  </register>
  <register id="VIM_INTR_EN_SET_j" acronym="VIM_INTR_EN_SET_j" offset="0x408" width="32" description="This register is used to enable the mask for the events in group M. Offset = 408h + (j * 20h); where j = 0h to Fh.">
    <bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This field is used to enable the mask of events in Group M." range="" rwaccess="RW1S"/>
  </register>
  <register id="VIM_INTR_EN_CLR_j" acronym="VIM_INTR_EN_CLR_j" offset="0x40C" width="32" description="This register is used to disable the mask for the events in group M. Offset = 40Ch + (j * 20h); where j = 0h to Fh.">
    <bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This field is used to disable the mask of events in Group M." range="" rwaccess="RW1C"/>
  </register>
  <register id="VIM_IRQSTS_j" acronym="VIM_IRQSTS_j" offset="0x410" width="32" description="This register indicates the masked status of the events in Group M that are also mapped as IRQs. Offset = 410h + (j * 20h); where j = 0h to Fh.">
    <bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This is the masked status of the events in group M that are mapped to IRQ." range="" rwaccess="RW1C"/>
  </register>
  <register id="VIM_FIQSTS_j" acronym="VIM_FIQSTS_j" offset="0x414" width="32" description="This register indicates the masked status of the events in group M that are also mapped as FIQs. Offset = 414h + (j * 20h); where j = 0h to Fh.">
    <bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This is the masked status of the events in group M that are mapped to FIQ." range="" rwaccess="RW1C"/>
  </register>
  <register id="VIM_INTMAP_j" acronym="VIM_INTMAP_j" offset="0x418" width="32" description="This register is used to map interrupts as IRQ or FIQ. Offset = 418h + (j * 20h); where j = 0h to Fh.">
    <bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This field is used to indicate which interrupt the corresponding event influences (if enabled) for event group M." range="" rwaccess="RW"/>
  </register>
  <register id="VIM_INTTYPE_j" acronym="VIM_INTTYPE_j" offset="0x41C" width="32" description="This register indicates whether an interrupt is a pulse or level source. Offset = 41Ch + (j * 20h); where j = 0h to Fh.">
    <bitfield id="MSK" width="32" begin="31" end="0" resetval="0x0" description="This field is used to indicate whether the source of an interrupt is a level (default) or a pulse for event group M." range="" rwaccess="RW"/>
  </register>
  <register id="VIM_PRI_INT_j" acronym="VIM_PRI_INT_j" offset="0x1000" width="32" description="This register is used to set the priority of interrupt Q. Offset = 1000h + (j * 4h); where j = 0h to 1FFh.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved. Reads return 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="VAL" width="4" begin="3" end="0" resetval="0xF" description="This is the priority for interrupt Q. If two interrupts have the same priority, then whichever interrupt has the lower number Q wins arbitration." range="" rwaccess="RW"/>
  </register>
  <register id="VIM_VEC_INT_j" acronym="VIM_VEC_INT_j" offset="0x2000" width="32" description="This register contains the vector address associated with interrupt Q. Offset = 2000h + (j * 4h); where j = 0h to 1FFh.">
    <bitfield id="VAL" width="30" begin="31" end="2" resetval="0x0" description="These are the upper 30 bits of the 32-bit vector address associated with interrupt Q. It is the address that will be reflected in the" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved. Read as 0. The lower 2 bits of the 32-bit vector address are always 0. (Vector addresses must be 32-bit aligned.)" range="" rwaccess="R"/>
  </register>
</module>
