module ram( 
  input wire clk,   input wire wr_en,   input wire [7:0] wr_addr,   input wire [7:0] d_in,   output reg [7:0] d_out 
); 
 
reg [7:0] memory [0:255];  
always @(posedge clk)  
begin 
if (wr_en)  
begin 
memory[wr_addr] <= d_in;    
end  else begin  d_out <= memory[wr_addr];    
end  end  endmodule 
