<profile>

<section name = "Vitis HLS Report for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'" level="0">
<item name = "Date">Fri Dec  9 11:05:05 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">v10</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.953 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 152, 10.000 ns, 0.760 us, 2, 152, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- SKIP_X_SKIP_Y">0, 150, 25, 2, 2, 0 ~ 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 202, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 34, 1799, 1687, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 562, -</column>
<column name="Register">-, -, 1629, 416, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="hadd_16ns_16ns_16_5_full_dsp_1_U35">hadd_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hadd_16ns_16ns_16_5_full_dsp_1_U36">hadd_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hadd_16ns_16ns_16_5_full_dsp_1_U37">hadd_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hadd_16ns_16ns_16_5_full_dsp_1_U38">hadd_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hadd_16ns_16ns_16_5_full_dsp_1_U39">hadd_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hadd_16ns_16ns_16_5_full_dsp_1_U40">hadd_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hadd_16ns_16ns_16_5_full_dsp_1_U41">hadd_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hmul_16ns_16ns_16_4_max_dsp_1_U49">hmul_16ns_16ns_16_4_max_dsp_1, 0, 2, 91, 35, 0</column>
<column name="hmul_16ns_16ns_16_4_max_dsp_1_U50">hmul_16ns_16ns_16_4_max_dsp_1, 0, 2, 91, 35, 0</column>
<column name="hmul_16ns_16ns_16_4_max_dsp_1_U51">hmul_16ns_16ns_16_4_max_dsp_1, 0, 2, 91, 35, 0</column>
<column name="hsub_16ns_16ns_16_5_full_dsp_1_U42">hsub_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hsub_16ns_16ns_16_5_full_dsp_1_U43">hsub_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hsub_16ns_16ns_16_5_full_dsp_1_U44">hsub_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hsub_16ns_16ns_16_5_full_dsp_1_U45">hsub_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hsub_16ns_16ns_16_5_full_dsp_1_U46">hsub_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hsub_16ns_16ns_16_5_full_dsp_1_U47">hsub_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hsub_16ns_16ns_16_5_full_dsp_1_U48">hsub_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1027_fu_308_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln22_fu_344_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln328_fu_418_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln388_1_fu_434_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln388_2_fu_445_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln388_fu_407_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln47_fu_451_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln57_fu_320_p2">+, 0, 0, 15, 8, 2</column>
<column name="icmp_ln1027_4_fu_326_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="icmp_ln1027_fu_302_p2">icmp, 0, 0, 12, 14, 14</column>
<column name="or_ln1027_fu_390_p2">or, 0, 0, 6, 6, 1</column>
<column name="or_ln30_fu_424_p2">or, 0, 0, 8, 8, 1</column>
<column name="k2_1_fu_350_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln1027_2_fu_332_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln1027_fu_376_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="I_address0">14, 3, 12, 36</column>
<column name="I_address1">14, 3, 12, 36</column>
<column name="X_address0">14, 3, 12, 36</column>
<column name="X_address1">14, 3, 12, 36</column>
<column name="X_d0">14, 3, 32, 96</column>
<column name="X_d1">14, 3, 32, 96</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter12">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 14, 28</column>
<column name="ap_sig_allocacmp_k2_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_m1_load">9, 2, 8, 16</column>
<column name="grp_fu_184_p0">14, 3, 16, 48</column>
<column name="grp_fu_184_p1">14, 3, 16, 48</column>
<column name="grp_fu_188_p0">14, 3, 16, 48</column>
<column name="grp_fu_188_p1">14, 3, 16, 48</column>
<column name="grp_fu_192_p0">14, 3, 16, 48</column>
<column name="grp_fu_192_p1">14, 3, 16, 48</column>
<column name="grp_fu_196_p0">14, 3, 16, 48</column>
<column name="grp_fu_196_p1">14, 3, 16, 48</column>
<column name="grp_fu_212_p0">14, 3, 16, 48</column>
<column name="grp_fu_212_p1">14, 3, 16, 48</column>
<column name="grp_fu_216_p0">14, 3, 16, 48</column>
<column name="grp_fu_216_p1">14, 3, 16, 48</column>
<column name="grp_fu_220_p0">14, 3, 16, 48</column>
<column name="grp_fu_220_p1">14, 3, 16, 48</column>
<column name="grp_fu_224_p0">14, 3, 16, 48</column>
<column name="grp_fu_224_p1">14, 3, 16, 48</column>
<column name="grp_fu_240_p0">14, 3, 16, 48</column>
<column name="grp_fu_245_p0">14, 3, 16, 48</column>
<column name="grp_fu_250_p0">14, 3, 16, 48</column>
<column name="indvar_flatten_fu_86">9, 2, 14, 28</column>
<column name="k2_fu_74">9, 2, 7, 14</column>
<column name="m1_fu_82">9, 2, 8, 16</column>
<column name="m2_fu_78">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln328_reg_635">12, 0, 12, 0</column>
<column name="add_ln388_2_reg_650">11, 0, 12, 1</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="icmp_ln1027_4_reg_614">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_610">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_86">14, 0, 14, 0</column>
<column name="k2_fu_74">7, 0, 7, 0</column>
<column name="m1_fu_82">8, 0, 8, 0</column>
<column name="m2_fu_78">8, 0, 8, 0</column>
<column name="mul3_i_i2_reg_731">16, 0, 16, 0</column>
<column name="mul3_i_i3_reg_741">16, 0, 16, 0</column>
<column name="mul3_i_i_reg_721">16, 0, 16, 0</column>
<column name="mul6_i_i2_reg_736">16, 0, 16, 0</column>
<column name="mul6_i_i3_reg_746">16, 0, 16, 0</column>
<column name="mul6_i_i_reg_726">16, 0, 16, 0</column>
<column name="p_r_1_reg_773">16, 0, 16, 0</column>
<column name="p_r_2_reg_795">16, 0, 16, 0</column>
<column name="p_r_M_imag_12_reg_872">16, 0, 16, 0</column>
<column name="p_r_M_imag_13_reg_849">16, 0, 16, 0</column>
<column name="p_r_M_imag_14_reg_882">16, 0, 16, 0</column>
<column name="p_r_M_imag_15_reg_831">16, 0, 16, 0</column>
<column name="p_r_M_imag_16_reg_892">16, 0, 16, 0</column>
<column name="p_r_M_imag_17_reg_902">16, 0, 16, 0</column>
<column name="p_r_M_imag_18_reg_789">16, 0, 16, 0</column>
<column name="p_r_M_imag_19_reg_801">16, 0, 16, 0</column>
<column name="p_r_M_imag_20_reg_843">16, 0, 16, 0</column>
<column name="p_r_M_imag_21_reg_861">16, 0, 16, 0</column>
<column name="p_r_M_imag_2_reg_692">16, 0, 16, 0</column>
<column name="p_r_M_imag_4_reg_715">16, 0, 16, 0</column>
<column name="p_r_M_imag_8_reg_767">16, 0, 16, 0</column>
<column name="p_r_M_imag_reg_686">16, 0, 16, 0</column>
<column name="p_r_M_real_12_reg_867">16, 0, 16, 0</column>
<column name="p_r_M_real_13_reg_825">16, 0, 16, 0</column>
<column name="p_r_M_real_14_reg_877">16, 0, 16, 0</column>
<column name="p_r_M_real_15_reg_819">16, 0, 16, 0</column>
<column name="p_r_M_real_16_reg_887">16, 0, 16, 0</column>
<column name="p_r_M_real_17_reg_897">16, 0, 16, 0</column>
<column name="p_r_M_real_18_reg_837">16, 0, 16, 0</column>
<column name="p_r_M_real_19_reg_855">16, 0, 16, 0</column>
<column name="p_r_M_real_2_reg_703">16, 0, 16, 0</column>
<column name="p_r_M_real_4_reg_709">16, 0, 16, 0</column>
<column name="p_r_M_real_reg_680">16, 0, 16, 0</column>
<column name="p_r_reg_761">16, 0, 16, 0</column>
<column name="reg_275">16, 0, 16, 0</column>
<column name="trunc_ln328_6_reg_784">16, 0, 16, 0</column>
<column name="trunc_ln328_reg_779">16, 0, 16, 0</column>
<column name="trunc_ln388_1_reg_655">16, 0, 16, 0</column>
<column name="trunc_ln388_2_reg_670">16, 0, 16, 0</column>
<column name="trunc_ln388_3_reg_675">16, 0, 16, 0</column>
<column name="trunc_ln388_4_reg_698">16, 0, 16, 0</column>
<column name="trunc_ln388_reg_619">6, 0, 6, 0</column>
<column name="zext_ln328_reg_751">12, 0, 64, 52</column>
<column name="zext_ln388_1_reg_625">12, 0, 64, 52</column>
<column name="zext_ln388_3_reg_640">11, 0, 64, 53</column>
<column name="zext_ln388_4_reg_660">11, 0, 64, 53</column>
<column name="add_ln328_reg_635">64, 32, 12, 0</column>
<column name="icmp_ln1027_reg_610">64, 32, 1, 0</column>
<column name="p_r_M_imag_2_reg_692">64, 32, 16, 0</column>
<column name="p_r_M_imag_4_reg_715">64, 32, 16, 0</column>
<column name="p_r_M_imag_reg_686">64, 32, 16, 0</column>
<column name="p_r_M_real_13_reg_825">64, 32, 16, 0</column>
<column name="p_r_M_real_2_reg_703">64, 32, 16, 0</column>
<column name="p_r_M_real_4_reg_709">64, 32, 16, 0</column>
<column name="p_r_M_real_reg_680">64, 32, 16, 0</column>
<column name="zext_ln328_reg_751">64, 32, 64, 52</column>
<column name="zext_ln388_1_reg_625">64, 32, 64, 52</column>
<column name="zext_ln388_3_reg_640">64, 32, 64, 53</column>
<column name="zext_ln388_4_reg_660">64, 32, 64, 53</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_stage_Pipeline_SKIP_X_SKIP_Y, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_stage_Pipeline_SKIP_X_SKIP_Y, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_stage_Pipeline_SKIP_X_SKIP_Y, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_stage_Pipeline_SKIP_X_SKIP_Y, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_stage_Pipeline_SKIP_X_SKIP_Y, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_stage_Pipeline_SKIP_X_SKIP_Y, return value</column>
<column name="bound">in, 14, ap_none, bound, scalar</column>
<column name="trunc_ln17">in, 7, ap_none, trunc_ln17, scalar</column>
<column name="I_address0">out, 12, ap_memory, I, array</column>
<column name="I_ce0">out, 1, ap_memory, I, array</column>
<column name="I_q0">in, 32, ap_memory, I, array</column>
<column name="I_address1">out, 12, ap_memory, I, array</column>
<column name="I_ce1">out, 1, ap_memory, I, array</column>
<column name="I_q1">in, 32, ap_memory, I, array</column>
<column name="X_address0">out, 12, ap_memory, X, array</column>
<column name="X_ce0">out, 1, ap_memory, X, array</column>
<column name="X_we0">out, 1, ap_memory, X, array</column>
<column name="X_d0">out, 32, ap_memory, X, array</column>
<column name="X_address1">out, 12, ap_memory, X, array</column>
<column name="X_ce1">out, 1, ap_memory, X, array</column>
<column name="X_we1">out, 1, ap_memory, X, array</column>
<column name="X_d1">out, 32, ap_memory, X, array</column>
</table>
</item>
</section>
</profile>
