Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Sep 25 03:33:15 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 1 -file reports/util_hier_hls.rpt
| Design       : myproject
| Device       : 7vx690tffg1761-2
| Design State : Routed
--------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------+---------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                                  Instance                                  |                             Module                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------------------------------------------------------+---------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| myproject                                                                  |                                                         (top) |      73348 |      73348 |       0 |    0 | 43708 |      0 |      4 |          694 |
|   (myproject)                                                              |                                                         (top) |       1456 |       1456 |       0 |    0 |  4301 |      0 |      0 |            0 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227 | dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 |      18288 |      18288 |       0 |    0 |  9221 |      0 |      0 |          212 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_191 | dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 |      17484 |      17484 |       0 |    0 |  9460 |      0 |      0 |          317 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_123 | dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s |      32202 |      32202 |       0 |    0 | 18370 |      0 |      0 |          133 |
|   grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233          |          dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 |       3880 |       3880 |       0 |    0 |  2278 |      0 |      0 |           27 |
|   grp_softmax_latency_ap_fixed_ap_fixed_softmax_config16_s_fu_409          |          softmax_latency_ap_fixed_ap_fixed_softmax_config16_s |         47 |         47 |       0 |    0 |    78 |      0 |      4 |            5 |
+----------------------------------------------------------------------------+---------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


