<profile>

<section name = "Vitis HLS Report for 'train_step'" level="0">
<item name = "Date">Wed May 14 09:49:22 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">train_step</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.860 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">29, 29, 0.290 us, 0.290 us, 30, 30, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_forwardHidden_fu_325">forwardHidden, 4, 4, 40.000 ns, 40.000 ns, 1, 1, yes</column>
<column name="grp_forwardHidden_fu_409">forwardHidden, 4, 4, 40.000 ns, 40.000 ns, 1, 1, yes</column>
<column name="grp_updateHidden_fu_493">updateHidden, 3, 3, 30.000 ns, 30.000 ns, 1, 1, yes</column>
<column name="grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585">train_step_Pipeline_VITIS_LOOP_136_1, 18, 18, 0.180 us, 0.180 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623">train_step_Pipeline_VITIS_LOOP_141_4, 6, 6, 60.000 ns, 60.000 ns, 5, 5, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 88, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 68, 1196, 3227, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 53, -</column>
<column name="Register">-, -, 244, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 28, 1, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_s_axi_U">CTRL_s_axi, 0, 0, 336, 424, 0</column>
<column name="grp_forwardHidden_fu_325">forwardHidden, 0, 16, 328, 852, 0</column>
<column name="grp_forwardHidden_fu_409">forwardHidden, 0, 16, 328, 852, 0</column>
<column name="mul_32ns_34ns_42_2_1_U199">mul_32ns_34ns_42_2_1, 0, 4, 173, 54, 0</column>
<column name="grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585">train_step_Pipeline_VITIS_LOOP_136_1, 0, 0, 22, 292, 0</column>
<column name="grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623">train_step_Pipeline_VITIS_LOOP_141_4, 0, 0, 5, 51, 0</column>
<column name="grp_updateHidden_fu_493">updateHidden, 0, 32, 4, 702, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub_ln145_fu_640_p2">-, 0, 0, 39, 32, 32</column>
<column name="icmp_ln146_fu_646_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="ap_block_state12_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="leds_port">select, 0, 0, 4, 1, 4</column>
<column name="xor_ln146_fu_666_p2">xor, 0, 0, 4, 4, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 13, 1, 13</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="W1_0_0">2, 0, 2, 0</column>
<column name="W1_0_1">2, 0, 2, 0</column>
<column name="W1_0_2">2, 0, 2, 0</column>
<column name="W1_0_3">2, 0, 2, 0</column>
<column name="W1_1_0">2, 0, 2, 0</column>
<column name="W1_1_1">2, 0, 2, 0</column>
<column name="W1_1_2">2, 0, 2, 0</column>
<column name="W1_1_3">2, 0, 2, 0</column>
<column name="W1_2_0">2, 0, 2, 0</column>
<column name="W1_2_1">2, 0, 2, 0</column>
<column name="W1_2_2">2, 0, 2, 0</column>
<column name="W1_2_3">2, 0, 2, 0</column>
<column name="W1_3_0">2, 0, 2, 0</column>
<column name="W1_3_1">2, 0, 2, 0</column>
<column name="W1_3_2">2, 0, 2, 0</column>
<column name="W1_3_3">2, 0, 2, 0</column>
<column name="W1_4_0">2, 0, 2, 0</column>
<column name="W1_4_1">2, 0, 2, 0</column>
<column name="W1_4_2">2, 0, 2, 0</column>
<column name="W1_4_3">2, 0, 2, 0</column>
<column name="W1_5_0">2, 0, 2, 0</column>
<column name="W1_5_1">2, 0, 2, 0</column>
<column name="W1_5_2">2, 0, 2, 0</column>
<column name="W1_5_3">2, 0, 2, 0</column>
<column name="W1_6_0">2, 0, 2, 0</column>
<column name="W1_6_1">2, 0, 2, 0</column>
<column name="W1_6_2">2, 0, 2, 0</column>
<column name="W1_6_3">2, 0, 2, 0</column>
<column name="W1_7_0">2, 0, 2, 0</column>
<column name="W1_7_1">2, 0, 2, 0</column>
<column name="W1_7_2">2, 0, 2, 0</column>
<column name="W1_7_3">2, 0, 2, 0</column>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_updateHidden_fu_493_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln146_reg_1011">1, 0, 1, 0</column>
<column name="img_pos_0_read_reg_918">8, 0, 8, 0</column>
<column name="img_pos_1_read_reg_924">8, 0, 8, 0</column>
<column name="img_pos_2_read_reg_930">8, 0, 8, 0</column>
<column name="img_pos_3_read_reg_936">8, 0, 8, 0</column>
<column name="img_pos_4_read_reg_942">8, 0, 8, 0</column>
<column name="img_pos_5_read_reg_948">8, 0, 8, 0</column>
<column name="img_pos_6_read_reg_954">8, 0, 8, 0</column>
<column name="img_pos_7_read_reg_960">8, 0, 8, 0</column>
<column name="sub_ln145_reg_1006">32, 0, 32, 0</column>
<column name="train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed">8, 0, 8, 0</column>
<column name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1">8, 0, 8, 0</column>
<column name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2">8, 0, 8, 0</column>
<column name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3">8, 0, 8, 0</column>
<column name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4">8, 0, 8, 0</column>
<column name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5">8, 0, 8, 0</column>
<column name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6">8, 0, 8, 0</column>
<column name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7">8, 0, 8, 0</column>
<column name="trunc_ln1_reg_1021">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWADDR">in, 8, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARADDR">in, 8, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, train_step, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, train_step, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, train_step, return value</column>
<column name="leds_port">out, 4, ap_vld, leds_port, pointer</column>
<column name="leds_port_ap_vld">out, 1, ap_vld, leds_port, pointer</column>
<column name="W1_out_address0">out, 5, ap_memory, W1_out, array</column>
<column name="W1_out_ce0">out, 1, ap_memory, W1_out, array</column>
<column name="W1_out_we0">out, 1, ap_memory, W1_out, array</column>
<column name="W1_out_d0">out, 8, ap_memory, W1_out, array</column>
<column name="W1_out_address1">out, 5, ap_memory, W1_out, array</column>
<column name="W1_out_ce1">out, 1, ap_memory, W1_out, array</column>
<column name="W1_out_we1">out, 1, ap_memory, W1_out, array</column>
<column name="W1_out_d1">out, 8, ap_memory, W1_out, array</column>
<column name="W2_out_address0">out, 2, ap_memory, W2_out, array</column>
<column name="W2_out_ce0">out, 1, ap_memory, W2_out, array</column>
<column name="W2_out_we0">out, 1, ap_memory, W2_out, array</column>
<column name="W2_out_d0">out, 8, ap_memory, W2_out, array</column>
</table>
</item>
</section>
</profile>
