#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x100c4b500 .scope module, "tb_day5" "tb_day5" 2 5;
 .timescale -9 -9;
v0x100c507e0_0 .var "clk", 0 0;
v0x100c50880_0 .net "done", 0 0, v0x100c48bd0_0;  1 drivers
v0x100c50920_0 .net "result", 31 0, v0x100c501a0_0;  1 drivers
v0x100c509c0_0 .var "rst", 0 0;
E_0x73cc30080 .event anyedge, v0x100c48bd0_0;
S_0x100c48950 .scope module, "dut" "top_day5" 2 12, 3 4 0, S_0x100c4b500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /OUTPUT 1 "done";
v0x100c48b30_0 .net "clk", 0 0, v0x100c507e0_0;  1 drivers
v0x100c48bd0_0 .var "done", 0 0;
v0x100c501a0_0 .var "result", 31 0;
v0x100c50240_0 .net "rst", 0 0, v0x100c509c0_0;  1 drivers
v0x100c502e0_0 .var "state", 1 0;
E_0x73cc30100 .event posedge, v0x100c48b30_0;
    .scope S_0x100c48950;
T_0 ;
    %wait E_0x73cc30100;
    %load/vec4 v0x100c50240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x100c502e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100c501a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100c48bd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x100c502e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x100c502e0_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 726, 0, 32;
    %assign/vec4 v0x100c501a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x100c502e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x100c48bd0_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x100c4b500;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x100c507e0_0;
    %inv;
    %store/vec4 v0x100c507e0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x100c4b500;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100c507e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x100c509c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100c509c0_0, 0, 1;
T_2.0 ;
    %load/vec4 v0x100c50880_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.1, 6;
    %wait E_0x73cc30080;
    %jmp T_2.0;
T_2.1 ;
    %delay 10, 0;
    %load/vec4 v0x100c50920_0;
    %cmpi/e 726, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 37 "$display", "[PASS] Day 5: %0d (expected 726)", v0x100c50920_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 39 "$display", "[FAIL] Day 5: %0d (expected 726)", v0x100c50920_0 {0 0 0};
T_2.3 ;
    %delay 10, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x100c4b500;
T_3 ;
    %vpi_call 2 47 "$dumpfile", "day5_sim.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x100c4b500 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_day5.v";
    "top_day5.v";
