<profile>

<section name = "Vitis HLS Report for 'flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1'" level="0">
<item name = "Date">Wed Apr  9 14:21:23 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">flash_attn</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.321 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4099, 4099, 40.990 us, 40.990 us, 4097, 4097, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Read_Q_VITIS_LOOP_25_1">4097, 4097, 3, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 104, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 63, -</column>
<column name="Register">-, -, 44, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln23_1_fu_119_p2">+, 0, 0, 14, 13, 1</column>
<column name="add_ln23_fu_136_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln25_fu_186_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln28_fu_180_p2">+, 0, 0, 12, 12, 12</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln23_fu_113_p2">icmp, 0, 0, 17, 13, 14</column>
<column name="icmp_ln25_fu_142_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="select_ln23_1_fu_156_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln23_fu_148_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Q_tile_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 13, 26</column>
<column name="col_fu_58">9, 2, 7, 14</column>
<column name="indvar_flatten_fu_66">9, 2, 13, 26</column>
<column name="row_fu_62">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln28_reg_240">12, 0, 12, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="col_fu_58">7, 0, 7, 0</column>
<column name="indvar_flatten_fu_66">13, 0, 13, 0</column>
<column name="row_fu_62">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1, return value</column>
<column name="Q_tile_in_TVALID">in, 1, axis, Q_tile_in_V_data_V, pointer</column>
<column name="Q_tile_in_TDATA">in, 32, axis, Q_tile_in_V_data_V, pointer</column>
<column name="Q_tile_address0">out, 12, ap_memory, Q_tile, array</column>
<column name="Q_tile_ce0">out, 1, ap_memory, Q_tile, array</column>
<column name="Q_tile_we0">out, 1, ap_memory, Q_tile, array</column>
<column name="Q_tile_d0">out, 32, ap_memory, Q_tile, array</column>
<column name="Q_tile_in_TREADY">out, 1, axis, Q_tile_in_V_last_V, pointer</column>
<column name="Q_tile_in_TLAST">in, 1, axis, Q_tile_in_V_last_V, pointer</column>
<column name="Q_tile_in_TKEEP">in, 4, axis, Q_tile_in_V_keep_V, pointer</column>
<column name="Q_tile_in_TSTRB">in, 4, axis, Q_tile_in_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
