// Seed: 372296819
module module_0 (
    input  id_0,
    output id_1,
    output id_2,
    output id_3,
    output id_4
);
  logic id_5 = 1;
  generate
    assign id_3 = id_0;
  endgenerate
  initial id_1 = id_0 | 1;
endmodule
