Content-Type: text/x-zim-wiki
Wiki-Format: zim 0.6
Creation-Date: 2025-12-22T00:00:00+00:00

====== 1.2 SystemVerilog source text ======
Created Sunday 22 December 2025

IEEE 1800-2023 Section A.1.2

===== Child pages =====
[[1_Source_text:1.2_SystemVerilog_source_text:source_text|source text]]
[[1_Source_text:1.2_SystemVerilog_source_text:description|description]]
[[1_Source_text:1.2_SystemVerilog_source_text:module_nonansi_header|module nonansi header]]
[[1_Source_text:1.2_SystemVerilog_source_text:module_ansi_header|module ansi header]]
[[1_Source_text:1.2_SystemVerilog_source_text:module_declaration|module declaration]]
[[1_Source_text:1.2_SystemVerilog_source_text:module_keyword|module keyword]]
[[1_Source_text:1.2_SystemVerilog_source_text:interface_nonansi_header|interface nonansi header]]
[[1_Source_text:1.2_SystemVerilog_source_text:interface_ansi_header|interface ansi header]]
[[1_Source_text:1.2_SystemVerilog_source_text:interface_declaration|interface declaration]]
[[1_Source_text:1.2_SystemVerilog_source_text:program_nonansi_header|program nonansi header]]
[[1_Source_text:1.2_SystemVerilog_source_text:program_ansi_header|program ansi header]]
[[1_Source_text:1.2_SystemVerilog_source_text:program_declaration|program declaration]]
[[1_Source_text:1.2_SystemVerilog_source_text:checker_declaration|checker declaration]]
[[1_Source_text:1.2_SystemVerilog_source_text:class_declaration|class declaration]]
[[1_Source_text:1.2_SystemVerilog_source_text:interface_class_declaration|interface class declaration]]
[[1_Source_text:1.2_SystemVerilog_source_text:package_declaration|package declaration]]
[[1_Source_text:1.2_SystemVerilog_source_text:timeunits_declaration|timeunits declaration]]
