// Seed: 1423105164
module module_0 (
    output wand id_0,
    output tri0 id_1,
    output wire id_2,
    input  tri1 id_3,
    input  tri0 id_4
);
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    output wor id_6
);
  always #id_8 begin
    assert (id_0 == id_4 - 1);
    begin
      id_8 = id_4;
    end
  end
  module_0(
      id_2, id_5, id_5, id_0, id_0
  );
  wire id_9;
endmodule
