// Seed: 1270272152
module module_0;
  reg id_1;
  parameter id_2 = -1'h0;
  always
    if (-1) deassign id_1;
    else id_1 = -1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd96
) (
    input  wand _id_0,
    output wor  id_1
);
  struct {
    logic [id_0 : -1 'd0] id_3;
    id_4 id_5;
  } id_6 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    input tri0 id_1,
    output tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    input tri1 id_6
    , id_9,
    input supply1 id_7
);
  assign id_9[-1] = "";
  wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
