.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* isr */
.set isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr__INTC_MASK, 0x02
.set isr__INTC_NUMBER, 1
.set isr__INTC_PRIOR_NUM, 7
.set isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock */
.set Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock__CFG2_SRC_SEL_MASK, 0x07
.set Clock__INDEX, 0x01
.set Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock__PM_ACT_MSK, 0x02
.set Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock__PM_STBY_MSK, 0x02

/* Pin_1 */
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__PC, CYREG_PRT0_PC0
.set Pin_1__0__PORT, 0
.set Pin_1__0__SHIFT, 0
.set Pin_1__AG, CYREG_PRT0_AG
.set Pin_1__AMUX, CYREG_PRT0_AMUX
.set Pin_1__BIE, CYREG_PRT0_BIE
.set Pin_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_1__BYP, CYREG_PRT0_BYP
.set Pin_1__CTL, CYREG_PRT0_CTL
.set Pin_1__DM0, CYREG_PRT0_DM0
.set Pin_1__DM1, CYREG_PRT0_DM1
.set Pin_1__DM2, CYREG_PRT0_DM2
.set Pin_1__DR, CYREG_PRT0_DR
.set Pin_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_1__MASK, 0x01
.set Pin_1__PORT, 0
.set Pin_1__PRT, CYREG_PRT0_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_1__PS, CYREG_PRT0_PS
.set Pin_1__SHIFT, 0
.set Pin_1__SLW, CYREG_PRT0_SLW

/* Pin_2 */
.set Pin_2__0__MASK, 0x02
.set Pin_2__0__PC, CYREG_PRT0_PC1
.set Pin_2__0__PORT, 0
.set Pin_2__0__SHIFT, 1
.set Pin_2__AG, CYREG_PRT0_AG
.set Pin_2__AMUX, CYREG_PRT0_AMUX
.set Pin_2__BIE, CYREG_PRT0_BIE
.set Pin_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_2__BYP, CYREG_PRT0_BYP
.set Pin_2__CTL, CYREG_PRT0_CTL
.set Pin_2__DM0, CYREG_PRT0_DM0
.set Pin_2__DM1, CYREG_PRT0_DM1
.set Pin_2__DM2, CYREG_PRT0_DM2
.set Pin_2__DR, CYREG_PRT0_DR
.set Pin_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_2__MASK, 0x02
.set Pin_2__PORT, 0
.set Pin_2__PRT, CYREG_PRT0_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_2__PS, CYREG_PRT0_PS
.set Pin_2__SHIFT, 1
.set Pin_2__SLW, CYREG_PRT0_SLW

/* Pin_3 */
.set Pin_3__0__MASK, 0x04
.set Pin_3__0__PC, CYREG_PRT0_PC2
.set Pin_3__0__PORT, 0
.set Pin_3__0__SHIFT, 2
.set Pin_3__AG, CYREG_PRT0_AG
.set Pin_3__AMUX, CYREG_PRT0_AMUX
.set Pin_3__BIE, CYREG_PRT0_BIE
.set Pin_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_3__BYP, CYREG_PRT0_BYP
.set Pin_3__CTL, CYREG_PRT0_CTL
.set Pin_3__DM0, CYREG_PRT0_DM0
.set Pin_3__DM1, CYREG_PRT0_DM1
.set Pin_3__DM2, CYREG_PRT0_DM2
.set Pin_3__DR, CYREG_PRT0_DR
.set Pin_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_3__MASK, 0x04
.set Pin_3__PORT, 0
.set Pin_3__PRT, CYREG_PRT0_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_3__PS, CYREG_PRT0_PS
.set Pin_3__SHIFT, 2
.set Pin_3__SLW, CYREG_PRT0_SLW

/* Pin_4 */
.set Pin_4__0__MASK, 0x08
.set Pin_4__0__PC, CYREG_PRT0_PC3
.set Pin_4__0__PORT, 0
.set Pin_4__0__SHIFT, 3
.set Pin_4__AG, CYREG_PRT0_AG
.set Pin_4__AMUX, CYREG_PRT0_AMUX
.set Pin_4__BIE, CYREG_PRT0_BIE
.set Pin_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_4__BYP, CYREG_PRT0_BYP
.set Pin_4__CTL, CYREG_PRT0_CTL
.set Pin_4__DM0, CYREG_PRT0_DM0
.set Pin_4__DM1, CYREG_PRT0_DM1
.set Pin_4__DM2, CYREG_PRT0_DM2
.set Pin_4__DR, CYREG_PRT0_DR
.set Pin_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_4__MASK, 0x08
.set Pin_4__PORT, 0
.set Pin_4__PRT, CYREG_PRT0_PRT
.set Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_4__PS, CYREG_PRT0_PS
.set Pin_4__SHIFT, 3
.set Pin_4__SLW, CYREG_PRT0_SLW

/* Pin_5 */
.set Pin_5__0__MASK, 0x20
.set Pin_5__0__PC, CYREG_PRT0_PC5
.set Pin_5__0__PORT, 0
.set Pin_5__0__SHIFT, 5
.set Pin_5__AG, CYREG_PRT0_AG
.set Pin_5__AMUX, CYREG_PRT0_AMUX
.set Pin_5__BIE, CYREG_PRT0_BIE
.set Pin_5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_5__BYP, CYREG_PRT0_BYP
.set Pin_5__CTL, CYREG_PRT0_CTL
.set Pin_5__DM0, CYREG_PRT0_DM0
.set Pin_5__DM1, CYREG_PRT0_DM1
.set Pin_5__DM2, CYREG_PRT0_DM2
.set Pin_5__DR, CYREG_PRT0_DR
.set Pin_5__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_5__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_5__MASK, 0x20
.set Pin_5__PORT, 0
.set Pin_5__PRT, CYREG_PRT0_PRT
.set Pin_5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_5__PS, CYREG_PRT0_PS
.set Pin_5__SHIFT, 5
.set Pin_5__SLW, CYREG_PRT0_SLW

/* Pin_6 */
.set Pin_6__0__MASK, 0x40
.set Pin_6__0__PC, CYREG_PRT0_PC6
.set Pin_6__0__PORT, 0
.set Pin_6__0__SHIFT, 6
.set Pin_6__AG, CYREG_PRT0_AG
.set Pin_6__AMUX, CYREG_PRT0_AMUX
.set Pin_6__BIE, CYREG_PRT0_BIE
.set Pin_6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_6__BYP, CYREG_PRT0_BYP
.set Pin_6__CTL, CYREG_PRT0_CTL
.set Pin_6__DM0, CYREG_PRT0_DM0
.set Pin_6__DM1, CYREG_PRT0_DM1
.set Pin_6__DM2, CYREG_PRT0_DM2
.set Pin_6__DR, CYREG_PRT0_DR
.set Pin_6__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_6__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_6__MASK, 0x40
.set Pin_6__PORT, 0
.set Pin_6__PRT, CYREG_PRT0_PRT
.set Pin_6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_6__PS, CYREG_PRT0_PS
.set Pin_6__SHIFT, 6
.set Pin_6__SLW, CYREG_PRT0_SLW

/* ADC_SAR_ADC_SAR */
.set ADC_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_Bypass */
.set ADC_SAR_Bypass__0__MASK, 0x10
.set ADC_SAR_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_Bypass__0__PORT, 0
.set ADC_SAR_Bypass__0__SHIFT, 4
.set ADC_SAR_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_Bypass__MASK, 0x10
.set ADC_SAR_Bypass__PORT, 0
.set ADC_SAR_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_Bypass__SHIFT, 4
.set ADC_SAR_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_IRQ */
.set ADC_SAR_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_IRQ__INTC_MASK, 0x01
.set ADC_SAR_IRQ__INTC_NUMBER, 0
.set ADC_SAR_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_theACLK */
.set ADC_SAR_theACLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_SAR_theACLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_SAR_theACLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_SAR_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_theACLK__INDEX, 0x00
.set ADC_SAR_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_theACLK__PM_STBY_MSK, 0x01

/* VDAC8_1_hs_viDAC8 */
.set VDAC8_1_hs_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_1_hs_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_1_hs_viDAC8__D, CYREG_DAC2_D
.set VDAC8_1_hs_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_hs_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_1_hs_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_hs_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_1_hs_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_1_hs_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_1_hs_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_1_hs_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_1_hs_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_1_hs_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_1_hs_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_1_hs_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_1_hs_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_1_hs_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_1_hs_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_1_hs_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_1_hs_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_1_hs_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_1_hs_viDAC8__TST, CYREG_DAC2_TST

/* VDAC8_2_ls_viDAC8 */
.set VDAC8_2_ls_viDAC8__CR0, CYREG_DAC0_CR0
.set VDAC8_2_ls_viDAC8__CR1, CYREG_DAC0_CR1
.set VDAC8_2_ls_viDAC8__D, CYREG_DAC0_D
.set VDAC8_2_ls_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_2_ls_viDAC8__PM_ACT_MSK, 0x01
.set VDAC8_2_ls_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_2_ls_viDAC8__PM_STBY_MSK, 0x01
.set VDAC8_2_ls_viDAC8__STROBE, CYREG_DAC0_STROBE
.set VDAC8_2_ls_viDAC8__SW0, CYREG_DAC0_SW0
.set VDAC8_2_ls_viDAC8__SW2, CYREG_DAC0_SW2
.set VDAC8_2_ls_viDAC8__SW3, CYREG_DAC0_SW3
.set VDAC8_2_ls_viDAC8__SW4, CYREG_DAC0_SW4
.set VDAC8_2_ls_viDAC8__TR, CYREG_DAC0_TR
.set VDAC8_2_ls_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set VDAC8_2_ls_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set VDAC8_2_ls_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set VDAC8_2_ls_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set VDAC8_2_ls_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set VDAC8_2_ls_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set VDAC8_2_ls_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set VDAC8_2_ls_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set VDAC8_2_ls_viDAC8__TST, CYREG_DAC0_TST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_GEN4, 2
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 12
.set CYDEV_CHIP_DIE_PSOC4A, 5
.set CYDEV_CHIP_DIE_PSOC5LP, 11
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 5
.set CYDEV_CHIP_MEMBER_4C, 9
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 6
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4L, 8
.set CYDEV_CHIP_MEMBER_4M, 7
.set CYDEV_CHIP_MEMBER_5A, 11
.set CYDEV_CHIP_MEMBER_5B, 10
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_GEN4_ES, 17
.set CYDEV_CHIP_REV_GEN4_ES2, 33
.set CYDEV_CHIP_REV_GEN4_PRODUCTION, 17
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
