// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * Copyright (C) MYiR 2021 - All Rights Reserved
 * Author: Alex
 */
#include <dt-bindings/pinctrl/stm32-pinfunc.h>

&pinctrl {

	adc1_usb_cc_pins_a: adc1-usb-cc-pins-0 {
		pins {
			pinmux = <STM32_PINMUX('A', 5, ANALOG)>, /* ADC1 in2 */
				<STM32_PINMUX('F', 11, ANALOG)>; /* ADC1 in8 */
		};
	};

	dcmiapp_pins_mx:dcmi_pins_mx{
		pins {
			pinmux = <STM32_PINMUX('A', 9, AF13)>, /* DCMPIPP_D0 */
				<STM32_PINMUX('D', 0, AF13)>, 	 /* DCMPIPP_D1 */
				<STM32_PINMUX('H', 14, AF13)>, 	 /* DCMPIPP_D2*/
				<STM32_PINMUX('E', 4, AF13)>, 	 /* DCMPIPP_D3 */
				<STM32_PINMUX('E', 13, AF13)>, 	 /* DCMPIPP_D4 */
				<STM32_PINMUX('D', 3, AF13)>, 	 /* DCMPIPP_D5 */
				<STM32_PINMUX('B', 8, AF13)>, 	 /* DCMPIPP_D6 */
				<STM32_PINMUX('E', 9, AF13)>, 	 /* DCMPIPP_D7 */
				<STM32_PINMUX('B', 7, AF14)>, 	 /* DCMPIPP_PIXCLK */
				<STM32_PINMUX('G', 9, AF13)>, 	 /* DCMPIPP_VSYNC */
				<STM32_PINMUX('H', 8, AF13)>; 	 /* DCMPIPP_HSYNC */
		};
	};

	dcmiapp_sleep_pins_mx:dcmi_sleep_pins_mx{
		pins {
			pinmux = <STM32_PINMUX('A', 9, ANALOG)>, /* DCMPIPP_D0 */
				<STM32_PINMUX('D', 0, ANALOG)>, 	 /* DCMPIPP_D1 */
				<STM32_PINMUX('H', 14, ANALOG)>, 	 /* DCMPIPP_D2*/
				<STM32_PINMUX('E', 4, ANALOG)>, 	 /* DCMPIPP_D3 */
				<STM32_PINMUX('E', 13, ANALOG)>, 	 /* DCMPIPP_D4 */
				<STM32_PINMUX('D', 3, ANALOG)>, 	 /* DCMPIPP_D5 */
				<STM32_PINMUX('B', 8, ANALOG)>, 	 /* DCMPIPP_D6 */
				<STM32_PINMUX('E', 9, ANALOG)>, 	 /* DCMPIPP_D7 */
				<STM32_PINMUX('B', 7, ANALOG)>, 	 /* DCMPIPP_PIXCLK */
				<STM32_PINMUX('G', 9, ANALOG)>, 	 /* DCMPIPP_VS */
				<STM32_PINMUX('H', 8, ANALOG)>; 	 /* DCMPIPP_HS */
		};
	};

	eth1_rgmii_pins_a: eth1_mx-0 {
		pins1 {
				pinmux = <STM32_PINMUX('A', 1, AF11)>, /* ETH1_RX_CLK */
					<STM32_PINMUX('A', 7, AF11)>, /* ETH1_RX_CTL */
					<STM32_PINMUX('B', 0, AF11)>, /* ETH1_RXD2 */
					<STM32_PINMUX('B', 1, AF11)>, /* ETH1_RXD3 */
					<STM32_PINMUX('C', 4, AF11)>, /* ETH1_RXD0 */
					<STM32_PINMUX('C', 5, AF11)>; /* ETH1_RXD1 */
				bias-disable;
		};
		pins2 {
				pinmux = <STM32_PINMUX('A', 2, AF11)>; /* ETH1_MDIO */
				bias-disable;
				drive-push-pull;
				slew-rate = <0>;
		};
	
		pins3 {
				pinmux = <STM32_PINMUX('B', 11, AF11)>, /* ETH1_TX_CTL */
						<STM32_PINMUX('C', 1, AF11)>, /* ETH1_GTX_CLK */
						<STM32_PINMUX('C', 2, AF11)>, /* ETH1_TXD2 */
						<STM32_PINMUX('E', 5, AF10)>, /* ETH1_TXD3 */
						<STM32_PINMUX('F', 12, AF11)>, /* ETH1_CLK125 */
						<STM32_PINMUX('G', 2, AF11)>, /* ETH1_MDC */
						<STM32_PINMUX('G', 13, AF11)>, /* ETH1_TXD0 */
						<STM32_PINMUX('G', 14, AF11)>; /* ETH1_TXD1 */
				bias-disable;
				drive-push-pull;
				slew-rate = <2>;
		};
	};

	eth1_rgmii_sleep_pins_a: eth1_sleep_mx-0 {
			pins {
					pinmux = <STM32_PINMUX('A', 1, ANALOG)>, /* ETH1_RX_CLK */
							<STM32_PINMUX('A', 2, ANALOG)>, /* ETH1_MDIO */
							<STM32_PINMUX('A', 7, ANALOG)>, /* ETH1_RX_CTL */
							<STM32_PINMUX('B', 0, ANALOG)>, /* ETH1_RXD2 */
							<STM32_PINMUX('B', 1, ANALOG)>, /* ETH1_RXD3 */
							<STM32_PINMUX('B', 11, ANALOG)>, /* ETH1_TX_CTL */
							<STM32_PINMUX('C', 1, ANALOG)>, /* ETH1_GTX_CLK */
							<STM32_PINMUX('C', 2, ANALOG)>, /* ETH1_TXD2 */
							<STM32_PINMUX('C', 4, ANALOG)>, /* ETH1_RXD0 */
							<STM32_PINMUX('C', 5, ANALOG)>, /* ETH1_RXD1 */
							<STM32_PINMUX('E', 5, ANALOG)>, /* ETH1_TXD3 */
							<STM32_PINMUX('F', 12, ANALOG)>, /* ETH1_CLK125 */
							<STM32_PINMUX('G', 2, ANALOG)>, /* ETH1_MDC */
							<STM32_PINMUX('G', 13, ANALOG)>, /* ETH1_TXD0 */
							<STM32_PINMUX('G', 14, ANALOG)>; /* ETH1_TXD1 */
			};
	};

	eth2_rgmii_pins_a: eth2_mx-0 {
			pins1 {
					pinmux = <STM32_PINMUX('A', 8, AF11)>, /* ETH2_RXD3 */
							<STM32_PINMUX('A', 12, AF11)>, /* ETH2_RX_CTL */
							<STM32_PINMUX('E', 2, AF10)>, /* ETH2_RXD1 */
							<STM32_PINMUX('F', 4, AF11)>, /* ETH2_RXD0 */
							<STM32_PINMUX('H', 6, AF12)>, /* ETH2_RXD2 */
							<STM32_PINMUX('H', 11, AF11)>; /* ETH2_RX_CLK */
					bias-disable;
			};
			pins2 {
					pinmux = <STM32_PINMUX('B', 6, AF11)>; /* ETH2_MDIO */
					bias-disable;
					drive-push-pull;
					slew-rate = <0>;
			};
			pins3 {
					pinmux = <STM32_PINMUX('E', 6, AF11)>, /* ETH2_TXD3 */
							<STM32_PINMUX('F', 6, AF11)>, /* ETH2_TX_CTL */
							<STM32_PINMUX('F', 7, AF11)>, /* ETH2_TXD0 */
							<STM32_PINMUX('G', 1, AF10)>, /* ETH2_TXD2 */
							<STM32_PINMUX('G', 3, AF10)>, /* ETH2_GTX_CLK */
							<STM32_PINMUX('G', 5, AF10)>, /* ETH2_MDC */
							<STM32_PINMUX('G', 11, AF10)>, /* ETH2_TXD1 */
							<STM32_PINMUX('H', 2, AF13)>; /* ETH2_CLK125 */
					bias-disable;
					drive-push-pull;
					slew-rate = <2>;
			};
	};

	eth2_rgmii_sleep_pins_a: eth2_sleep_mx-0 {
		pins {
			pinmux = <STM32_PINMUX('A', 8, ANALOG)>, /* ETH2_RXD3 */
					<STM32_PINMUX('A', 12, ANALOG)>, /* ETH2_RX_CTL */
					<STM32_PINMUX('B', 6, ANALOG)>, /* ETH2_MDIO */
					<STM32_PINMUX('E', 2, ANALOG)>, /* ETH2_RXD1 */
					<STM32_PINMUX('E', 6, ANALOG)>, /* ETH2_TXD3 */
					<STM32_PINMUX('F', 4, ANALOG)>, /* ETH2_RXD0 */
					<STM32_PINMUX('F', 6, ANALOG)>, /* ETH2_TX_CTL */
					<STM32_PINMUX('F', 7, ANALOG)>, /* ETH2_TXD0 */
					<STM32_PINMUX('G', 1, ANALOG)>, /* ETH2_TXD2 */
					<STM32_PINMUX('G', 3, ANALOG)>, /* ETH2_GTX_CLK */
					<STM32_PINMUX('G', 5, ANALOG)>, /* ETH2_MDC */
					<STM32_PINMUX('G', 11, ANALOG)>, /* ETH2_TXD1 */
					<STM32_PINMUX('H', 2, ANALOG)>, /* ETH2_CLK125 */
					<STM32_PINMUX('H', 6, ANALOG)>, /* ETH2_RXD2 */
					<STM32_PINMUX('H', 11, ANALOG)>; /* ETH2_RX_CLK */
		};
	};

	i2c3_pins_a: i2c3-0 {
			pins {
					pinmux = <STM32_PINMUX('H', 3, AF4)>, /* I2C5_SCL */
								<STM32_PINMUX('H', 7, AF5)>; /* I2C5_SDA */
					bias-disable;
					drive-open-drain;
					slew-rate = <0>;
			};
	};

	i2c3_sleep_pins_a: i2c3-sleep-0 {
			pins {
					pinmux = <STM32_PINMUX('H', 3, ANALOG)>, /* I2C5_SCL */
								<STM32_PINMUX('H', 7, ANALOG)>; /* I2C5_SDA */
			};
	};

	ltdc_pins_a: ltdc-0 {
		pins {
			pinmux = <STM32_PINMUX('D',  9, AF13)>, /* LCD_CLK */
					<STM32_PINMUX('E',  1, AF9)>, /* LCD_HSYNC */
					<STM32_PINMUX('G',  4, AF11)>, /* LCD_VSYNC */
					<STM32_PINMUX('H',  9, AF11)>, /* LCD_DE */
					<STM32_PINMUX('D',  5, AF13)>,  /* LCD_B0 */
					<STM32_PINMUX('E',  0, AF11)>,  /* LCD_B1 */
					<STM32_PINMUX('D',  10, AF14)>, /* LCD_B2 */
					<STM32_PINMUX('E',  7, AF13)>,  /* LCD_B3 */
					<STM32_PINMUX('G',  15, AF11)>, /* LCD_B4 */
					<STM32_PINMUX('D',  15, AF14)>, /* LCD_B5 */
					<STM32_PINMUX('D',  1, AF11)>,  /* LCD_B6 */
					<STM32_PINMUX('E',  15, AF14)>, /* LCD_B7 */
					<STM32_PINMUX('E',  11, AF9)>,   /* LCD_R0 */
					<STM32_PINMUX('G',  7, AF11)>,   /* LCD_R1 */
					<STM32_PINMUX('H',  10, AF14)>,  /* LCD_R2 */
					<STM32_PINMUX('B',  12, AF13)>,  /* LCD_R3 */
					<STM32_PINMUX('D',  14, AF14)>,  /* LCD_R4 */
					<STM32_PINMUX('F',  5, AF14)>,   /* LCD_R5 */
					<STM32_PINMUX('D',  4, AF14)>,   /* LCD_R6 */
					<STM32_PINMUX('D',  11, AF11)>,  /* LCD_R7 */
					<STM32_PINMUX('E', 14, AF14)>,   /* LCD_G0 */
					<STM32_PINMUX('F', 1, AF14)>,   /* LCD_G1 */
					<STM32_PINMUX('H', 13, AF14)>,   /* LCD_G2 */
					<STM32_PINMUX('F', 3, AF14)>,   /* LCD_G3 */
					<STM32_PINMUX('F', 2, AF13)>,   /* LCD_G4 */
					<STM32_PINMUX('G', 0, AF14)>,   /* LCD_G5 */
					<STM32_PINMUX('E', 12, AF14)>,   /* LCD_G6 */
					<STM32_PINMUX('A', 15, AF11)>;   /* LCD_G7 */
			bias-disable;
			drive-push-pull;
			slew-rate = <1>;
		};
	};

	ltdc_sleep_pins_a: ltdc-sleep-0 {
		pins {
			pinmux =    <STM32_PINMUX('D',  9, ANALOG)>, /* LCD_CLK */
						<STM32_PINMUX('E',  1, ANALOG)>, /* LCD_HSYNC */
						<STM32_PINMUX('G',  4, ANALOG)>, /* LCD_VSYNC */
						<STM32_PINMUX('H',  9, ANALOG)>, /* LCD_DE */
						<STM32_PINMUX('D',  5, ANALOG)>,  /* LCD_B0 */
						<STM32_PINMUX('E',  0, ANALOG)>,  /* LCD_B1 */
						<STM32_PINMUX('D',  10, ANALOG)>, /* LCD_B2 */
						<STM32_PINMUX('E',  7, ANALOG)>,  /* LCD_B3 */
						<STM32_PINMUX('G',  15, ANALOG)>, /* LCD_B4 */
						<STM32_PINMUX('D',  15, ANALOG)>, /* LCD_B5 */
						<STM32_PINMUX('D',  1, ANALOG)>,  /* LCD_B6 */
						<STM32_PINMUX('E',  15, ANALOG)>, /* LCD_B7 */
						<STM32_PINMUX('G',  7, ANALOG)>,   /* LCD_R1 */
						<STM32_PINMUX('H',  10, ANALOG)>,  /* LCD_R2 */
						<STM32_PINMUX('B',  12, ANALOG)>,  /* LCD_R3 */
						<STM32_PINMUX('D',  14, ANALOG)>,  /* LCD_R4 */
						<STM32_PINMUX('F',  5, ANALOG)>,   /* LCD_R5 */
						<STM32_PINMUX('D',  4, ANALOG)>,   /* LCD_R6 */
						<STM32_PINMUX('D',  11, ANALOG)>,  /* LCD_R7 */
						<STM32_PINMUX('E', 14, ANALOG)>,   /* LCD_G0 */
						<STM32_PINMUX('F', 1, ANALOG)>,    /* LCD_G1 */
						<STM32_PINMUX('H', 13, ANALOG)>,   /* LCD_G2 */
						<STM32_PINMUX('F', 3, ANALOG)>,    /* LCD_G3 */
						<STM32_PINMUX('F', 2, ANALOG)>,    /* LCD_G4 */
						<STM32_PINMUX('G', 0, ANALOG)>,    /* LCD_G5 */
						<STM32_PINMUX('E', 12, ANALOG)>,   /* LCD_G6 */
						<STM32_PINMUX('A', 15, ANALOG)>;   /* LCD_G7 */
					         bias-disable;
                                                drive-push-pull;
                                                slew-rate = <1>;
		};
	};

	m_can2_pins_a: m-can2-0 {
		pins1 {
			pinmux = <STM32_PINMUX('B', 13, AF9)>; /* CAN2_TX */
			slew-rate = <1>;
			drive-push-pull;
			bias-disable;
		};

		pins2 {
			pinmux = <STM32_PINMUX('B', 5, AF9)>; /* CAN2_RX */
			bias-disable;
		};
	};

	m_can2_sleep_pins_a: m_can2-sleep-0 {
		pins {
			pinmux = <STM32_PINMUX('B', 13, ANALOG)>, /* CAN2_TX */
				 <STM32_PINMUX('B', 5, ANALOG)>; /* CAN2_RX */
		};
	};

	// rtc_out2_rmp_pins_a: rtc-out2-rmp-pins-0 {
	// 	pins {
	// 		pinmux = <STM32_PINMUX('I', 1, ANALOG)>; /* RTC_OUT2_RMP */
	// 	};
	// };

	sai1_pins_a: sai1-0 {
		pins {
			pinmux = <STM32_PINMUX('A', 4, AF12)>, /* SAI1_SCK_A */
				 <STM32_PINMUX('A', 0, AF6)>, /* SAI1_SD_B */
				 <STM32_PINMUX('A', 5, AF6)>, /* SAI1_SD_A */
				 <STM32_PINMUX('F', 11, AF6)>; /* SAI1_FS_A */
			slew-rate = <0>;
			drive-push-pull;
			bias-disable;
		};
	};

	sai1_sleep_pins_a: sai1-sleep-0 {
		pins {
			pinmux = <STM32_PINMUX('A', 4, ANALOG)>, /* SAI1_SCK_A */
				 <STM32_PINMUX('A', 0, ANALOG)>, /* SAI1_SD_B */
				 <STM32_PINMUX('A', 5, ANALOG)>, /* SAI1_SD_A */
				 <STM32_PINMUX('F', 11, ANALOG)>; /* SAI1_FS_A */
		};
	};

	sdmmc1_b4_pins_a: sdmmc1-b4-0 {
		pins {
			pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1_D0 */
				 <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1_D1 */
				 <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1_D2 */
				 <STM32_PINMUX('C', 11, AF12)>, /* SDMMC1_D3 */
				 <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1_CMD */
			slew-rate = <1>;
			drive-push-pull;
			bias-disable;
		};
	};

	sdmmc1_b4_od_pins_a: sdmmc1-b4-od-0 {
		pins1 {
			pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1_D0 */
				 <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1_D1 */
				 <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1_D2 */
				 <STM32_PINMUX('C', 11, AF12)>; /* SDMMC1_D3 */
			slew-rate = <1>;
			drive-push-pull;
			bias-disable;
		};
		pins2 {
			pinmux = <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1_CMD */
			slew-rate = <1>;
			drive-open-drain;
			bias-disable;
		};
	};

	sdmmc1_b4_sleep_pins_a: sdmmc1-b4-sleep-0 {
		pins {
			pinmux = <STM32_PINMUX('C', 8, ANALOG)>, /* SDMMC1_D0 */
				 <STM32_PINMUX('C', 9, ANALOG)>, /* SDMMC1_D1 */
				 <STM32_PINMUX('C', 10, ANALOG)>, /* SDMMC1_D2 */
				 <STM32_PINMUX('C', 11, ANALOG)>, /* SDMMC1_D3 */
				 <STM32_PINMUX('C', 12, ANALOG)>, /* SDMMC1_CK */
				 <STM32_PINMUX('D', 2, ANALOG)>; /* SDMMC1_CMD */
		};
	};

	sdmmc1_clk_pins_a: sdmmc1-clk-0 {
		pins {
			pinmux = <STM32_PINMUX('C', 12, AF12)>; /* SDMMC1_CK */
			slew-rate = <1>;
			drive-push-pull;
			bias-disable;
		};
	};

	sdmmc2_b4_pins_a: sdmmc2-b4-0 {
		pins {
			pinmux = <STM32_PINMUX('B', 14, AF10)>, /* SDMMC2_D0 */
				 <STM32_PINMUX('B', 15, AF10)>, /* SDMMC2_D1 */
				 <STM32_PINMUX('B', 3, AF10)>, /* SDMMC2_D2 */
				 <STM32_PINMUX('B', 4, AF10)>, /* SDMMC2_D3 */
				 <STM32_PINMUX('F', 0, AF10)>, /* SDMMC2_D4 */
				 <STM32_PINMUX('B', 9, AF10)>, /* SDMMC2_D5 */
				 <STM32_PINMUX('C', 6, AF10)>, /* SDMMC2_D6 */
				 <STM32_PINMUX('C', 7, AF10)>, /* SDMMC2_D7 */
				 <STM32_PINMUX('G', 6, AF10)>; /* SDMMC2_CMD */
			slew-rate = <1>;
			drive-push-pull;
			bias-pull-up;
		};
	};

	sdmmc2_b4_od_pins_a: sdmmc2-b4-od-0 {
		pins1 {
			pinmux = <STM32_PINMUX('B', 14, AF10)>, /* SDMMC2_D0 */
				 <STM32_PINMUX('B', 15, AF10)>, /* SDMMC2_D1 */
				 <STM32_PINMUX('B', 3, AF10)>, /* SDMMC2_D2 */
				 <STM32_PINMUX('B', 4, AF10)>, /* SDMMC2_D3 */
				<STM32_PINMUX('F', 0, AF10)>, /* SDMMC2_D4 */
				<STM32_PINMUX('B', 9, AF10)>, /* SDMMC2_D5 */
				<STM32_PINMUX('C', 6, AF10)>, /* SDMMC2_D6 */
				<STM32_PINMUX('C', 7, AF10)>; /* SDMMC2_D7 */
			slew-rate = <1>;
			drive-push-pull;
			bias-pull-up;
		};
		pins2 {
			pinmux = <STM32_PINMUX('G', 6, AF10)>; /* SDMMC2_CMD */
			slew-rate = <1>;
			drive-open-drain;
			bias-pull-up;
		};
	};

	sdmmc2_b4_sleep_pins_a: sdmmc2-b4-sleep-0 {
		pins {
			pinmux = <STM32_PINMUX('B', 14, ANALOG)>, /* SDMMC2_D0 */
				 <STM32_PINMUX('B', 15, ANALOG)>, /* SDMMC2_D1 */
				 <STM32_PINMUX('B', 3, ANALOG)>, /* SDMMC2_D2 */
				 <STM32_PINMUX('B', 4, ANALOG)>, /* SDMMC2_D3 */
				 <STM32_PINMUX('F', 0, ANALOG)>, /* SDMMC2_D4 */
				 <STM32_PINMUX('B', 9, ANALOG)>, /* SDMMC2_D5 */
				 <STM32_PINMUX('C', 6, ANALOG)>, /* SDMMC2_D6 */
				 <STM32_PINMUX('C', 7, ANALOG)>, /* SDMMC2_D7 */
				 <STM32_PINMUX('E', 3, ANALOG)>, /* SDMMC2_CK */
				 <STM32_PINMUX('G', 6, ANALOG)>; /* SDMMC2_CMD */
		};
	};

	sdmmc2_clk_pins_a: sdmmc2-clk-0 {
		pins {
			pinmux = <STM32_PINMUX('E', 3, AF10)>; /* SDMMC2_CK */
			slew-rate = <1>;
			drive-push-pull;
			bias-pull-up;
		};
	};

	stm32g0_intn_pins_a: stm32g0-intn-0 {
		pins {
			pinmux = <STM32_PINMUX('I', 2, GPIO)>;
			bias-pull-up;
		};
	};

	uart7_pins_a: uart7-0 {
		pins1 {
			pinmux = <STM32_PINMUX('E', 8, AF7)>; /* UART7_TX */
			bias-disable;
			drive-push-pull;
			slew-rate = <0>;
		};
		pins2 {
			pinmux = <STM32_PINMUX('E', 10, AF7)>; /* UART7_RX */
			bias-disable;
		};
	};

	uart7_idle_pins_a: uart7-idle-0 {
		pins1 {
			pinmux = <STM32_PINMUX('E', 8, ANALOG)>; /* UART7_TX */
		};
		pins2 {
			pinmux = <STM32_PINMUX('E', 10, AF7)>; /* UART7_RX */
			bias-disable;
		};
	};

	uart7_sleep_pins_a: uart7-sleep-0 {
		pins {
			pinmux = <STM32_PINMUX('E', 8, ANALOG)>, /* UART7_TX */
				 <STM32_PINMUX('E', 10, ANALOG)>; /* UART7_RX */
		};
	};

	uart4_pins_a: uart4-0 {
		pins1 {
			pinmux = <STM32_PINMUX('D', 6, AF8)>; /* UART4_TX */
			bias-disable;
			drive-push-pull;
			slew-rate = <0>;
		};
		pins2 {
			pinmux = <STM32_PINMUX('D', 8, AF8)>; /* UART4_RX */
			bias-disable;
		};
	};

	uart4_idle_pins_a: uart4-idle-0 {
		pins1 {
			pinmux = <STM32_PINMUX('D', 6, ANALOG)>; /* UART4_TX */
		};
		pins2 {
			pinmux = <STM32_PINMUX('D', 8, AF8)>; /* UART4_RX */
			bias-disable;
		};
	};

	uart4_sleep_pins_a: uart4-sleep-0 {
		pins {
			pinmux = <STM32_PINMUX('D', 6, ANALOG)>, /* UART4_TX */
				 <STM32_PINMUX('D', 8, ANALOG)>; /* UART4_RX */
		};
	};

	uart5_pins_a: uart5-0 {
			pins1 {
					pinmux = <STM32_PINMUX('A', 0, AF8)>; /* UART5_TX */
					bias-disable;
					drive-push-pull;
					slew-rate = <0>;
			};
			pins2 {
					pinmux = <STM32_PINMUX('F', 13, AF8)>; /* UART5_RX */
					bias-disable;
			};
	};

	uart5_sleep_pins_a: uart5-sleep-0 {
			pins {
					pinmux = <STM32_PINMUX('A', 0, ANALOG)>, /* UART5_TX */
								<STM32_PINMUX('F', 13, ANALOG)>; /* UART5_RX */
			};
	};

	uart5_idle_pins_a: uart5-idle-0 {
			pins1 {
					pinmux = <STM32_PINMUX('A', 0, ANALOG)>; /* UART4_TX */
			};
			pins2 {
					pinmux = <STM32_PINMUX('F', 13, AF8)>; /* UART4_RX */
					bias-disable;
			};
	};

	uart8_pins_a: uart8-0 {
		pins1 {
			pinmux = <STM32_PINMUX('E', 1, AF8)>; /* UART8_TX */
			bias-disable;
			drive-push-pull;
			slew-rate = <0>;
		};
		pins2 {
			pinmux = <STM32_PINMUX('F', 9, AF8)>; /* UART8_RX */
			bias-pull-up;
		};
	};

	uart8_idle_pins_a: uart8-idle-0 {
		pins1 {
			pinmux = <STM32_PINMUX('E', 1, ANALOG)>; /* UART8_TX */
		};
		pins2 {
			pinmux = <STM32_PINMUX('F', 9, AF8)>; /* UART8_RX */
			bias-pull-up;
		};
	};

	uart8_sleep_pins_a: uart8-sleep-0 {
		pins {
			pinmux = <STM32_PINMUX('E', 1, ANALOG)>, /* UART8_TX */
				 <STM32_PINMUX('F', 9, ANALOG)>; /* UART8_RX */
		};
	};

	i2s1_pins_a: i2s1_mx-0 {
		pins {
			pinmux = <STM32_PINMUX('A', 3, AF5)>, /* I2S1_SDO */
					<STM32_PINMUX('A', 4, AF5)>, /* I2S1_WS */
					<STM32_PINMUX('A', 6, AF5)>, /* I2S1_SDI */
					<STM32_PINMUX('C', 0, AF5)>, /* I2S1_MCK */
					<STM32_PINMUX('C', 3, AF6)>; /* I2S1_CK */
			bias-disable;
			drive-push-pull;
			slew-rate = <1>;
		};
	};

	i2s1_pins_sleep_a: i2s1_sleep_mx-0 {
		pins {
			pinmux = <STM32_PINMUX('A', 3, ANALOG)>, /* I2S1_SDO */
					<STM32_PINMUX('A', 4, ANALOG)>, /* I2S1_WS */
					<STM32_PINMUX('A', 6, ANALOG)>, /* I2S1_SDI */
					<STM32_PINMUX('C', 0, ANALOG)>, /* I2S1_MCK */
					<STM32_PINMUX('C', 3, ANALOG)>; /* I2S1_CK */
		};
	};

	quadspi_pins_mx: quadspi_mx-0 {
		pins1 {
			pinmux = <STM32_PINMUX('B', 2, AF9)>, /* QUADSPI_BK1_NCS */
					<STM32_PINMUX('D', 7, AF11)>, /* QUADSPI_BK1_IO2 */
					<STM32_PINMUX('D', 13, AF9)>, /* QUADSPI_BK1_IO3 */
					<STM32_PINMUX('F', 8, AF10)>, /* QUADSPI_BK1_IO0 */
					<STM32_PINMUX('F', 9, AF10)>; /* QUADSPI_BK1_IO1 */
			bias-disable;
			drive-push-pull;
			slew-rate = <1>;
		};
		pins2 {
			pinmux = <STM32_PINMUX('F', 10, AF9)>; /* QUADSPI_CLK */
			bias-disable;
			drive-push-pull;
			slew-rate = <2>;
		};
	};

	quadspi_sleep_pins_mx: quadspi_sleep_mx-0 {
		pins {
			pinmux = <STM32_PINMUX('B', 2, ANALOG)>, /* QUADSPI_BK1_NCS */
					<STM32_PINMUX('D', 7, ANALOG)>, /* QUADSPI_BK1_IO2 */
					<STM32_PINMUX('D', 13, ANALOG)>, /* QUADSPI_BK1_IO3 */
					<STM32_PINMUX('F', 8, ANALOG)>, /* QUADSPI_BK1_IO0 */
					<STM32_PINMUX('F', 9, ANALOG)>, /* QUADSPI_BK1_IO1 */
					<STM32_PINMUX('F', 10, ANALOG)>; /* QUADSPI_CLK */
		};
	};

};
