{
  "name": "vyges/spi-controller",
  "x-version": "1.0.0",
  "version": "1.0.0",
  "description": "SPI master controller with configurable clock divider and multiple chip select support",
  "license": "Apache-2.0",
  "maturity": "production",
  "created": "2024-01-15T10:30:00Z",
  "updated": "2024-12-15T14:45:00Z",
  "target": ["asic", "fpga"],
  "design_type": ["digital"],
  "interfaces": [
    {
      "name": "spi",
      "type": "bus",
      "direction": "output",
      "protocol": "spi",
      "width": 4,
      "signals": [
        {"name": "sclk", "direction": "output", "type": "clock", "description": "SPI clock signal"},
        {"name": "mosi", "direction": "output", "type": "data", "description": "Master out, slave in data line"},
        {"name": "miso", "direction": "input", "type": "data", "description": "Master in, slave out data line"},
        {"name": "cs_n", "direction": "output", "type": "control", "description": "Chip select signal (active low)"}
      ]
    },
    {
      "name": "axi4lite",
      "type": "bus",
      "direction": "input",
      "protocol": "axi4lite",
      "width": 32,
      "signals": [
        {"name": "awaddr", "direction": "input", "type": "data", "description": "Write address"},
        {"name": "awvalid", "direction": "input", "type": "control", "description": "Write address valid"},
        {"name": "awready", "direction": "output", "type": "control", "description": "Write address ready"},
        {"name": "wdata", "direction": "input", "type": "data", "description": "Write data"},
        {"name": "wvalid", "direction": "input", "type": "control", "description": "Write valid"},
        {"name": "wready", "direction": "output", "type": "control", "description": "Write ready"},
        {"name": "bresp", "direction": "output", "type": "status", "description": "Write response"},
        {"name": "bvalid", "direction": "output", "type": "control", "description": "Write response valid"},
        {"name": "bready", "direction": "input", "type": "control", "description": "Write response ready"},
        {"name": "araddr", "direction": "input", "type": "data", "description": "Read address"},
        {"name": "arvalid", "direction": "input", "type": "control", "description": "Read address valid"},
        {"name": "arready", "direction": "output", "type": "control", "description": "Read address ready"},
        {"name": "rdata", "direction": "output", "type": "data", "description": "Read data"},
        {"name": "rresp", "direction": "output", "type": "status", "description": "Read response"},
        {"name": "rvalid", "direction": "output", "type": "control", "description": "Read valid"},
        {"name": "rready", "direction": "input", "type": "control", "description": "Read ready"}
      ]
    }
  ],
  "template": "vyges-ip-template@1.0.0",
  "asic": {
    "flavor": "digital",
    "pdks": ["sky130B", "gf180mcuC", "ihp-sg13g2"],
    "synthesis_tool": "openlane",
    "clock_freq_mhz": 100
  },
  "fpga": {
    "toolchain": "vivado",
    "board": "arty-a7",
    "cfu_playground_compatible": true,
    "constraints": ["fpga/constraints/arty.xdc"]
  },
  "parameters": [
    {"name": "CLOCK_FREQUENCY", "type": "int", "default": 100000000, "description": "System clock frequency in Hz", "units": "Hz", "required": true},
    {"name": "SPI_CLOCK_DIV", "type": "int", "default": 8, "description": "SPI clock divider ratio", "range": {"min": 2, "max": 256}, "required": true},
    {"name": "DATA_WIDTH", "type": "int", "default": 8, "description": "SPI data width in bits", "range": {"min": 1, "max": 32}, "units": "bits", "required": true},
    {"name": "FIFO_DEPTH", "type": "int", "default": 16, "description": "FIFO depth for data buffering", "range": {"min": 4, "max": 256}, "required": false}
  ],
  "dependencies": [
    {"name": "axi4lite-interface", "version": "1.0.0", "type": "ip", "license": "Apache-2.0", "description": "AXI4-Lite interface standard"}
  ],
  "toolRequirements": {
    "simulation": "xsim",
    "synthesis": "vivado"
  },
  "performance": {
    "max_frequency_mhz": 100,
    "power_consumption_mw": 5.2,
    "area_mm2": 0.15,
    "gate_count": 2500
  },
  "reliability": {
    "fault_tolerance": "basic",
    "error_detection": ["parity"],
    "test_coverage": {"line_coverage": 95, "branch_coverage": 88, "functional_coverage": 92}
  },
  "packaging": {
    "ipxact": true,
    "format": "verilog"
  }
} 