<div id="pfa1" class="pf w0 h0" data-page-no="a1"><div class="pc pca1 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bga1.png"/><div class="t m0 x7e h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-2.<span class="_ _1a"> </span>Port control register configuration summary (continued)</div><div class="t m0 x4b h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">This field</div><div class="t m0 x34 h10 y330 ff1 fs4 fc0 sc0 ls0">of</div><div class="t m0 x9a h10 y331 ff1 fs4 fc0 sc0 ls0">PORTx_PC</div><div class="t m0 x117 h10 y332 ff1 fs4 fc0 sc0 ls0">Rn</div><div class="t m0 xb1 h10 y1a6 ff1 fs4 fc0 sc0 ls0">Generally</div><div class="t m0 xdb h10 y330 ff1 fs4 fc0 sc0 ls0 ws0">resets to</div><div class="t m0 xfa h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Except for<span class="_ _d0"> </span>Resets to<span class="_ _41"> </span>Configurability</div><div class="t m0 x2c h7 y1db ff2 fs4 fc0 sc0 ls0 ws0">ISF<span class="_ _52"> </span>0<span class="_ _12d"> </span>No exceptions - all are cleared on reset.<span class="_ _dd"> </span>—<span class="_ _a5"> </span>Only implemented for</div><div class="t m0 x103 h7 y1dc ff2 fs4 fc0 sc0 ls0 ws0">ports that support interrupt</div><div class="t m0 x103 h7 y1dd ff2 fs4 fc0 sc0 ls0 ws0">and DMA functionality.</div><div class="t m0 x9 h7 ycd1 ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _68"> </span>The RESET pin has the passive analog filter fixed enabled when functioning as the RESET pin (FOPT[RESET_PIN_CFG]</div><div class="t m0 x52 h7 ycd2 ff2 fs4 fc0 sc0 ls0 ws0">= 1) and fixed disabled when configured for other shared functions.</div><div class="t m0 x9 he ycd3 ff1 fs1 fc0 sc0 ls0 ws0">10.2.2<span class="_ _b"> </span>Clock gating</div><div class="t m0 x9 hf ycd4 ff3 fs5 fc0 sc0 ls0 ws0">The clock to the port control module can be gated on and off using the SCGC5[PORTx]</div><div class="t m0 x9 hf ycd5 ff3 fs5 fc0 sc0 ls0 ws0">bits in the SIM module. These bits are cleared after any reset, which disables the clock to</div><div class="t m0 x9 hf ycd6 ff3 fs5 fc0 sc0 ls0 ws0">the corresponding module to conserve power. Prior to initializing the corresponding</div><div class="t m0 x9 hf ycd7 ff3 fs5 fc0 sc0 ls0 ws0">module, set SCGC5[PORTx] in the SIM module to enable the clock. Before turning off</div><div class="t m0 x9 hf ycd8 ff3 fs5 fc0 sc0 ls0 ws0">the clock, make sure to disable the module. For more details, refer to the clock</div><div class="t m0 x9 hf ycd9 ff3 fs5 fc0 sc0 ls0 ws0">distribution chapter.</div><div class="t m0 x9 he ycda ff1 fs1 fc0 sc0 ls0 ws0">10.2.3<span class="_ _b"> </span>Signal multiplexing constraints</div><div class="t m0 xf6 hf ycdb ff3 fs5 fc0 sc0 ls0 ws0">1.<span class="_ _11"> </span>A given peripheral function must be assigned to a maximum of one package pin. Do</div><div class="t m0 x34 hf ycdc ff3 fs5 fc0 sc0 ls0 ws0">not program the same function to more than one pin.</div><div class="t m0 xf6 hf ycdd ff3 fs5 fc0 sc0 ls0 ws0">2.<span class="_ _11"> </span>To ensure the best signal timing for a given peripheral&apos;s interface, choose the pins in</div><div class="t m0 x34 hf ycde ff3 fs5 fc0 sc0 ls0 ws0">closest proximity to each other.</div><div class="t m0 xc8 hd ycdf ff1 fs7 fc0 sc0 ls0">Pinout</div><div class="t m0 x9 he yce0 ff1 fs1 fc0 sc0 ls0 ws0">10.3.1<span class="_ _b"> </span>KL25 Signal Multiplexing and Pin Assignments</div><div class="t m0 x9 hf yce1 ff3 fs5 fc0 sc0 ls0 ws0">The following table shows the signals available on each pin and the locations of these</div><div class="t m0 x9 hf yce2 ff3 fs5 fc0 sc0 ls0 ws0">pins on the devices supported by this document. The Port Control Module is responsible</div><div class="t m0 x9 hf yce3 ff3 fs5 fc0 sc0 ls0 ws0">for selecting which ALT functionality is available on each pin.</div><div class="t m9 x4b h10 yce4 ff1 fs4 fc0 sc0 ls0">80</div><div class="t m9 x118 h10 yce5 ff1 fs4 fc0 sc0 ls0">LQFP</div><div class="t m9 x8b h10 yce4 ff1 fs4 fc0 sc0 ls0">64</div><div class="t m9 x3a h10 yce5 ff1 fs4 fc0 sc0 ls0">LQFP</div><div class="t m9 x7b h10 yce4 ff1 fs4 fc0 sc0 ls0">48</div><div class="t m9 x41 h10 yce5 ff1 fs4 fc0 sc0 ls0">QFN</div><div class="t m9 xad h10 yce4 ff1 fs4 fc0 sc0 ls0">32</div><div class="t m9 xca h10 yce5 ff1 fs4 fc0 sc0 ls0">QFN</div><div class="t m9 x5f h10 yce4 ff1 fs4 fc0 sc0 ls0 ws0">Pin Name<span class="_ _47"> </span>Default<span class="_ _54"> </span>ALT0<span class="_ _119"> </span>ALT1<span class="_ _1d"> </span>ALT2<span class="_ _119"> </span>ALT3<span class="_ _1d"> </span>ALT4<span class="_ _119"> </span>ALT5<span class="_ _1d"> </span>ALT6<span class="_ _119"> </span>ALT7</div><div class="t m9 x88 h7 yce6 ff2 fs4 fc0 sc0 ls0 ws22d">1<span class="_ _f4"> </span>1<span class="_ _130"> </span>—<span class="_ _130"> </span>1<span class="_ _f3"> </span>PTE0<span class="_ _1d"> </span>DISABLED<span class="_ _20"> </span>PTE0<span class="_ _f9"> </span>UART1_TX<span class="_ _163"> </span>RTC_CLKOUT CMP0_OUT<span class="_ _4d"> </span>I2C1_SDA</div><div class="t m9 x88 h7 yce7 ff2 fs4 fc0 sc0 ls0 ws22e">2<span class="_ _f4"> </span>2<span class="_ _130"> </span>—<span class="_ _115"> </span>—<span class="_ _14e"> </span>PTE1<span class="_ _1d"> </span>DISABLED<span class="_ _20"> </span>PTE1<span class="_ _119"> </span>SPI1_MOSI UART1_RX<span class="_ _dc"> </span>SPI1_MISO I2C1_SCL</div><div class="t m0 x9 hd yce8 ff1 fs7 fc0 sc0 ls0">10.3</div><div class="t m0 xdd h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 10 Signal Multiplexing and Signal Descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>161</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
