0.7
2020.2
Oct 14 2022
05:07:14
/home/alan/Code/fpga/half_adder/half_adder.sim/sim_1/synth/func/xsim/tb_func_synth.v,1688930401,verilog,,/home/alan/Code/fpga/half_adder/half_adder.srcs/sim_1/new/tb.v,,adder;glbl,,,,,,,,
/home/alan/Code/fpga/half_adder/half_adder.srcs/sim_1/new/tb.v,1688929598,verilog,,,,tb,,,,,,,,
