|10:45:24|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:45:24|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:45:24|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:45:24|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:45:24|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:45:24|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:45:24|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:45:24|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:45:24|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:45:24|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:45:24|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:45:24|I|[32mBootstrapping TCP Server...[0m
|10:45:24|I|[32mTrying to connect to the Power Supply Server...[0m
|10:45:24|I|[1m[34m	--> Operation completed[0m
|10:45:24|D|Use default directory MonitorResults for file dump[0m
|10:45:24|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:45:24|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:45:25|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:45:25|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:45:25|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:45:25|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:45:25|I|[32mInitializing DIO5[0m
|10:45:25|I|[1m[34m	--> Done[0m
|10:45:25|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:45:25|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:45:25|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:45:25|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:45:25|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:45:25|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:45:25|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:45:25|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:45:25|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:45:25|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:45:25|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:45:25|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:45:25|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:45:25|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:45:25|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|10:45:25|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:45:25|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:45:25|I|[36m=== Configuring FSM fast command block ===[0m
|10:45:25|I|[32mChecking firmware status:[0m
|10:45:25|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:45:25|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:45:25|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:45:25|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:45:25|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:45:25|I|[32mTrigger counter: [1m[33m0[0m
|10:45:25|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:45:25|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:45:25|I|[36m================== Done ==================[0m
|10:45:25|I|[32mInitializing board's registers[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:45:25|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:45:25|I|[1m[34m	--> Done[0m
|10:45:25|I|[32mChecking status of the optical links:[0m
|10:45:25|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:25|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:25|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:25|I|[36m=== Configuring frontend chip communication ===[0m
|10:45:25|I|[32mDown-link phase initialization...[0m
|10:45:25|I|[1m[34m	--> Done[0m
|10:45:25|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:45:25|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:45:25|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:25|I|[1m[34m	--> Done[0m
|10:45:25|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:45:25|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:25|I|[1m[34m	--> Done[0m
|10:45:25|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:45:25|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:25|I|[1m[34m	--> Done[0m
|10:45:25|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:45:25|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:25|I|[1m[34m	--> Done[0m
|10:45:25|I|[36m==================== Done =====================[0m
|10:45:25|I|[32mChecking status communication RD53 --> FW[0m
|10:45:25|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:45:25|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:25|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:25|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:25|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:25|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:25|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:25|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:25|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:25|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:25|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:25|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:25|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:25|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:25|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:25|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:25|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:25|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:25|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:25|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:25|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:25|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:45:25|E|[1m[31m===== Aborting =====[0m
|10:45:31|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:45:31|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:45:31|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:45:31|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:45:31|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:45:31|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:45:31|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:45:31|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:45:31|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:45:31|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:45:31|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:45:31|I|[32mBootstrapping TCP Server...[0m
|10:45:31|I|[32mTrying to connect to the Power Supply Server...[0m
|10:45:31|I|[1m[34m	--> Operation completed[0m
|10:45:31|D|Use default directory MonitorResults for file dump[0m
|10:45:31|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:45:31|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:45:31|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:45:31|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:45:31|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:45:31|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:45:31|I|[32mInitializing DIO5[0m
|10:45:31|I|[1m[34m	--> Done[0m
|10:45:31|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:45:31|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:45:31|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:45:31|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:45:31|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:45:31|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:45:31|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:45:31|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:45:31|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:45:31|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:45:31|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:45:31|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:45:31|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:45:31|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:45:31|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:45:31|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:45:31|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:45:31|I|[36m=== Configuring FSM fast command block ===[0m
|10:45:31|I|[32mChecking firmware status:[0m
|10:45:31|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:45:31|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:45:31|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:45:31|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:45:31|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:45:31|I|[32mTrigger counter: [1m[33m0[0m
|10:45:31|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:45:31|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:45:31|I|[36m================== Done ==================[0m
|10:45:31|I|[32mInitializing board's registers[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:45:31|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:45:31|I|[1m[34m	--> Done[0m
|10:45:31|I|[32mChecking status of the optical links:[0m
|10:45:31|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:31|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:31|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:31|I|[36m=== Configuring frontend chip communication ===[0m
|10:45:31|I|[32mDown-link phase initialization...[0m
|10:45:31|I|[1m[34m	--> Done[0m
|10:45:31|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:45:31|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:45:31|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:31|I|[1m[34m	--> Done[0m
|10:45:31|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:45:31|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:31|I|[1m[34m	--> Done[0m
|10:45:31|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:45:31|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:31|I|[1m[34m	--> Done[0m
|10:45:31|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:45:31|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:32|I|[1m[34m	--> Done[0m
|10:45:32|I|[36m==================== Done =====================[0m
|10:45:32|I|[32mChecking status communication RD53 --> FW[0m
|10:45:32|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:45:32|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:32|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:32|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:32|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:32|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:32|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:32|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:32|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:32|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:32|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:32|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:32|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:32|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:32|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:32|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:32|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:32|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:32|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:32|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:32|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:32|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:45:32|E|[1m[31m===== Aborting =====[0m
|10:45:37|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:45:37|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:45:37|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:45:37|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:45:37|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:45:37|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:45:37|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:45:37|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:45:37|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:45:37|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:45:37|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:45:37|I|[32mBootstrapping TCP Server...[0m
|10:45:37|I|[32mTrying to connect to the Power Supply Server...[0m
|10:45:37|I|[1m[34m	--> Operation completed[0m
|10:45:37|D|Use default directory MonitorResults for file dump[0m
|10:45:38|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:45:38|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:45:38|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:45:38|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:45:38|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:45:38|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:45:38|I|[32mInitializing DIO5[0m
|10:45:38|I|[1m[34m	--> Done[0m
|10:45:38|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:45:38|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:45:38|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:45:38|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:45:38|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:45:38|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:45:38|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:45:38|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:45:38|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:45:38|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:45:38|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:45:38|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:45:38|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:45:38|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:45:38|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:45:38|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:45:38|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:45:38|I|[36m=== Configuring FSM fast command block ===[0m
|10:45:38|I|[32mChecking firmware status:[0m
|10:45:38|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:45:38|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:45:38|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:45:38|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:45:38|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:45:38|I|[32mTrigger counter: [1m[33m0[0m
|10:45:38|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:45:38|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:45:38|I|[36m================== Done ==================[0m
|10:45:38|I|[32mInitializing board's registers[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:45:38|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:45:38|I|[1m[34m	--> Done[0m
|10:45:38|I|[32mChecking status of the optical links:[0m
|10:45:38|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:38|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:38|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:38|I|[36m=== Configuring frontend chip communication ===[0m
|10:45:38|I|[32mDown-link phase initialization...[0m
|10:45:38|I|[1m[34m	--> Done[0m
|10:45:38|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:45:38|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:45:38|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:38|I|[1m[34m	--> Done[0m
|10:45:38|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:45:38|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:38|I|[1m[34m	--> Done[0m
|10:45:38|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:45:38|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:38|I|[1m[34m	--> Done[0m
|10:45:38|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:45:38|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:38|I|[1m[34m	--> Done[0m
|10:45:38|I|[36m==================== Done =====================[0m
|10:45:38|I|[32mChecking status communication RD53 --> FW[0m
|10:45:38|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:45:38|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:38|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:38|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:38|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:38|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:38|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:38|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:38|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:38|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:38|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:38|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:38|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:38|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:38|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:38|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:38|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:38|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:38|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:38|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:38|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:38|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:45:38|E|[1m[31m===== Aborting =====[0m
|10:45:44|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:45:44|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:45:44|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:45:44|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:45:44|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:45:44|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:45:44|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:45:44|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:45:44|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:45:44|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:45:44|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:45:44|I|[32mBootstrapping TCP Server...[0m
|10:45:44|I|[32mTrying to connect to the Power Supply Server...[0m
|10:45:44|I|[1m[34m	--> Operation completed[0m
|10:45:44|D|Use default directory MonitorResults for file dump[0m
|10:45:44|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:45:44|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:45:44|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:45:44|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:45:44|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:45:44|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:45:44|I|[32mInitializing DIO5[0m
|10:45:44|I|[1m[34m	--> Done[0m
|10:45:44|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:45:44|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:45:44|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:45:44|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:45:44|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:45:44|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:45:44|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:45:44|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:45:44|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:45:44|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:45:44|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:45:44|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:45:44|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:45:44|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:45:44|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:45:44|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:45:44|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:45:44|I|[36m=== Configuring FSM fast command block ===[0m
|10:45:44|I|[32mChecking firmware status:[0m
|10:45:44|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:45:44|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:45:44|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:45:44|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:45:44|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:45:44|I|[32mTrigger counter: [1m[33m0[0m
|10:45:44|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:45:44|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:45:44|I|[36m================== Done ==================[0m
|10:45:44|I|[32mInitializing board's registers[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:45:44|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:45:44|I|[1m[34m	--> Done[0m
|10:45:44|I|[32mChecking status of the optical links:[0m
|10:45:44|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:44|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:44|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:44|I|[36m=== Configuring frontend chip communication ===[0m
|10:45:44|I|[32mDown-link phase initialization...[0m
|10:45:44|I|[1m[34m	--> Done[0m
|10:45:44|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:45:44|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:45:44|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:44|I|[1m[34m	--> Done[0m
|10:45:44|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:45:44|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:44|I|[1m[34m	--> Done[0m
|10:45:44|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:45:44|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:45|I|[1m[34m	--> Done[0m
|10:45:45|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:45:45|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:45|I|[1m[34m	--> Done[0m
|10:45:45|I|[36m==================== Done =====================[0m
|10:45:45|I|[32mChecking status communication RD53 --> FW[0m
|10:45:45|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:45:45|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:45|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:45|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:45|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:45|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:45|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:45|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:45|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:45|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:45|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:45|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:45|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:45|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:45|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:45|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:45|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:45|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:45|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:45|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:45|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:45|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:45:45|E|[1m[31m===== Aborting =====[0m
|10:45:50|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:45:50|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:45:50|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:45:50|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:45:50|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:45:50|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:45:50|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:45:50|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:45:50|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:45:50|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:45:50|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:45:50|I|[32mBootstrapping TCP Server...[0m
|10:45:50|I|[32mTrying to connect to the Power Supply Server...[0m
|10:45:50|I|[1m[34m	--> Operation completed[0m
|10:45:50|D|Use default directory MonitorResults for file dump[0m
|10:45:51|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:45:51|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:45:51|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:45:51|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:45:51|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:45:51|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:45:51|I|[32mInitializing DIO5[0m
|10:45:51|I|[1m[34m	--> Done[0m
|10:45:51|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:45:51|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:45:51|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:45:51|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:45:51|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:45:51|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:45:51|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:45:51|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:45:51|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:45:51|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:45:51|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:45:51|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:45:51|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:45:51|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:45:51|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:45:51|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:45:51|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:45:51|I|[36m=== Configuring FSM fast command block ===[0m
|10:45:51|I|[32mChecking firmware status:[0m
|10:45:51|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:45:51|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:45:51|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:45:51|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:45:51|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:45:51|I|[32mTrigger counter: [1m[33m0[0m
|10:45:51|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:45:51|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:45:51|I|[36m================== Done ==================[0m
|10:45:51|I|[32mInitializing board's registers[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:45:51|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:45:51|I|[1m[34m	--> Done[0m
|10:45:51|I|[32mChecking status of the optical links:[0m
|10:45:51|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:51|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:51|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:51|I|[36m=== Configuring frontend chip communication ===[0m
|10:45:51|I|[32mDown-link phase initialization...[0m
|10:45:51|I|[1m[34m	--> Done[0m
|10:45:51|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:45:51|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:45:51|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:51|I|[1m[34m	--> Done[0m
|10:45:51|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:45:51|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:51|I|[1m[34m	--> Done[0m
|10:45:51|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:45:51|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:51|I|[1m[34m	--> Done[0m
|10:45:51|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:45:51|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:51|I|[1m[34m	--> Done[0m
|10:45:51|I|[36m==================== Done =====================[0m
|10:45:51|I|[32mChecking status communication RD53 --> FW[0m
|10:45:51|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:45:51|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:51|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:51|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:51|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:51|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:51|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:51|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:51|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:51|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:51|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:51|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:51|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:51|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:51|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:51|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:51|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:51|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:51|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:51|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:51|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:51|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:45:51|E|[1m[31m===== Aborting =====[0m
|10:45:57|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:45:57|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:45:57|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:45:57|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:45:57|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:45:57|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:45:57|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:45:57|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:45:57|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:45:57|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:45:57|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:45:57|I|[32mBootstrapping TCP Server...[0m
|10:45:57|I|[32mTrying to connect to the Power Supply Server...[0m
|10:45:57|I|[1m[34m	--> Operation completed[0m
|10:45:57|D|Use default directory MonitorResults for file dump[0m
|10:45:57|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:45:57|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:45:57|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:45:57|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:45:57|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:45:57|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:45:57|I|[32mInitializing DIO5[0m
|10:45:57|I|[1m[34m	--> Done[0m
|10:45:57|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:45:57|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:45:57|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:45:57|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:45:57|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:45:57|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:45:57|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:45:57|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:45:57|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:45:57|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:45:57|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:45:57|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:45:57|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:45:57|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:45:57|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|10:45:57|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:45:57|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:45:57|I|[36m=== Configuring FSM fast command block ===[0m
|10:45:57|I|[32mChecking firmware status:[0m
|10:45:57|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:45:57|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:45:57|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:45:57|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:45:57|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:45:57|I|[32mTrigger counter: [1m[33m0[0m
|10:45:57|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:45:57|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:45:57|I|[36m================== Done ==================[0m
|10:45:57|I|[32mInitializing board's registers[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:45:57|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:45:57|I|[1m[34m	--> Done[0m
|10:45:57|I|[32mChecking status of the optical links:[0m
|10:45:57|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:57|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:57|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:45:57|I|[36m=== Configuring frontend chip communication ===[0m
|10:45:57|I|[32mDown-link phase initialization...[0m
|10:45:57|I|[1m[34m	--> Done[0m
|10:45:57|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:45:57|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:45:57|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:57|I|[1m[34m	--> Done[0m
|10:45:57|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:45:57|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:57|I|[1m[34m	--> Done[0m
|10:45:57|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:45:57|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:58|I|[1m[34m	--> Done[0m
|10:45:58|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:45:58|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:45:58|I|[1m[34m	--> Done[0m
|10:45:58|I|[36m==================== Done =====================[0m
|10:45:58|I|[32mChecking status communication RD53 --> FW[0m
|10:45:58|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:45:58|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:58|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:58|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:58|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:58|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:58|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:58|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:58|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:58|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:58|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:58|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:58|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:58|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:58|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:58|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:58|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:58|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:58|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:58|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:45:58|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:45:58|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:45:58|E|[1m[31m===== Aborting =====[0m
|10:46:03|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:46:03|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:46:03|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:46:03|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:46:03|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:46:03|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:46:03|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:46:03|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:46:03|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:46:03|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:46:03|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:46:03|I|[32mBootstrapping TCP Server...[0m
|10:46:03|I|[32mTrying to connect to the Power Supply Server...[0m
|10:46:03|I|[1m[34m	--> Operation completed[0m
|10:46:03|D|Use default directory MonitorResults for file dump[0m
|10:46:04|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:46:04|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:46:04|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:46:04|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:46:04|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:46:04|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:46:04|I|[32mInitializing DIO5[0m
|10:46:04|I|[1m[34m	--> Done[0m
|10:46:04|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:46:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:46:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:46:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:46:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:46:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:46:04|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:46:04|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:46:04|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:46:04|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:46:04|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:46:04|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:46:04|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:46:04|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:46:04|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:46:04|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:46:04|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:46:04|I|[36m=== Configuring FSM fast command block ===[0m
|10:46:04|I|[32mChecking firmware status:[0m
|10:46:04|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:46:04|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:46:04|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:46:04|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:46:04|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:46:04|I|[32mTrigger counter: [1m[33m0[0m
|10:46:04|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:46:04|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:46:04|I|[36m================== Done ==================[0m
|10:46:04|I|[32mInitializing board's registers[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:46:04|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:46:04|I|[1m[34m	--> Done[0m
|10:46:04|I|[32mChecking status of the optical links:[0m
|10:46:04|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:04|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:04|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:04|I|[36m=== Configuring frontend chip communication ===[0m
|10:46:04|I|[32mDown-link phase initialization...[0m
|10:46:04|I|[1m[34m	--> Done[0m
|10:46:04|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:46:04|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:46:04|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:04|I|[1m[34m	--> Done[0m
|10:46:04|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:46:04|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:04|I|[1m[34m	--> Done[0m
|10:46:04|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:46:04|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:04|I|[1m[34m	--> Done[0m
|10:46:04|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:46:04|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:04|I|[1m[34m	--> Done[0m
|10:46:04|I|[36m==================== Done =====================[0m
|10:46:04|I|[32mChecking status communication RD53 --> FW[0m
|10:46:04|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:46:04|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:04|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:04|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:04|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:04|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:04|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:04|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:04|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:04|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:04|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:04|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:04|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:04|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:04|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:04|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:04|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:04|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:04|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:04|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:04|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:04|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:46:04|E|[1m[31m===== Aborting =====[0m
|10:46:10|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:46:10|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:46:10|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:46:10|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:46:10|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:46:10|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:46:10|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:46:10|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:46:10|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:46:10|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:46:10|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:46:10|I|[32mBootstrapping TCP Server...[0m
|10:46:10|I|[32mTrying to connect to the Power Supply Server...[0m
|10:46:10|I|[1m[34m	--> Operation completed[0m
|10:46:10|D|Use default directory MonitorResults for file dump[0m
|10:46:10|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:46:10|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:46:10|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:46:10|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:46:10|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:46:10|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:46:10|I|[32mInitializing DIO5[0m
|10:46:10|I|[1m[34m	--> Done[0m
|10:46:10|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:46:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:46:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:46:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:46:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:46:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:46:10|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:46:10|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:46:10|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:46:10|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:46:10|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:46:10|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:46:10|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:46:10|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:46:10|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:46:10|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:46:10|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:46:10|I|[36m=== Configuring FSM fast command block ===[0m
|10:46:10|I|[32mChecking firmware status:[0m
|10:46:10|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:46:10|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:46:10|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:46:10|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:46:10|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:46:10|I|[32mTrigger counter: [1m[33m0[0m
|10:46:10|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:46:10|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:46:10|I|[36m================== Done ==================[0m
|10:46:10|I|[32mInitializing board's registers[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:46:10|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:46:10|I|[1m[34m	--> Done[0m
|10:46:10|I|[32mChecking status of the optical links:[0m
|10:46:10|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:10|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:10|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:10|I|[36m=== Configuring frontend chip communication ===[0m
|10:46:10|I|[32mDown-link phase initialization...[0m
|10:46:10|I|[1m[34m	--> Done[0m
|10:46:10|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:46:10|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:46:10|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:10|I|[1m[34m	--> Done[0m
|10:46:10|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:46:10|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:11|I|[1m[34m	--> Done[0m
|10:46:11|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:46:11|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:11|I|[1m[34m	--> Done[0m
|10:46:11|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:46:11|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:11|I|[1m[34m	--> Done[0m
|10:46:11|I|[36m==================== Done =====================[0m
|10:46:11|I|[32mChecking status communication RD53 --> FW[0m
|10:46:11|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:46:11|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:11|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:11|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:11|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:11|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:11|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:11|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:11|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:11|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:11|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:11|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:11|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:11|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:11|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:11|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:11|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:11|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:11|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:11|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:11|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:11|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:46:11|E|[1m[31m===== Aborting =====[0m
|10:46:16|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:46:16|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:46:16|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:46:16|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:46:16|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:46:16|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:46:16|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:46:16|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:46:16|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:46:16|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:46:16|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:46:16|I|[32mBootstrapping TCP Server...[0m
|10:46:16|I|[32mTrying to connect to the Power Supply Server...[0m
|10:46:16|I|[1m[34m	--> Operation completed[0m
|10:46:16|D|Use default directory MonitorResults for file dump[0m
|10:46:17|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:46:17|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:46:17|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:46:17|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:46:17|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:46:17|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:46:17|I|[32mInitializing DIO5[0m
|10:46:17|I|[1m[34m	--> Done[0m
|10:46:17|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:46:17|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:46:17|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:46:17|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:46:17|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:46:17|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:46:17|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:46:17|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:46:17|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:46:17|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:46:17|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:46:17|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:46:17|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:46:17|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:46:17|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:46:17|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:46:17|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:46:17|I|[36m=== Configuring FSM fast command block ===[0m
|10:46:17|I|[32mChecking firmware status:[0m
|10:46:17|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:46:17|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:46:17|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:46:17|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:46:17|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:46:17|I|[32mTrigger counter: [1m[33m0[0m
|10:46:17|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:46:17|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:46:17|I|[36m================== Done ==================[0m
|10:46:17|I|[32mInitializing board's registers[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:46:17|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:46:17|I|[1m[34m	--> Done[0m
|10:46:17|I|[32mChecking status of the optical links:[0m
|10:46:17|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:17|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:17|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:17|I|[36m=== Configuring frontend chip communication ===[0m
|10:46:17|I|[32mDown-link phase initialization...[0m
|10:46:17|I|[1m[34m	--> Done[0m
|10:46:17|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:46:17|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:46:17|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:17|I|[1m[34m	--> Done[0m
|10:46:17|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:46:17|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:17|I|[1m[34m	--> Done[0m
|10:46:17|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:46:17|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:17|I|[1m[34m	--> Done[0m
|10:46:17|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:46:17|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:17|I|[1m[34m	--> Done[0m
|10:46:17|I|[36m==================== Done =====================[0m
|10:46:17|I|[32mChecking status communication RD53 --> FW[0m
|10:46:17|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:46:17|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:17|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:17|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:17|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:17|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:17|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:17|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:17|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:17|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:17|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:17|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:17|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:17|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:17|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:17|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:17|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:17|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:17|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:17|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:17|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:17|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:46:17|E|[1m[31m===== Aborting =====[0m
|10:46:23|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:46:23|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:46:23|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:46:23|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:46:23|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:46:23|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:46:23|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:46:23|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:46:23|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:46:23|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:46:23|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:46:23|I|[32mBootstrapping TCP Server...[0m
|10:46:23|I|[32mTrying to connect to the Power Supply Server...[0m
|10:46:23|I|[1m[34m	--> Operation completed[0m
|10:46:23|D|Use default directory MonitorResults for file dump[0m
|10:46:23|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:46:23|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:46:23|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:46:23|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:46:23|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:46:23|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:46:23|I|[32mInitializing DIO5[0m
|10:46:23|I|[1m[34m	--> Done[0m
|10:46:23|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:46:23|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:46:23|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:46:23|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:46:23|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:46:23|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:46:23|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:46:23|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:46:23|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:46:23|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:46:23|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:46:23|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:46:23|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:46:23|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:46:23|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:46:23|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:46:23|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:46:23|I|[36m=== Configuring FSM fast command block ===[0m
|10:46:23|I|[32mChecking firmware status:[0m
|10:46:23|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:46:23|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:46:23|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:46:23|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:46:23|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:46:23|I|[32mTrigger counter: [1m[33m0[0m
|10:46:23|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:46:23|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:46:23|I|[36m================== Done ==================[0m
|10:46:23|I|[32mInitializing board's registers[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:46:23|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:46:23|I|[1m[34m	--> Done[0m
|10:46:23|I|[32mChecking status of the optical links:[0m
|10:46:23|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:23|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:23|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:23|I|[36m=== Configuring frontend chip communication ===[0m
|10:46:23|I|[32mDown-link phase initialization...[0m
|10:46:23|I|[1m[34m	--> Done[0m
|10:46:23|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:46:23|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:46:23|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:23|I|[1m[34m	--> Done[0m
|10:46:23|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:46:23|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:24|I|[1m[34m	--> Done[0m
|10:46:24|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:46:24|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:24|I|[1m[34m	--> Done[0m
|10:46:24|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:46:24|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:24|I|[1m[34m	--> Done[0m
|10:46:24|I|[36m==================== Done =====================[0m
|10:46:24|I|[32mChecking status communication RD53 --> FW[0m
|10:46:24|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:46:24|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:24|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:24|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:24|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:24|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:24|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:24|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:24|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:24|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:24|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:24|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:24|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:24|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:24|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:24|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:24|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:24|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:24|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:24|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:24|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:24|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:46:24|E|[1m[31m===== Aborting =====[0m
|10:46:29|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:46:29|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:46:29|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:46:29|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:46:29|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:46:29|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:46:29|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:46:29|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:46:29|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:46:29|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:46:29|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:46:29|I|[32mBootstrapping TCP Server...[0m
|10:46:29|I|[32mTrying to connect to the Power Supply Server...[0m
|10:46:29|I|[1m[34m	--> Operation completed[0m
|10:46:29|D|Use default directory MonitorResults for file dump[0m
|10:46:30|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:46:30|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:46:30|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:46:30|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:46:30|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:46:30|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:46:30|I|[32mInitializing DIO5[0m
|10:46:30|I|[1m[34m	--> Done[0m
|10:46:30|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:46:30|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:46:30|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:46:30|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:46:30|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:46:30|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:46:30|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:46:30|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:46:30|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:46:30|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:46:30|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:46:30|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:46:30|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:46:30|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:46:30|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|10:46:30|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:46:30|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:46:30|I|[36m=== Configuring FSM fast command block ===[0m
|10:46:30|I|[32mChecking firmware status:[0m
|10:46:30|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:46:30|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:46:30|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:46:30|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:46:30|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:46:30|I|[32mTrigger counter: [1m[33m0[0m
|10:46:30|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:46:30|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:46:30|I|[36m================== Done ==================[0m
|10:46:30|I|[32mInitializing board's registers[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:46:30|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:46:30|I|[1m[34m	--> Done[0m
|10:46:30|I|[32mChecking status of the optical links:[0m
|10:46:30|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:30|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:30|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:30|I|[36m=== Configuring frontend chip communication ===[0m
|10:46:30|I|[32mDown-link phase initialization...[0m
|10:46:30|I|[1m[34m	--> Done[0m
|10:46:30|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:46:30|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:46:30|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:30|I|[1m[34m	--> Done[0m
|10:46:30|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:46:30|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:30|I|[1m[34m	--> Done[0m
|10:46:30|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:46:30|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:30|I|[1m[34m	--> Done[0m
|10:46:30|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:46:30|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:30|I|[1m[34m	--> Done[0m
|10:46:30|I|[36m==================== Done =====================[0m
|10:46:30|I|[32mChecking status communication RD53 --> FW[0m
|10:46:30|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:46:30|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:30|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:30|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:30|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:30|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:30|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:30|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:30|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:30|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:30|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:30|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:30|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:30|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:30|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:30|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:30|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:30|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:30|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:30|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:30|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:30|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:46:30|E|[1m[31m===== Aborting =====[0m
|10:46:36|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:46:36|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:46:36|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:46:36|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:46:36|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:46:36|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:46:36|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:46:36|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:46:36|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:46:36|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:46:36|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:46:36|I|[32mBootstrapping TCP Server...[0m
|10:46:36|I|[32mTrying to connect to the Power Supply Server...[0m
|10:46:36|I|[1m[34m	--> Operation completed[0m
|10:46:36|D|Use default directory MonitorResults for file dump[0m
|10:46:36|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:46:36|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:46:36|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:46:36|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:46:36|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:46:36|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:46:36|I|[32mInitializing DIO5[0m
|10:46:36|I|[1m[34m	--> Done[0m
|10:46:36|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:46:36|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:46:36|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:46:36|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:46:36|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:46:36|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:46:36|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:46:36|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:46:36|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:46:36|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:46:36|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:46:36|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:46:36|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:46:36|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:46:36|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|10:46:36|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:46:36|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:46:36|I|[36m=== Configuring FSM fast command block ===[0m
|10:46:36|I|[32mChecking firmware status:[0m
|10:46:36|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:46:36|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:46:36|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:46:36|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:46:36|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:46:36|I|[32mTrigger counter: [1m[33m0[0m
|10:46:36|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:46:36|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:46:36|I|[36m================== Done ==================[0m
|10:46:36|I|[32mInitializing board's registers[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:46:36|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:46:36|I|[1m[34m	--> Done[0m
|10:46:36|I|[32mChecking status of the optical links:[0m
|10:46:36|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:36|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:36|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:36|I|[36m=== Configuring frontend chip communication ===[0m
|10:46:36|I|[32mDown-link phase initialization...[0m
|10:46:36|I|[1m[34m	--> Done[0m
|10:46:36|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:46:36|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:46:36|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:36|I|[1m[34m	--> Done[0m
|10:46:36|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:46:36|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:37|I|[1m[34m	--> Done[0m
|10:46:37|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:46:37|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:37|I|[1m[34m	--> Done[0m
|10:46:37|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:46:37|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:37|I|[1m[34m	--> Done[0m
|10:46:37|I|[36m==================== Done =====================[0m
|10:46:37|I|[32mChecking status communication RD53 --> FW[0m
|10:46:37|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:46:37|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:37|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:37|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:37|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:37|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:37|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:37|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:37|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:37|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:37|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:37|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:37|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:37|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:37|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:37|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:37|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:37|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:37|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:37|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:37|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:37|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:46:37|E|[1m[31m===== Aborting =====[0m
|10:46:42|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:46:42|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:46:42|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:46:42|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:46:42|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:46:42|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:46:42|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:46:42|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:46:42|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:46:42|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:46:42|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:46:42|I|[32mBootstrapping TCP Server...[0m
|10:46:42|I|[32mTrying to connect to the Power Supply Server...[0m
|10:46:42|I|[1m[34m	--> Operation completed[0m
|10:46:42|D|Use default directory MonitorResults for file dump[0m
|10:46:43|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:46:43|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:46:43|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:46:43|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:46:43|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:46:43|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:46:43|I|[32mInitializing DIO5[0m
|10:46:43|I|[1m[34m	--> Done[0m
|10:46:43|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:46:43|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:46:43|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:46:43|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:46:43|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:46:43|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:46:43|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:46:43|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:46:43|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:46:43|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:46:43|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:46:43|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:46:43|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:46:43|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:46:43|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|10:46:43|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:46:43|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:46:43|I|[36m=== Configuring FSM fast command block ===[0m
|10:46:43|I|[32mChecking firmware status:[0m
|10:46:43|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:46:43|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:46:43|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:46:43|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:46:43|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:46:43|I|[32mTrigger counter: [1m[33m0[0m
|10:46:43|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:46:43|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:46:43|I|[36m================== Done ==================[0m
|10:46:43|I|[32mInitializing board's registers[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:46:43|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:46:43|I|[1m[34m	--> Done[0m
|10:46:43|I|[32mChecking status of the optical links:[0m
|10:46:43|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:43|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:43|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:43|I|[36m=== Configuring frontend chip communication ===[0m
|10:46:43|I|[32mDown-link phase initialization...[0m
|10:46:43|I|[1m[34m	--> Done[0m
|10:46:43|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:46:43|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:46:43|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:43|I|[1m[34m	--> Done[0m
|10:46:43|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:46:43|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:43|I|[1m[34m	--> Done[0m
|10:46:43|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:46:43|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:43|I|[1m[34m	--> Done[0m
|10:46:43|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:46:43|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:43|I|[1m[34m	--> Done[0m
|10:46:43|I|[36m==================== Done =====================[0m
|10:46:43|I|[32mChecking status communication RD53 --> FW[0m
|10:46:43|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:46:43|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:43|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:43|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:43|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:43|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:43|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:43|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:43|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:43|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:43|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:43|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:43|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:43|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:43|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:43|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:43|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:43|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:43|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:44|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:44|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:44|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:46:44|E|[1m[31m===== Aborting =====[0m
|10:46:49|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:46:49|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:46:49|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:46:49|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:46:49|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:46:49|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:46:49|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:46:49|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:46:49|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:46:49|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:46:49|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:46:49|I|[32mBootstrapping TCP Server...[0m
|10:46:49|I|[32mTrying to connect to the Power Supply Server...[0m
|10:46:49|I|[1m[34m	--> Operation completed[0m
|10:46:49|D|Use default directory MonitorResults for file dump[0m
|10:46:49|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:46:49|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:46:49|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:46:49|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:46:49|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:46:49|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:46:49|I|[32mInitializing DIO5[0m
|10:46:49|I|[1m[34m	--> Done[0m
|10:46:49|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:46:49|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:46:49|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:46:49|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:46:49|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:46:49|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:46:49|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:46:49|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:46:49|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:46:49|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:46:49|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:46:49|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:46:49|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:46:49|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:46:49|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|10:46:49|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:46:49|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:46:49|I|[36m=== Configuring FSM fast command block ===[0m
|10:46:49|I|[32mChecking firmware status:[0m
|10:46:49|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:46:49|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:46:49|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:46:49|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:46:49|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:46:49|I|[32mTrigger counter: [1m[33m0[0m
|10:46:49|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:46:49|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:46:49|I|[36m================== Done ==================[0m
|10:46:49|I|[32mInitializing board's registers[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:46:49|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:46:49|I|[1m[34m	--> Done[0m
|10:46:49|I|[32mChecking status of the optical links:[0m
|10:46:49|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:49|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:49|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:49|I|[36m=== Configuring frontend chip communication ===[0m
|10:46:49|I|[32mDown-link phase initialization...[0m
|10:46:49|I|[1m[34m	--> Done[0m
|10:46:49|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:46:49|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:46:49|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:50|I|[1m[34m	--> Done[0m
|10:46:50|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:46:50|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:50|I|[1m[34m	--> Done[0m
|10:46:50|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:46:50|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:50|I|[1m[34m	--> Done[0m
|10:46:50|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:46:50|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:50|I|[1m[34m	--> Done[0m
|10:46:50|I|[36m==================== Done =====================[0m
|10:46:50|I|[32mChecking status communication RD53 --> FW[0m
|10:46:50|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:46:50|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:50|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:50|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:50|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:50|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:50|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:50|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:50|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:50|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:50|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:50|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:50|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:50|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:50|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:50|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:50|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:50|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:50|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:50|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:50|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:50|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:46:50|E|[1m[31m===== Aborting =====[0m
|10:46:55|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:46:55|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:46:55|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:46:55|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:46:55|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:46:55|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:46:55|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:46:55|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:46:55|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:46:55|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:46:55|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:46:55|I|[32mBootstrapping TCP Server...[0m
|10:46:56|I|[32mTrying to connect to the Power Supply Server...[0m
|10:46:56|I|[1m[34m	--> Operation completed[0m
|10:46:56|D|Use default directory MonitorResults for file dump[0m
|10:46:56|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:46:56|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:46:56|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:46:56|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:46:56|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:46:56|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:46:56|I|[32mInitializing DIO5[0m
|10:46:56|I|[1m[34m	--> Done[0m
|10:46:56|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:46:56|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:46:56|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:46:56|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:46:56|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:46:56|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:46:56|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:46:56|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:46:56|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:46:56|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:46:56|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:46:56|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:46:56|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:46:56|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:46:56|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:46:56|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:46:56|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:46:56|I|[36m=== Configuring FSM fast command block ===[0m
|10:46:56|I|[32mChecking firmware status:[0m
|10:46:56|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:46:56|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:46:56|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:46:56|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:46:56|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:46:56|I|[32mTrigger counter: [1m[33m0[0m
|10:46:56|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:46:56|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:46:56|I|[36m================== Done ==================[0m
|10:46:56|I|[32mInitializing board's registers[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:46:56|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:46:56|I|[1m[34m	--> Done[0m
|10:46:56|I|[32mChecking status of the optical links:[0m
|10:46:56|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:56|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:56|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:46:56|I|[36m=== Configuring frontend chip communication ===[0m
|10:46:56|I|[32mDown-link phase initialization...[0m
|10:46:56|I|[1m[34m	--> Done[0m
|10:46:56|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:46:56|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:46:56|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:56|I|[1m[34m	--> Done[0m
|10:46:56|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:46:56|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:56|I|[1m[34m	--> Done[0m
|10:46:56|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:46:56|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:56|I|[1m[34m	--> Done[0m
|10:46:56|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:46:56|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:46:56|I|[1m[34m	--> Done[0m
|10:46:56|I|[36m==================== Done =====================[0m
|10:46:56|I|[32mChecking status communication RD53 --> FW[0m
|10:46:56|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:46:56|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:56|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:56|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:56|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:56|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:56|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:56|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:56|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:56|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:56|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:56|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:56|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:56|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:56|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:56|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:56|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:57|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:57|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:57|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:46:57|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:46:57|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:46:57|E|[1m[31m===== Aborting =====[0m
|10:47:02|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:47:02|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:47:02|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:47:02|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:47:02|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:47:02|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:47:02|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:47:02|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:47:02|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:47:02|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:47:02|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:47:02|I|[32mBootstrapping TCP Server...[0m
|10:47:02|I|[32mTrying to connect to the Power Supply Server...[0m
|10:47:02|I|[1m[34m	--> Operation completed[0m
|10:47:02|D|Use default directory MonitorResults for file dump[0m
|10:47:02|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:47:02|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:47:02|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:47:02|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:47:02|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:47:02|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:47:02|I|[32mInitializing DIO5[0m
|10:47:02|I|[1m[34m	--> Done[0m
|10:47:02|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:47:02|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:47:02|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:47:02|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:47:02|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:47:02|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:47:02|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:47:02|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:47:02|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:47:02|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:47:02|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:47:02|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:47:02|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:47:02|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:47:02|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:47:02|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:47:02|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:47:02|I|[36m=== Configuring FSM fast command block ===[0m
|10:47:02|I|[32mChecking firmware status:[0m
|10:47:02|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:47:02|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:47:02|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:47:02|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:47:02|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:47:02|I|[32mTrigger counter: [1m[33m0[0m
|10:47:02|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:47:02|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:47:02|I|[36m================== Done ==================[0m
|10:47:02|I|[32mInitializing board's registers[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:47:02|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:47:02|I|[1m[34m	--> Done[0m
|10:47:02|I|[32mChecking status of the optical links:[0m
|10:47:02|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:02|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:02|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:02|I|[36m=== Configuring frontend chip communication ===[0m
|10:47:02|I|[32mDown-link phase initialization...[0m
|10:47:02|I|[1m[34m	--> Done[0m
|10:47:02|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:47:02|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:47:02|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:03|I|[1m[34m	--> Done[0m
|10:47:03|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:47:03|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:03|I|[1m[34m	--> Done[0m
|10:47:03|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:47:03|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:03|I|[1m[34m	--> Done[0m
|10:47:03|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:47:03|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:03|I|[1m[34m	--> Done[0m
|10:47:03|I|[36m==================== Done =====================[0m
|10:47:03|I|[32mChecking status communication RD53 --> FW[0m
|10:47:03|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:47:03|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:03|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:03|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:03|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:03|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:03|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:03|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:03|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:03|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:03|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:03|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:03|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:03|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:03|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:03|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:03|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:03|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:03|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:03|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:03|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:03|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:47:03|E|[1m[31m===== Aborting =====[0m
|10:47:08|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:47:08|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:47:08|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:47:08|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:47:08|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:47:08|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:47:08|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:47:08|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:47:08|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:47:08|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:47:08|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:47:08|I|[32mBootstrapping TCP Server...[0m
|10:47:09|I|[32mTrying to connect to the Power Supply Server...[0m
|10:47:09|I|[1m[34m	--> Operation completed[0m
|10:47:09|D|Use default directory MonitorResults for file dump[0m
|10:47:09|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:47:09|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:47:09|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:47:09|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:47:09|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:47:09|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:47:09|I|[32mInitializing DIO5[0m
|10:47:09|I|[1m[34m	--> Done[0m
|10:47:09|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:47:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:47:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:47:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:47:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:47:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:47:09|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:47:09|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:47:09|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:47:09|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:47:09|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:47:09|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:47:09|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:47:09|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:47:09|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|10:47:09|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:47:09|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:47:09|I|[36m=== Configuring FSM fast command block ===[0m
|10:47:09|I|[32mChecking firmware status:[0m
|10:47:09|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:47:09|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:47:09|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:47:09|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:47:09|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:47:09|I|[32mTrigger counter: [1m[33m0[0m
|10:47:09|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:47:09|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:47:09|I|[36m================== Done ==================[0m
|10:47:09|I|[32mInitializing board's registers[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:47:09|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:47:09|I|[1m[34m	--> Done[0m
|10:47:09|I|[32mChecking status of the optical links:[0m
|10:47:09|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:09|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:09|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:09|I|[36m=== Configuring frontend chip communication ===[0m
|10:47:09|I|[32mDown-link phase initialization...[0m
|10:47:09|I|[1m[34m	--> Done[0m
|10:47:09|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:47:09|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:47:09|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:09|I|[1m[34m	--> Done[0m
|10:47:09|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:47:09|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:09|I|[1m[34m	--> Done[0m
|10:47:09|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:47:09|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:09|I|[1m[34m	--> Done[0m
|10:47:09|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:47:09|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:09|I|[1m[34m	--> Done[0m
|10:47:09|I|[36m==================== Done =====================[0m
|10:47:09|I|[32mChecking status communication RD53 --> FW[0m
|10:47:09|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:47:09|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:09|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:09|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:09|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:09|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:09|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:09|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:09|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:09|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:09|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:10|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:10|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:10|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:10|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:10|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:10|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:10|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:10|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:10|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m0[1m[34m, i.e. [1m[33m00000000000000000000000000000000[0m
|10:47:10|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:10|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:47:10|E|[1m[31m===== Aborting =====[0m
|10:47:15|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:47:15|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:47:15|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:47:15|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:47:15|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:47:15|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:47:15|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:47:15|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:47:15|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:47:15|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:47:15|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:47:15|I|[32mBootstrapping TCP Server...[0m
|10:47:15|I|[32mTrying to connect to the Power Supply Server...[0m
|10:47:15|I|[1m[34m	--> Operation completed[0m
|10:47:15|D|Use default directory MonitorResults for file dump[0m
|10:47:15|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:47:15|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:47:15|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:47:15|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:47:15|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:47:15|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:47:15|I|[32mInitializing DIO5[0m
|10:47:15|I|[1m[34m	--> Done[0m
|10:47:15|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:47:15|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:47:15|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:47:15|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:47:15|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:47:15|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:47:15|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:47:15|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:47:15|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:47:15|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:47:15|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:47:15|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:47:15|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:47:15|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:47:15|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|10:47:15|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:47:15|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:47:15|I|[36m=== Configuring FSM fast command block ===[0m
|10:47:15|I|[32mChecking firmware status:[0m
|10:47:15|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:47:15|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:47:15|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:47:15|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:47:15|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:47:15|I|[32mTrigger counter: [1m[33m0[0m
|10:47:15|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:47:15|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:47:15|I|[36m================== Done ==================[0m
|10:47:15|I|[32mInitializing board's registers[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:47:15|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:47:15|I|[1m[34m	--> Done[0m
|10:47:15|I|[32mChecking status of the optical links:[0m
|10:47:15|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:15|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:15|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:15|I|[36m=== Configuring frontend chip communication ===[0m
|10:47:15|I|[32mDown-link phase initialization...[0m
|10:47:15|I|[1m[34m	--> Done[0m
|10:47:15|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:47:15|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:47:15|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:16|I|[1m[34m	--> Done[0m
|10:47:16|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:47:16|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:16|I|[1m[34m	--> Done[0m
|10:47:16|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:47:16|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:16|I|[1m[34m	--> Done[0m
|10:47:16|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:47:16|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:16|I|[1m[34m	--> Done[0m
|10:47:16|I|[36m==================== Done =====================[0m
|10:47:16|I|[32mChecking status communication RD53 --> FW[0m
|10:47:16|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:47:16|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:16|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:16|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:16|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:16|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:16|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:16|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:16|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:16|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:16|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:16|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:16|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:16|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:16|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:16|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:16|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:16|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:16|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:16|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:16|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:16|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:47:16|E|[1m[31m===== Aborting =====[0m
|10:47:21|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:47:21|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:47:21|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:47:21|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:47:21|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:47:21|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:47:21|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:47:21|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:47:21|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:47:21|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:47:21|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:47:21|I|[32mBootstrapping TCP Server...[0m
|10:47:22|I|[32mTrying to connect to the Power Supply Server...[0m
|10:47:22|I|[1m[34m	--> Operation completed[0m
|10:47:22|D|Use default directory MonitorResults for file dump[0m
|10:47:22|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:47:22|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:47:22|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:47:22|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:47:22|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:47:22|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:47:22|I|[32mInitializing DIO5[0m
|10:47:22|I|[1m[34m	--> Done[0m
|10:47:22|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:47:22|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:47:22|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:47:22|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:47:22|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:47:22|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:47:22|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:47:22|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:47:22|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:47:22|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:47:22|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:47:22|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:47:22|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:47:22|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:47:22|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|10:47:22|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:47:22|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:47:22|I|[36m=== Configuring FSM fast command block ===[0m
|10:47:22|I|[32mChecking firmware status:[0m
|10:47:22|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:47:22|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:47:22|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:47:22|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:47:22|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:47:22|I|[32mTrigger counter: [1m[33m0[0m
|10:47:22|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:47:22|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:47:22|I|[36m================== Done ==================[0m
|10:47:22|I|[32mInitializing board's registers[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:47:22|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:47:22|I|[1m[34m	--> Done[0m
|10:47:22|I|[32mChecking status of the optical links:[0m
|10:47:22|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:22|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:22|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:22|I|[36m=== Configuring frontend chip communication ===[0m
|10:47:22|I|[32mDown-link phase initialization...[0m
|10:47:22|I|[1m[34m	--> Done[0m
|10:47:22|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:47:22|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:47:22|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:22|I|[1m[34m	--> Done[0m
|10:47:22|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:47:22|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:22|I|[1m[34m	--> Done[0m
|10:47:22|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:47:22|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:22|I|[1m[34m	--> Done[0m
|10:47:22|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:47:22|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:23|I|[1m[34m	--> Done[0m
|10:47:23|I|[36m==================== Done =====================[0m
|10:47:23|I|[32mChecking status communication RD53 --> FW[0m
|10:47:23|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:47:23|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:23|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:23|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:23|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:23|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:23|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:23|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:23|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:23|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:23|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:23|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:23|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:23|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:23|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:23|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:23|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:23|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:23|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:23|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:23|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:23|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:47:23|E|[1m[31m===== Aborting =====[0m
|10:47:28|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:47:28|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:47:28|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:47:28|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:47:28|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:47:28|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:47:28|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:47:28|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:47:28|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:47:28|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:47:28|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:47:28|I|[32mBootstrapping TCP Server...[0m
|10:47:28|I|[32mTrying to connect to the Power Supply Server...[0m
|10:47:28|I|[1m[34m	--> Operation completed[0m
|10:47:28|D|Use default directory MonitorResults for file dump[0m
|10:47:28|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:47:28|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:47:28|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:47:28|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:47:28|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:47:28|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:47:28|I|[32mInitializing DIO5[0m
|10:47:29|I|[1m[34m	--> Done[0m
|10:47:29|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:47:29|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:47:29|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:47:29|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:47:29|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:47:29|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:47:29|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:47:29|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:47:29|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:47:29|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:47:29|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:47:29|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:47:29|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:47:29|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:47:29|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:47:29|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:47:29|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:47:29|I|[36m=== Configuring FSM fast command block ===[0m
|10:47:29|I|[32mChecking firmware status:[0m
|10:47:29|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:47:29|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:47:29|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:47:29|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:47:29|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:47:29|I|[32mTrigger counter: [1m[33m0[0m
|10:47:29|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:47:29|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:47:29|I|[36m================== Done ==================[0m
|10:47:29|I|[32mInitializing board's registers[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:47:29|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:47:29|I|[1m[34m	--> Done[0m
|10:47:29|I|[32mChecking status of the optical links:[0m
|10:47:29|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:29|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:29|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:29|I|[36m=== Configuring frontend chip communication ===[0m
|10:47:29|I|[32mDown-link phase initialization...[0m
|10:47:29|I|[1m[34m	--> Done[0m
|10:47:29|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:47:29|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:47:29|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:29|I|[1m[34m	--> Done[0m
|10:47:29|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:47:29|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:29|I|[1m[34m	--> Done[0m
|10:47:29|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:47:29|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:29|I|[1m[34m	--> Done[0m
|10:47:29|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:47:29|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:29|I|[1m[34m	--> Done[0m
|10:47:29|I|[36m==================== Done =====================[0m
|10:47:29|I|[32mChecking status communication RD53 --> FW[0m
|10:47:29|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:47:29|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:29|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:29|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:29|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:29|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:29|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:29|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:29|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:29|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:29|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:29|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:29|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:29|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:29|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:29|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:29|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:29|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:29|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:29|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:29|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:29|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:47:29|E|[1m[31m===== Aborting =====[0m
|10:47:35|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:47:35|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:47:35|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:47:35|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:47:35|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:47:35|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:47:35|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:47:35|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:47:35|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:47:35|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:47:35|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:47:35|I|[32mBootstrapping TCP Server...[0m
|10:47:35|I|[32mTrying to connect to the Power Supply Server...[0m
|10:47:35|I|[1m[34m	--> Operation completed[0m
|10:47:35|D|Use default directory MonitorResults for file dump[0m
|10:47:35|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:47:35|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:47:35|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:47:35|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:47:35|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:47:35|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:47:35|I|[32mInitializing DIO5[0m
|10:47:35|I|[1m[34m	--> Done[0m
|10:47:35|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:47:35|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:47:35|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:47:35|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:47:35|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:47:35|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:47:35|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:47:35|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:47:35|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:47:35|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:47:35|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:47:35|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:47:35|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:47:35|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:47:35|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:47:35|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:47:35|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:47:35|I|[36m=== Configuring FSM fast command block ===[0m
|10:47:35|I|[32mChecking firmware status:[0m
|10:47:35|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:47:35|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:47:35|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:47:35|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:47:35|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:47:35|I|[32mTrigger counter: [1m[33m0[0m
|10:47:35|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:47:35|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:47:35|I|[36m================== Done ==================[0m
|10:47:35|I|[32mInitializing board's registers[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:47:35|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:47:35|I|[1m[34m	--> Done[0m
|10:47:35|I|[32mChecking status of the optical links:[0m
|10:47:35|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:35|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:35|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:35|I|[36m=== Configuring frontend chip communication ===[0m
|10:47:35|I|[32mDown-link phase initialization...[0m
|10:47:35|I|[1m[34m	--> Done[0m
|10:47:35|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:47:35|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:47:35|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:35|I|[1m[34m	--> Done[0m
|10:47:35|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:47:35|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:35|I|[1m[34m	--> Done[0m
|10:47:35|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:47:35|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:35|I|[1m[34m	--> Done[0m
|10:47:35|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:47:35|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:36|I|[1m[34m	--> Done[0m
|10:47:36|I|[36m==================== Done =====================[0m
|10:47:36|I|[32mChecking status communication RD53 --> FW[0m
|10:47:36|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:47:36|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:36|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:36|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:36|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:36|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:36|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:36|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:36|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:36|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:36|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:36|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:36|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:36|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:36|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:36|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:36|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:36|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:36|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:36|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:36|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:36|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:47:36|E|[1m[31m===== Aborting =====[0m
|10:47:41|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:47:41|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:47:41|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:47:41|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:47:41|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:47:41|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:47:41|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:47:41|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:47:41|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:47:41|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:47:41|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:47:41|I|[32mBootstrapping TCP Server...[0m
|10:47:41|I|[32mTrying to connect to the Power Supply Server...[0m
|10:47:41|I|[1m[34m	--> Operation completed[0m
|10:47:41|D|Use default directory MonitorResults for file dump[0m
|10:47:41|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:47:41|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:47:41|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:47:41|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:47:41|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:47:41|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:47:41|I|[32mInitializing DIO5[0m
|10:47:41|I|[1m[34m	--> Done[0m
|10:47:41|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:47:41|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:47:41|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:47:41|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:47:41|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:47:41|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:47:41|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:47:41|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:47:41|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:47:42|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:47:42|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:47:42|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:47:42|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:47:42|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:47:42|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:47:42|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:47:42|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:47:42|I|[36m=== Configuring FSM fast command block ===[0m
|10:47:42|I|[32mChecking firmware status:[0m
|10:47:42|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:47:42|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:47:42|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:47:42|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:47:42|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:47:42|I|[32mTrigger counter: [1m[33m0[0m
|10:47:42|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:47:42|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:47:42|I|[36m================== Done ==================[0m
|10:47:42|I|[32mInitializing board's registers[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:47:42|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:47:42|I|[1m[34m	--> Done[0m
|10:47:42|I|[32mChecking status of the optical links:[0m
|10:47:42|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:42|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:42|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:42|I|[36m=== Configuring frontend chip communication ===[0m
|10:47:42|I|[32mDown-link phase initialization...[0m
|10:47:42|I|[1m[34m	--> Done[0m
|10:47:42|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:47:42|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:47:42|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:42|I|[1m[34m	--> Done[0m
|10:47:42|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:47:42|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:42|I|[1m[34m	--> Done[0m
|10:47:42|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:47:42|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:42|I|[1m[34m	--> Done[0m
|10:47:42|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:47:42|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:42|I|[1m[34m	--> Done[0m
|10:47:42|I|[36m==================== Done =====================[0m
|10:47:42|I|[32mChecking status communication RD53 --> FW[0m
|10:47:42|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:47:42|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:42|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:42|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:42|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:42|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:42|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:42|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:42|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:42|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:42|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:42|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:42|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:42|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:42|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:42|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:42|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:42|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:42|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:42|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:42|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:42|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:47:42|E|[1m[31m===== Aborting =====[0m
|10:47:47|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:47:47|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:47:47|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:47:47|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:47:47|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:47:47|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:47:47|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:47:47|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:47:47|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:47:47|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:47:47|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:47:47|I|[32mBootstrapping TCP Server...[0m
|10:47:48|I|[32mTrying to connect to the Power Supply Server...[0m
|10:47:48|I|[1m[34m	--> Operation completed[0m
|10:47:48|D|Use default directory MonitorResults for file dump[0m
|10:47:48|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:47:48|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:47:48|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:47:48|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:47:48|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:47:48|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:47:48|I|[32mInitializing DIO5[0m
|10:47:48|I|[1m[34m	--> Done[0m
|10:47:48|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:47:48|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:47:48|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:47:48|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:47:48|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:47:48|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:47:48|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:47:48|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:47:48|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:47:48|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:47:48|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:47:48|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:47:48|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:47:48|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:47:48|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:47:48|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:47:48|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:47:48|I|[36m=== Configuring FSM fast command block ===[0m
|10:47:48|I|[32mChecking firmware status:[0m
|10:47:48|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:47:48|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:47:48|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:47:48|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:47:48|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:47:48|I|[32mTrigger counter: [1m[33m0[0m
|10:47:48|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:47:48|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:47:48|I|[36m================== Done ==================[0m
|10:47:48|I|[32mInitializing board's registers[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:47:48|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:47:48|I|[1m[34m	--> Done[0m
|10:47:48|I|[32mChecking status of the optical links:[0m
|10:47:48|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:48|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:48|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:48|I|[36m=== Configuring frontend chip communication ===[0m
|10:47:48|I|[32mDown-link phase initialization...[0m
|10:47:48|I|[1m[34m	--> Done[0m
|10:47:48|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:47:48|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:47:48|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:48|I|[1m[34m	--> Done[0m
|10:47:48|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:47:48|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:48|I|[1m[34m	--> Done[0m
|10:47:48|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:47:48|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:48|I|[1m[34m	--> Done[0m
|10:47:48|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:47:48|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:49|I|[1m[34m	--> Done[0m
|10:47:49|I|[36m==================== Done =====================[0m
|10:47:49|I|[32mChecking status communication RD53 --> FW[0m
|10:47:49|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:47:49|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:49|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:49|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:49|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:49|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:49|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:49|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:49|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:49|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:49|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:49|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:49|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:49|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:49|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:49|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:49|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:49|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:49|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:49|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:49|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:49|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:47:49|E|[1m[31m===== Aborting =====[0m
|10:47:54|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:47:54|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:47:54|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:47:54|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:47:54|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:47:54|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:47:54|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:47:54|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:47:54|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:47:54|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:47:54|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:47:54|I|[32mBootstrapping TCP Server...[0m
|10:47:54|I|[32mTrying to connect to the Power Supply Server...[0m
|10:47:54|I|[1m[34m	--> Operation completed[0m
|10:47:54|D|Use default directory MonitorResults for file dump[0m
|10:47:54|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:47:54|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:47:54|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:47:54|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:47:54|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:47:54|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:47:54|I|[32mInitializing DIO5[0m
|10:47:54|I|[1m[34m	--> Done[0m
|10:47:54|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:47:54|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:47:54|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:47:54|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:47:54|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:47:54|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:47:54|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:47:54|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:47:55|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:47:55|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:47:55|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:47:55|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:47:55|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:47:55|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:47:55|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:47:55|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:47:55|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:47:55|I|[36m=== Configuring FSM fast command block ===[0m
|10:47:55|I|[32mChecking firmware status:[0m
|10:47:55|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:47:55|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:47:55|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:47:55|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:47:55|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:47:55|I|[32mTrigger counter: [1m[33m0[0m
|10:47:55|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:47:55|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:47:55|I|[36m================== Done ==================[0m
|10:47:55|I|[32mInitializing board's registers[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:47:55|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:47:55|I|[1m[34m	--> Done[0m
|10:47:55|I|[32mChecking status of the optical links:[0m
|10:47:55|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:55|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:55|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:47:55|I|[36m=== Configuring frontend chip communication ===[0m
|10:47:55|I|[32mDown-link phase initialization...[0m
|10:47:55|I|[1m[34m	--> Done[0m
|10:47:55|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:47:55|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:47:55|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:55|I|[1m[34m	--> Done[0m
|10:47:55|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:47:55|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:55|I|[1m[34m	--> Done[0m
|10:47:55|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:47:55|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:55|I|[1m[34m	--> Done[0m
|10:47:55|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:47:55|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:47:55|I|[1m[34m	--> Done[0m
|10:47:55|I|[36m==================== Done =====================[0m
|10:47:55|I|[32mChecking status communication RD53 --> FW[0m
|10:47:55|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:47:55|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:55|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:55|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:55|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:55|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:55|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:55|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:55|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:55|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:55|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:55|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:55|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:55|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:55|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:55|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:55|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:55|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:55|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:55|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:47:55|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:47:55|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:47:55|E|[1m[31m===== Aborting =====[0m
|10:48:00|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:48:00|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:48:00|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:48:00|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:48:00|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:48:00|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:48:00|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:48:00|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:48:00|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:48:00|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:48:00|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:48:00|I|[32mBootstrapping TCP Server...[0m
|10:48:01|I|[32mTrying to connect to the Power Supply Server...[0m
|10:48:01|I|[1m[34m	--> Operation completed[0m
|10:48:01|D|Use default directory MonitorResults for file dump[0m
|10:48:01|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:48:01|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:48:01|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:48:01|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:48:01|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:48:01|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:48:01|I|[32mInitializing DIO5[0m
|10:48:01|I|[1m[34m	--> Done[0m
|10:48:01|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:48:01|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:48:01|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:48:01|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:48:01|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:48:01|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:48:01|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:48:01|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:48:01|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:48:01|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:48:01|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:48:01|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:48:01|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:48:01|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:48:01|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:48:01|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:48:01|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:48:01|I|[36m=== Configuring FSM fast command block ===[0m
|10:48:01|I|[32mChecking firmware status:[0m
|10:48:01|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:48:01|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:48:01|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:48:01|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:48:01|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:48:01|I|[32mTrigger counter: [1m[33m0[0m
|10:48:01|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:48:01|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:48:01|I|[36m================== Done ==================[0m
|10:48:01|I|[32mInitializing board's registers[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:48:01|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:48:01|I|[1m[34m	--> Done[0m
|10:48:01|I|[32mChecking status of the optical links:[0m
|10:48:01|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:01|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:01|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:01|I|[36m=== Configuring frontend chip communication ===[0m
|10:48:01|I|[32mDown-link phase initialization...[0m
|10:48:01|I|[1m[34m	--> Done[0m
|10:48:01|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:48:01|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:48:01|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:01|I|[1m[34m	--> Done[0m
|10:48:01|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:48:01|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:01|I|[1m[34m	--> Done[0m
|10:48:01|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:48:01|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:01|I|[1m[34m	--> Done[0m
|10:48:01|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:48:01|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:02|I|[1m[34m	--> Done[0m
|10:48:02|I|[36m==================== Done =====================[0m
|10:48:02|I|[32mChecking status communication RD53 --> FW[0m
|10:48:02|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:48:02|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:02|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:02|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:02|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:02|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:02|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:02|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:02|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:02|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:02|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:02|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:02|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:02|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:02|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:02|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:02|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:02|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:02|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:02|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:02|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:02|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:48:02|E|[1m[31m===== Aborting =====[0m
|10:48:07|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:48:07|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:48:07|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:48:07|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:48:07|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:48:07|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:48:07|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:48:07|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:48:07|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:48:07|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:48:07|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:48:07|I|[32mBootstrapping TCP Server...[0m
|10:48:07|I|[32mTrying to connect to the Power Supply Server...[0m
|10:48:07|I|[1m[34m	--> Operation completed[0m
|10:48:07|D|Use default directory MonitorResults for file dump[0m
|10:48:08|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:48:08|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:48:08|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:48:08|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:48:08|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:48:08|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:48:08|I|[32mInitializing DIO5[0m
|10:48:08|I|[1m[34m	--> Done[0m
|10:48:08|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:48:08|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:48:08|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:48:08|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:48:08|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:48:08|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:48:08|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:48:08|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:48:08|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:48:08|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:48:08|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:48:08|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:48:08|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:48:08|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:48:08|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:48:08|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:48:08|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:48:08|I|[36m=== Configuring FSM fast command block ===[0m
|10:48:08|I|[32mChecking firmware status:[0m
|10:48:08|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:48:08|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:48:08|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:48:08|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:48:08|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:48:08|I|[32mTrigger counter: [1m[33m0[0m
|10:48:08|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:48:08|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:48:08|I|[36m================== Done ==================[0m
|10:48:08|I|[32mInitializing board's registers[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:48:08|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:48:08|I|[1m[34m	--> Done[0m
|10:48:08|I|[32mChecking status of the optical links:[0m
|10:48:08|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:08|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:08|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:08|I|[36m=== Configuring frontend chip communication ===[0m
|10:48:08|I|[32mDown-link phase initialization...[0m
|10:48:08|I|[1m[34m	--> Done[0m
|10:48:08|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:48:08|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:48:08|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:08|I|[1m[34m	--> Done[0m
|10:48:08|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:48:08|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:08|I|[1m[34m	--> Done[0m
|10:48:08|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:48:08|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:08|I|[1m[34m	--> Done[0m
|10:48:08|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:48:08|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:08|I|[1m[34m	--> Done[0m
|10:48:08|I|[36m==================== Done =====================[0m
|10:48:08|I|[32mChecking status communication RD53 --> FW[0m
|10:48:08|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:48:08|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:08|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:08|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:08|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:08|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:08|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:08|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:08|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:08|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:08|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:08|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:08|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:08|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:08|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:08|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:08|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:08|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:08|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:08|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:08|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:08|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:48:08|E|[1m[31m===== Aborting =====[0m
|10:48:14|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:48:14|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:48:14|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:48:14|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:48:14|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:48:14|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:48:14|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:48:14|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:48:14|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:48:14|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:48:14|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:48:14|I|[32mBootstrapping TCP Server...[0m
|10:48:14|I|[32mTrying to connect to the Power Supply Server...[0m
|10:48:14|I|[1m[34m	--> Operation completed[0m
|10:48:14|D|Use default directory MonitorResults for file dump[0m
|10:48:14|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:48:14|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:48:14|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:48:14|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:48:14|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:48:14|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:48:14|I|[32mInitializing DIO5[0m
|10:48:14|I|[1m[34m	--> Done[0m
|10:48:14|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:48:14|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:48:14|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:48:14|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:48:14|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:48:14|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:48:14|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:48:14|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:48:14|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:48:14|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:48:14|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:48:14|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:48:14|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:48:14|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|10:48:14|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|10:48:14|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:48:14|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:48:14|I|[36m=== Configuring FSM fast command block ===[0m
|10:48:14|I|[32mChecking firmware status:[0m
|10:48:14|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:48:14|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:48:14|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:48:14|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:48:14|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:48:14|I|[32mTrigger counter: [1m[33m0[0m
|10:48:14|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:48:14|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:48:14|I|[36m================== Done ==================[0m
|10:48:14|I|[32mInitializing board's registers[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:48:14|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:48:14|I|[1m[34m	--> Done[0m
|10:48:14|I|[32mChecking status of the optical links:[0m
|10:48:14|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:14|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:14|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:14|I|[36m=== Configuring frontend chip communication ===[0m
|10:48:14|I|[32mDown-link phase initialization...[0m
|10:48:14|I|[1m[34m	--> Done[0m
|10:48:14|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:48:14|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:48:14|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:14|I|[1m[34m	--> Done[0m
|10:48:14|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:48:14|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:14|I|[1m[34m	--> Done[0m
|10:48:14|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:48:14|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:15|I|[1m[34m	--> Done[0m
|10:48:15|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:48:15|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:15|I|[1m[34m	--> Done[0m
|10:48:15|I|[36m==================== Done =====================[0m
|10:48:15|I|[32mChecking status communication RD53 --> FW[0m
|10:48:15|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:48:15|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:15|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:15|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:15|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:15|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:15|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:15|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:15|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:15|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:15|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:15|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:15|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:15|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:15|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:15|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:15|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:15|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:15|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:15|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:15|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:15|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:48:15|E|[1m[31m===== Aborting =====[0m
|10:48:20|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:48:20|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:48:20|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:48:20|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:48:20|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:48:20|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:48:20|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:48:20|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:48:20|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:48:20|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:48:20|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:48:20|I|[32mBootstrapping TCP Server...[0m
|10:48:20|I|[32mTrying to connect to the Power Supply Server...[0m
|10:48:20|I|[1m[34m	--> Operation completed[0m
|10:48:20|D|Use default directory MonitorResults for file dump[0m
|10:48:21|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:48:21|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:48:21|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:48:21|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:48:21|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:48:21|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:48:21|I|[32mInitializing DIO5[0m
|10:48:21|I|[1m[34m	--> Done[0m
|10:48:21|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:48:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:48:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:48:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:48:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:48:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:48:21|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:48:21|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:48:21|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:48:21|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:48:21|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:48:21|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:48:21|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:48:21|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:48:21|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:48:21|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:48:21|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:48:21|I|[36m=== Configuring FSM fast command block ===[0m
|10:48:21|I|[32mChecking firmware status:[0m
|10:48:21|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:48:21|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:48:21|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:48:21|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:48:21|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:48:21|I|[32mTrigger counter: [1m[33m0[0m
|10:48:21|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:48:21|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:48:21|I|[36m================== Done ==================[0m
|10:48:21|I|[32mInitializing board's registers[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:48:21|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:48:21|I|[1m[34m	--> Done[0m
|10:48:21|I|[32mChecking status of the optical links:[0m
|10:48:21|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:21|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:21|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:21|I|[36m=== Configuring frontend chip communication ===[0m
|10:48:21|I|[32mDown-link phase initialization...[0m
|10:48:21|I|[1m[34m	--> Done[0m
|10:48:21|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:48:21|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:48:21|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:21|I|[1m[34m	--> Done[0m
|10:48:21|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:48:21|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:21|I|[1m[34m	--> Done[0m
|10:48:21|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:48:21|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:21|I|[1m[34m	--> Done[0m
|10:48:21|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:48:21|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:21|I|[1m[34m	--> Done[0m
|10:48:21|I|[36m==================== Done =====================[0m
|10:48:21|I|[32mChecking status communication RD53 --> FW[0m
|10:48:21|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:48:21|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:21|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:21|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:21|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:21|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:21|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:21|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:21|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:21|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:21|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:21|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:21|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:21|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:21|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:21|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:21|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:21|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:21|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:21|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:21|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:21|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:48:21|E|[1m[31m===== Aborting =====[0m
|10:48:27|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:48:27|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:48:27|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:48:27|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:48:27|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:48:27|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:48:27|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:48:27|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:48:27|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:48:27|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:48:27|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:48:27|I|[32mBootstrapping TCP Server...[0m
|10:48:27|I|[32mTrying to connect to the Power Supply Server...[0m
|10:48:27|I|[1m[34m	--> Operation completed[0m
|10:48:27|D|Use default directory MonitorResults for file dump[0m
|10:48:27|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:48:27|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:48:27|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:48:27|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:48:27|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:48:27|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:48:27|I|[32mInitializing DIO5[0m
|10:48:27|I|[1m[34m	--> Done[0m
|10:48:27|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:48:27|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:48:27|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:48:27|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:48:27|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:48:27|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:48:27|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:48:27|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:48:27|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:48:27|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:48:27|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:48:27|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:48:27|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:48:27|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:48:27|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:48:27|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:48:27|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:48:27|I|[36m=== Configuring FSM fast command block ===[0m
|10:48:27|I|[32mChecking firmware status:[0m
|10:48:27|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:48:27|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:48:27|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:48:27|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:48:27|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:48:27|I|[32mTrigger counter: [1m[33m0[0m
|10:48:27|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:48:27|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:48:27|I|[36m================== Done ==================[0m
|10:48:27|I|[32mInitializing board's registers[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:48:27|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:48:27|I|[1m[34m	--> Done[0m
|10:48:27|I|[32mChecking status of the optical links:[0m
|10:48:27|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:27|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:27|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:27|I|[36m=== Configuring frontend chip communication ===[0m
|10:48:27|I|[32mDown-link phase initialization...[0m
|10:48:27|I|[1m[34m	--> Done[0m
|10:48:27|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:48:27|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:48:27|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:27|I|[1m[34m	--> Done[0m
|10:48:27|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:48:27|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:27|I|[1m[34m	--> Done[0m
|10:48:27|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:48:27|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:28|I|[1m[34m	--> Done[0m
|10:48:28|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:48:28|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:28|I|[1m[34m	--> Done[0m
|10:48:28|I|[36m==================== Done =====================[0m
|10:48:28|I|[32mChecking status communication RD53 --> FW[0m
|10:48:28|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:48:28|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:28|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:28|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:28|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:28|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:28|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:28|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:28|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:28|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:28|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:28|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:28|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:28|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:28|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:28|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:28|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:28|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:28|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:28|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:28|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:28|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:48:28|E|[1m[31m===== Aborting =====[0m
|10:48:33|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:48:33|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:48:33|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:48:33|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:48:33|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:48:33|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:48:33|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:48:33|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:48:33|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:48:33|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:48:33|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:48:33|I|[32mBootstrapping TCP Server...[0m
|10:48:33|I|[32mTrying to connect to the Power Supply Server...[0m
|10:48:33|I|[1m[34m	--> Operation completed[0m
|10:48:33|D|Use default directory MonitorResults for file dump[0m
|10:48:34|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:48:34|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:48:34|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:48:34|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:48:34|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:48:34|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:48:34|I|[32mInitializing DIO5[0m
|10:48:34|I|[1m[34m	--> Done[0m
|10:48:34|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:48:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:48:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:48:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:48:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:48:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:48:34|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:48:34|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:48:34|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:48:34|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:48:34|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:48:34|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:48:34|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:48:34|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:48:34|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|10:48:34|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:48:34|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:48:34|I|[36m=== Configuring FSM fast command block ===[0m
|10:48:34|I|[32mChecking firmware status:[0m
|10:48:34|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:48:34|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:48:34|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:48:34|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:48:34|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:48:34|I|[32mTrigger counter: [1m[33m0[0m
|10:48:34|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:48:34|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:48:34|I|[36m================== Done ==================[0m
|10:48:34|I|[32mInitializing board's registers[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:48:34|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:48:34|I|[1m[34m	--> Done[0m
|10:48:34|I|[32mChecking status of the optical links:[0m
|10:48:34|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:34|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:34|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:34|I|[36m=== Configuring frontend chip communication ===[0m
|10:48:34|I|[32mDown-link phase initialization...[0m
|10:48:34|I|[1m[34m	--> Done[0m
|10:48:34|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:48:34|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:48:34|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:34|I|[1m[34m	--> Done[0m
|10:48:34|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:48:34|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:34|I|[1m[34m	--> Done[0m
|10:48:34|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:48:34|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:34|I|[1m[34m	--> Done[0m
|10:48:34|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:48:34|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:34|I|[1m[34m	--> Done[0m
|10:48:34|I|[36m==================== Done =====================[0m
|10:48:34|I|[32mChecking status communication RD53 --> FW[0m
|10:48:34|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:48:34|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:34|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:34|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:34|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:34|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:34|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:34|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:34|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:34|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:34|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:34|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:34|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:34|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:34|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:34|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:34|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:34|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:34|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:34|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:34|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:34|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:48:34|E|[1m[31m===== Aborting =====[0m
|10:48:40|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:48:40|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:48:40|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:48:40|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:48:40|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:48:40|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:48:40|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:48:40|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:48:40|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:48:40|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:48:40|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:48:40|I|[32mBootstrapping TCP Server...[0m
|10:48:40|I|[32mTrying to connect to the Power Supply Server...[0m
|10:48:40|I|[1m[34m	--> Operation completed[0m
|10:48:40|D|Use default directory MonitorResults for file dump[0m
|10:48:40|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:48:40|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:48:40|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:48:40|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:48:40|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:48:40|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:48:40|I|[32mInitializing DIO5[0m
|10:48:40|I|[1m[34m	--> Done[0m
|10:48:40|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:48:40|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:48:40|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:48:40|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:48:40|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:48:40|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.314 MHz[0m
|10:48:40|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:48:40|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:48:40|I|[36m=== Configuring FSM fast command block ===[0m
|10:48:40|I|[32mChecking firmware status:[0m
|10:48:40|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:48:40|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:48:40|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:48:40|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:48:40|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:48:40|I|[32mTrigger counter: [1m[33m0[0m
|10:48:40|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:48:40|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:48:40|I|[36m================== Done ==================[0m
|10:48:40|I|[32mInitializing board's registers[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:48:40|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:48:40|I|[1m[34m	--> Done[0m
|10:48:40|I|[32mChecking status of the optical links:[0m
|10:48:40|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:40|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:40|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:48:40|I|[36m=== Configuring frontend chip communication ===[0m
|10:48:40|I|[32mDown-link phase initialization...[0m
|10:48:40|I|[1m[34m	--> Done[0m
|10:48:40|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:48:40|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:48:40|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:40|I|[1m[34m	--> Done[0m
|10:48:40|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:48:40|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:40|I|[1m[34m	--> Done[0m
|10:48:40|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:48:40|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:41|I|[1m[34m	--> Done[0m
|10:48:41|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:48:41|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:48:41|I|[1m[34m	--> Done[0m
|10:48:41|I|[36m==================== Done =====================[0m
|10:48:41|I|[32mChecking status communication RD53 --> FW[0m
|10:48:41|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:48:41|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:41|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:41|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:41|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:41|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:41|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:41|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:41|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:41|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:41|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:41|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:41|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:41|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:41|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:41|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:41|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:41|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:41|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:41|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m2[1m[34m, i.e. [1m[33m00000000000000000000000010010000[0m
|10:48:41|I|[1m[34m	--> Some data lanes are enabled but inactive[1m[33m -- > retry [0m
|10:48:41|E|[1m[31m	--> Error, some data lanes are enabled but inactive, reached maximum number of attempts ([1m[33m10[1m[31m) [0m
|10:48:41|E|[1m[31m===== Aborting =====[0m
