Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Feb  1 13:52:36 2021
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/axi_algorithm_timing_synth.rpt
| Design       : axi_algorithm
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 palma1_0_V_U/internal_full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_sync_reg_channel_write_dedo0_0_V_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.897ns (24.924%)  route 2.702ns (75.076%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.973     0.973    palma1_0_V_U/ap_clk
                         FDRE                                         r  palma1_0_V_U/internal_full_n_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.362     1.335 r  palma1_0_V_U/internal_full_n_reg/Q
                         net (fo=5, unplaced)         0.993     2.328    Block_arrayctor_loop_U0/palma1_0_V_full_n
                         LUT6 (Prop_lut6_I0_O)        0.295     2.623 r  Block_arrayctor_loop_U0/ap_sync_reg_channel_write_dedo1_0_V_i_5/O
                         net (fo=1, unplaced)         0.449     3.072    Block_arrayctor_loop_U0/ap_sync_reg_channel_write_dedo1_0_V_i_5_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124     3.196 f  Block_arrayctor_loop_U0/ap_sync_reg_channel_write_dedo1_0_V_i_3/O
                         net (fo=2, unplaced)         0.460     3.656    Block_arrayctor_loop_U0/ap_sync_reg_channel_write_dedo1_0_V_i_3_n_2
                         LUT4 (Prop_lut4_I0_O)        0.116     3.772 r  Block_arrayctor_loop_U0/ap_sync_reg_channel_write_dedo1_0_V_i_1/O
                         net (fo=4, unplaced)         0.800     4.572    Block_arrayctor_loop_U0_n_17
                         FDRE                                         r  ap_sync_reg_channel_write_dedo0_0_V_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=889, unset)          0.924    10.924    ap_clk
                         FDRE                                         r  ap_sync_reg_channel_write_dedo0_0_V_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.650    10.239    ap_sync_reg_channel_write_dedo0_0_V_reg
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                  5.667    




