Info: constrained 'rgb0' to bel 'X4/Y31/io0'
Info: constrained 'rgb1' to bel 'X5/Y31/io0'
Info: constrained 'rgb2' to bel 'X6/Y31/io0'
Warning: unmatched constraint 'pmod_1' (on line 4)
Warning: unmatched constraint 'pmod_2' (on line 5)
Warning: unmatched constraint 'pmod_3' (on line 6)
Warning: unmatched constraint 'pmod_4' (on line 7)
Warning: unmatched constraint 'pmoda_1' (on line 8)
Warning: unmatched constraint 'pmoda_2' (on line 9)
Warning: unmatched constraint 'pmoda_3' (on line 10)
Warning: unmatched constraint 'pmoda_4' (on line 11)
Info: constrained 'clki' to bel 'X12/Y0/io1'
Warning: unmatched constraint 'user_1' (on line 13)
Warning: unmatched constraint 'user_2' (on line 14)
Warning: unmatched constraint 'user_3' (on line 15)
Warning: unmatched constraint 'user_4' (on line 16)
Warning: unmatched constraint 'touch_1' (on line 17)
Warning: unmatched constraint 'touch_2' (on line 18)
Warning: unmatched constraint 'touch_3' (on line 19)
Warning: unmatched constraint 'touch_4' (on line 20)
Warning: unmatched constraint 'spi_mosi' (on line 21)
Warning: unmatched constraint 'spi_miso' (on line 22)
Warning: unmatched constraint 'spi_clk' (on line 23)
Warning: unmatched constraint 'spi_io2' (on line 24)
Warning: unmatched constraint 'spi_io3' (on line 25)
Warning: unmatched constraint 'spi_cs' (on line 26)
Info: constrained 'usb_dn' to bel 'X19/Y31/io0'
Info: constrained 'usb_dp' to bel 'X19/Y31/io1'
Info: constrained 'usb_dp_pu' to bel 'X12/Y31/io0'
Info: constraining clock net 'clki' to 48.00 MHz
Info: constraining clock net 'clk' to 48.00 MHz
Warning: net 'clk_3mhz' does not exist in design, ignoring clock constraint
Info: constraining clock net 'clk_12mhz' to 12.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: rgb1 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: rgb0 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: usb_dp feeds SB_IO u_usb_dp, removing $nextpnr_iobuf usb_dp.
Info: usb_dn feeds SB_IO u_usb_dn, removing $nextpnr_iobuf usb_dn.
Info: usb_dp_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_dp_pu.
Info: rgb2 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: Packing LUT-FFs..
Info:     1016 LCs used as LUT4 only
Info:      456 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       90 LCs used as DFF only
Info: Packing carries..
Info:       16 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained SB_RGBA_DRV 'RGBA_DRIVER' to X0/Y30/rgba_drv_0
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_O [reset] (fanout 332)
Info: promoting clk_12mhz (fanout 162)
Info: promoting u_app.rstn_SB_LUT4_I3_O [reset] (fanout 138)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_1_O [reset] (fanout 54)
Info: promoting u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O [cen] (fanout 76)
Info: promoting u_usb_cdc.u_bulk_endp.out_full_q_SB_LUT4_I2_O_SB_LUT4_I2_O [cen] (fanout 72)
Info: promoting u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I3_O [cen] (fanout 32)
Info: Constraining chains...
Info:       22 LCs used to legalise carry chains.
Info: Checksum: 0x3dc1eac6

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xb3195ede

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1602/ 5280    30%
Info: 	        ICESTORM_RAM:     4/   30    13%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     1/    1   100%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 5 cells based on constraints.
Info: Creating initial analytic placement for 1505 cells, random placement wirelen = 41581.
Info:     at initial placer iter 0, wirelen = 122
Info:     at initial placer iter 1, wirelen = 170
Info:     at initial placer iter 2, wirelen = 192
Info:     at initial placer iter 3, wirelen = 178
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 224, spread = 8621, legal = 9298; time = 0.04s
Info:     at iteration #2, type ALL: wirelen solved = 421, spread = 6612, legal = 7768; time = 0.05s
Info:     at iteration #3, type ALL: wirelen solved = 818, spread = 6039, legal = 6966; time = 0.04s
Info:     at iteration #4, type ALL: wirelen solved = 1008, spread = 5519, legal = 6688; time = 0.05s
Info:     at iteration #5, type ALL: wirelen solved = 1235, spread = 5324, legal = 6137; time = 0.04s
Info:     at iteration #6, type ALL: wirelen solved = 1466, spread = 5425, legal = 6108; time = 0.05s
Info:     at iteration #7, type ALL: wirelen solved = 1655, spread = 5321, legal = 5766; time = 0.04s
Info:     at iteration #8, type ALL: wirelen solved = 1694, spread = 5151, legal = 6216; time = 0.05s
Info:     at iteration #9, type ALL: wirelen solved = 1899, spread = 5184, legal = 5823; time = 0.04s
Info:     at iteration #10, type ALL: wirelen solved = 2094, spread = 4988, legal = 5568; time = 0.05s
Info:     at iteration #11, type ALL: wirelen solved = 2068, spread = 5854, legal = 6122; time = 0.03s
Info:     at iteration #12, type ALL: wirelen solved = 2436, spread = 5905, legal = 6348; time = 0.03s
Info:     at iteration #13, type ALL: wirelen solved = 2675, spread = 5349, legal = 5841; time = 0.03s
Info:     at iteration #14, type ALL: wirelen solved = 2543, spread = 5055, legal = 5895; time = 0.03s
Info:     at iteration #15, type ALL: wirelen solved = 2621, spread = 5257, legal = 5941; time = 0.03s
Info: HeAP Placer Time: 0.91s
Info:   of which solving equations: 0.48s
Info:   of which spreading cells: 0.07s
Info:   of which strict legalisation: 0.16s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 670, wirelen = 5568
Info:   at iteration #5: temp = 0.000000, timing cost = 596, wirelen = 4676
Info:   at iteration #10: temp = 0.000000, timing cost = 641, wirelen = 4340
Info:   at iteration #15: temp = 0.000000, timing cost = 615, wirelen = 4226
Info:   at iteration #20: temp = 0.000000, timing cost = 606, wirelen = 4036
Info:   at iteration #25: temp = 0.000000, timing cost = 601, wirelen = 3981
Info:   at iteration #30: temp = 0.000000, timing cost = 588, wirelen = 3955
Info:   at iteration #35: temp = 0.000000, timing cost = 589, wirelen = 3939
Info:   at iteration #36: temp = 0.000000, timing cost = 589, wirelen = 3937 
Info: SA placement time 2.26s

Info: Max frequency for clock 'clk_12mhz_$glb_clk': 37.76 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                'clk': 26.43 MHz (FAIL at 48.00 MHz)

Info: Max delay <async>                    -> posedge clk               : 4.67 ns
Info: Max delay posedge clk                -> <async>                   : 9.33 ns
Info: Max delay posedge clk                -> posedge clk_12mhz_$glb_clk: 20.14 ns
Info: Max delay posedge clk_12mhz_$glb_clk -> posedge clk               : 15.97 ns

Info: Slack histogram:
Info:  legend: * represents 13 endpoint(s)
Info:          + represents [1,13) endpoint(s)
Info: [-17001, -12146) |********+
Info: [-12146,  -7291) |*********+
Info: [ -7291,  -2436) |******+
Info: [ -2436,   2419) |********+
Info: [  2419,   7274) |***********************************+
Info: [  7274,  12129) |**********************+
Info: [ 12129,  16984) |************************************************************ 
Info: [ 16984,  21839) | 
Info: [ 21839,  26694) | 
Info: [ 26694,  31549) | 
Info: [ 31549,  36404) | 
Info: [ 36404,  41259) | 
Info: [ 41259,  46114) | 
Info: [ 46114,  50969) | 
Info: [ 50969,  55824) | 
Info: [ 55824,  60679) |***+
Info: [ 60679,  65534) |**********+
Info: [ 65534,  70389) |*************************+
Info: [ 70389,  75244) |**********+
Info: [ 75244,  80099) |****************************+
Info: Checksum: 0xd66d8a3a

Info: Routing..
Info: Setting up routing queue.
Info: Routing 5804 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       52        861 |   52   861 |      4860|       0.14       0.14|
Info:       2000 |      222       1691 |  170   830 |      4066|       0.11       0.25|
Info:       3000 |      454       2459 |  232   768 |      3343|       0.11       0.36|
Info:       4000 |      618       3295 |  164   836 |      2550|       0.11       0.47|
Info:       5000 |      722       4191 |  104   896 |      1682|       0.10       0.57|
Info:       6000 |      933       4980 |  211   789 |       953|       0.10       0.67|
Info:       7000 |     1203       5710 |  270   730 |       318|       0.14       0.81|
Info:       7398 |     1262       6050 |   59   340 |         0|       0.15       0.96|
Info: Routing complete.
Info: Router1 time 0.96s
Info: Checksum: 0x064efcc6

Info: Critical path report for clock 'clk_12mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source u_app.cmd_q_SB_DFFER_Q_3_DFFLC.O
Info:  1.8  3.2    Net u_app.cmd_q[4] budget 9.060000 ns (2,19) -> (2,19)
Info:                Sink u_app.state_q_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:91.8-98.37
Info:                  ../hdl/demo/app.v:116.21-116.26
Info:  1.3  4.4  Source u_app.state_q_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net u_app.state_q_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2] budget 9.060000 ns (2,19) -> (2,18)
Info:                Sink u_app.state_q_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  7.1  Source u_app.state_q_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net u_app.state_q_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0] budget 9.060000 ns (2,18) -> (3,17)
Info:                Sink u_app.state_q_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 10.1  Source u_app.state_q_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 11.8    Net u_app.state_q_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0] budget 9.059000 ns (3,17) -> (3,16)
Info:                Sink u_app.state_q_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 13.1  Source u_app.state_q_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_LC.O
Info:  1.8 14.8    Net u_app.state_q_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[1] budget 9.059000 ns (3,16) -> (4,15)
Info:                Sink u_app.data_valid_d_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 16.0  Source u_app.data_valid_d_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 17.8    Net u_app.data_valid_d_SB_LUT4_O_I1[1] budget 9.059000 ns (4,15) -> (3,14)
Info:                Sink u_app.data_valid_d_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 19.0  Source u_app.data_valid_d_SB_LUT4_O_LC.O
Info:  1.8 20.8    Net out_ready budget 9.059000 ns (3,14) -> (2,15)
Info:                Sink u_app.state_q_SB_DFFR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_LC.I1
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-121.31
Info:                  ../../../usb_cdc/bulk_endp.v:30.18-30.33
Info:                  ../../../usb_cdc/usb_cdc.v:158.4-176.47
Info:  1.2 22.0  Source u_app.state_q_SB_DFFR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_LC.O
Info:  1.8 23.8    Net u_app.state_q_SB_DFFR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[2] budget 9.059000 ns (2,15) -> (2,14)
Info:                Sink u_app.wait_cnt_d_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 24.9  Setup u_app.wait_cnt_d_SB_LUT4_O_LC.I2
Info: 10.9 ns logic, 14.1 ns routing

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_ctrl_endp.byte_cnt_d_SB_LUT4_O_5_LC.O
Info:  1.8  3.2    Net u_usb_cdc.u_ctrl_endp.byte_cnt_q[1] budget 0.695000 ns (11,11) -> (10,10)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3  4.4  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  1.8  6.2    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2] budget 0.695000 ns (10,10) -> (10,10)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.4  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_LC.O
Info:  3.6 11.0    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1] budget 0.695000 ns (10,10) -> (11,13)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 12.3  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_1_LC.O
Info:  2.4 14.7    Net u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_I1_I2[1] budget 0.695000 ns (11,13) -> (11,16)
Info:                Sink u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 15.9  Source u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_I3_LC.O
Info:  2.3 18.2    Net u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_I3_O[1] budget 0.694000 ns (11,16) -> (12,16)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 19.5  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_O_1_LC.O
Info:  3.0 22.4    Net u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O[0] budget 0.694000 ns (12,16) -> (14,13)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 23.7  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I0_LC.O
Info:  3.0 26.6    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I1_O[1] budget 0.694000 ns (14,13) -> (12,11)
Info:                Sink u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 27.9  Source u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  1.8 29.6    Net u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_1_D_SB_LUT4_O_I2[2] budget 0.694000 ns (12,11) -> (12,11)
Info:                Sink u_usb_cdc.u_sie.data_d_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 30.5  Source u_usb_cdc.u_sie.data_d_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_LC.O
Info:  2.3 32.8    Net u_usb_cdc.u_sie.data_d_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[0] budget 0.694000 ns (12,11) -> (13,11)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 34.1  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_LC.O
Info:  1.8 35.9    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] budget 0.694000 ns (13,11) -> (13,11)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 37.1  Setup u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_LC.I0
Info: 13.5 ns logic, 23.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk':
Info: curr total
Info:  0.0  0.0  Source u_usb_dn.D_IN_0
Info:  3.6  3.6    Net rx_dn budget 19.599001 ns (19,31) -> (17,26)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-121.31
Info:                  ../../../usb_cdc/sie.v:533.4-543.32
Info:                  ../../../usb_cdc/phy_rx.v:44.18-44.25
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info:  1.2  4.8  Setup u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info: 1.2 ns logic, 3.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_LC.O
Info:  3.0  4.3    Net u_usb_cdc.u_sie.u_phy_tx.data_q[0] budget 40.355999 ns (16,20) -> (16,23)
Info:                Sink tx_dp_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  5.6  Source tx_dp_SB_LUT4_O_LC.O
Info:  3.6  9.2    Net tx_dp budget 40.355999 ns (16,23) -> (19,31)
Info:                Sink u_usb_dp.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-121.31
Info:                  ../../../usb_cdc/sie.v:546.4-553.34
Info:                  ../../../usb_cdc/phy_tx.v:18.17-18.24
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info: 2.6 ns logic, 6.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_12mhz_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net in_ready budget 15.311000 ns (5,15) -> (4,16)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-121.31
Info:                  ../../../usb_cdc/bulk_endp.v:349.20-349.30
Info:                  ../../../usb_cdc/usb_cdc.v:158.4-176.47
Info:  0.9  4.0  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.O
Info:  1.8  5.8    Net u_app.state_q_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0] budget 10.648000 ns (4,16) -> (4,17)
Info:                Sink u_app.mem_valid_q_SB_LUT4_I1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.0  Source u_app.mem_valid_q_SB_LUT4_I1_LC.O
Info:  2.3  9.3    Net u_app.mem_valid_q_SB_LUT4_I1_O[2] budget 10.648000 ns (4,17) -> (3,17)
Info:                Sink u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 10.5  Source u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I2_LC.O
Info:  1.8 12.3    Net u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I2_O[1] budget 10.647000 ns (3,17) -> (2,18)
Info:                Sink u_app.state_q_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I0_2_O_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 13.5  Source u_app.state_q_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I0_2_O_SB_LUT4_I3_LC.O
Info:  3.4 16.9    Net u_app.state_q_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I0_2_O_SB_LUT4_I3_O budget 10.647000 ns (2,18) -> (1,18)
Info:                Sink u_app.byte_cnt_d_SB_LUT4_O_18_LC.CEN
Info:  0.1 17.0  Setup u_app.byte_cnt_d_SB_LUT4_O_18_LC.CEN
Info: 6.0 ns logic, 11.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_12mhz_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_DFFR_Q_DFFLC.O
Info:  1.8  3.2    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q budget 5.627000 ns (4,14) -> (5,14)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  4.0  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_LC.O
Info:  4.9  8.9    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O budget 0.823000 ns (5,14) -> (12,0)
Info:                Sink $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6 10.5  Source $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.7 11.2    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O_$glb_ce budget 0.823000 ns (12,0) -> (9,13)
Info:                Sink u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1 11.3  Setup u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 4.0 ns logic, 7.3 ns routing

Info: Max frequency for clock 'clk_12mhz_$glb_clk': 40.09 MHz (PASS at 12.00 MHz)
Warning: Max frequency for clock                'clk': 26.96 MHz (FAIL at 48.00 MHz)

Info: Max delay <async>                    -> posedge clk               : 4.83 ns
Info: Max delay posedge clk                -> <async>                   : 9.17 ns
Info: Max delay posedge clk                -> posedge clk_12mhz_$glb_clk: 17.00 ns
Info: Max delay posedge clk_12mhz_$glb_clk -> posedge clk               : 11.30 ns

Info: Slack histogram:
Info:  legend: * represents 13 endpoint(s)
Info:          + represents [1,13) endpoint(s)
Info: [-16264, -11446) |*********+
Info: [-11446,  -6628) |***+
Info: [ -6628,  -1810) |**********+
Info: [ -1810,   3008) |****+
Info: [  3008,   7826) |****+
Info: [  7826,  12644) |************************************************************ 
Info: [ 12644,  17462) |***************************************************+
Info: [ 17462,  22280) | 
Info: [ 22280,  27098) | 
Info: [ 27098,  31916) | 
Info: [ 31916,  36734) | 
Info: [ 36734,  41552) | 
Info: [ 41552,  46370) | 
Info: [ 46370,  51188) | 
Info: [ 51188,  56006) | 
Info: [ 56006,  60824) |****+
Info: [ 60824,  65642) |*******+
Info: [ 65642,  70460) |***************+
Info: [ 70460,  75278) |********************+
Info: [ 75278,  80096) |**************************+
24 warnings, 0 errors

Info: Program finished normally.
