// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/03/2021 20:25:35"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module microprocessor (
	o_reg,
	clk,
	reset,
	i_pins,
	zero_flag,
	pm_data,
	reg_enables,
	from_CU,
	x0,
	x1,
	y0,
	y1,
	m,
	r,
	i,
	ir,
	from_ID,
	NOPC8,
	NOPCF,
	NOPD8,
	NOPDF,
	pc,
	from_PS,
	rom_address,
	wroffset,
	rdoffset,
	wren,
	cache_out,
	pc_count,
	run,
	show_hold_on,
	show_start_hold,
	show_end_hold,
	show_hold,
	show_hold_count,
	show_sync_reset_1,
	show_reset_1shot,
	sync_reset);
output 	[3:0] o_reg;
input 	clk;
input 	reset;
input 	[3:0] i_pins;
output 	zero_flag;
output 	[7:0] pm_data;
output 	[8:0] reg_enables;
output 	[7:0] from_CU;
output 	[3:0] x0;
output 	[3:0] x1;
output 	[3:0] y0;
output 	[3:0] y1;
output 	[3:0] m;
output 	[3:0] r;
output 	[3:0] i;
output 	[7:0] ir;
output 	[7:0] from_ID;
output 	NOPC8;
output 	NOPCF;
output 	NOPD8;
output 	NOPDF;
output 	[7:0] pc;
output 	[7:0] from_PS;
output 	[7:0] rom_address;
output 	[4:0] wroffset;
output 	[4:0] rdoffset;
output 	wren;
output 	[7:0] cache_out;
output 	[1:0] pc_count;
output 	run;
output 	show_hold_on;
output 	show_start_hold;
output 	show_end_hold;
output 	show_hold;
output 	[6:0] show_hold_count;
output 	show_sync_reset_1;
output 	show_reset_1shot;
output 	sync_reset;

// Design Ports Information
// o_reg[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[3]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero_flag	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[0]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[1]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[3]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[5]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[6]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[7]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[0]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[1]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[3]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[4]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[5]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[6]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[7]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[8]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[0]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[1]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[2]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[4]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[6]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[7]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[0]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[1]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[2]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[3]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[0]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[1]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[2]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[3]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[0]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[1]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[3]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[1]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[0]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[1]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[2]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[0]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[1]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[0]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[1]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[2]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[3]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[4]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[5]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[6]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[7]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[0]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[1]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[2]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[3]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[4]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[5]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[7]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPC8	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPCF	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPD8	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPDF	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[0]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[1]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[4]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[5]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[7]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[0]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[1]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[2]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[3]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[5]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[6]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[7]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[0]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[1]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[2]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[4]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[0]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[1]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[2]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[3]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[4]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[0]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[1]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[2]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[3]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[4]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[5]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[6]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_out[7]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_count[0]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_count[1]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// run	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_hold_on	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_start_hold	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_end_hold	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_hold	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_hold_count[0]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_hold_count[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_hold_count[2]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_hold_count[3]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_hold_count[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_hold_count[5]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_hold_count[6]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_sync_reset_1	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// show_reset_1shot	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_reset	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[0]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[1]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \o_reg[0]~output_o ;
wire \o_reg[1]~output_o ;
wire \o_reg[2]~output_o ;
wire \o_reg[3]~output_o ;
wire \zero_flag~output_o ;
wire \pm_data[0]~output_o ;
wire \pm_data[1]~output_o ;
wire \pm_data[2]~output_o ;
wire \pm_data[3]~output_o ;
wire \pm_data[4]~output_o ;
wire \pm_data[5]~output_o ;
wire \pm_data[6]~output_o ;
wire \pm_data[7]~output_o ;
wire \reg_enables[0]~output_o ;
wire \reg_enables[1]~output_o ;
wire \reg_enables[2]~output_o ;
wire \reg_enables[3]~output_o ;
wire \reg_enables[4]~output_o ;
wire \reg_enables[5]~output_o ;
wire \reg_enables[6]~output_o ;
wire \reg_enables[7]~output_o ;
wire \reg_enables[8]~output_o ;
wire \from_CU[0]~output_o ;
wire \from_CU[1]~output_o ;
wire \from_CU[2]~output_o ;
wire \from_CU[3]~output_o ;
wire \from_CU[4]~output_o ;
wire \from_CU[5]~output_o ;
wire \from_CU[6]~output_o ;
wire \from_CU[7]~output_o ;
wire \x0[0]~output_o ;
wire \x0[1]~output_o ;
wire \x0[2]~output_o ;
wire \x0[3]~output_o ;
wire \x1[0]~output_o ;
wire \x1[1]~output_o ;
wire \x1[2]~output_o ;
wire \x1[3]~output_o ;
wire \y0[0]~output_o ;
wire \y0[1]~output_o ;
wire \y0[2]~output_o ;
wire \y0[3]~output_o ;
wire \y1[0]~output_o ;
wire \y1[1]~output_o ;
wire \y1[2]~output_o ;
wire \y1[3]~output_o ;
wire \m[0]~output_o ;
wire \m[1]~output_o ;
wire \m[2]~output_o ;
wire \m[3]~output_o ;
wire \r[0]~output_o ;
wire \r[1]~output_o ;
wire \r[2]~output_o ;
wire \r[3]~output_o ;
wire \i[0]~output_o ;
wire \i[1]~output_o ;
wire \i[2]~output_o ;
wire \i[3]~output_o ;
wire \ir[0]~output_o ;
wire \ir[1]~output_o ;
wire \ir[2]~output_o ;
wire \ir[3]~output_o ;
wire \ir[4]~output_o ;
wire \ir[5]~output_o ;
wire \ir[6]~output_o ;
wire \ir[7]~output_o ;
wire \from_ID[0]~output_o ;
wire \from_ID[1]~output_o ;
wire \from_ID[2]~output_o ;
wire \from_ID[3]~output_o ;
wire \from_ID[4]~output_o ;
wire \from_ID[5]~output_o ;
wire \from_ID[6]~output_o ;
wire \from_ID[7]~output_o ;
wire \NOPC8~output_o ;
wire \NOPCF~output_o ;
wire \NOPD8~output_o ;
wire \NOPDF~output_o ;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \from_PS[0]~output_o ;
wire \from_PS[1]~output_o ;
wire \from_PS[2]~output_o ;
wire \from_PS[3]~output_o ;
wire \from_PS[4]~output_o ;
wire \from_PS[5]~output_o ;
wire \from_PS[6]~output_o ;
wire \from_PS[7]~output_o ;
wire \rom_address[0]~output_o ;
wire \rom_address[1]~output_o ;
wire \rom_address[2]~output_o ;
wire \rom_address[3]~output_o ;
wire \rom_address[4]~output_o ;
wire \rom_address[5]~output_o ;
wire \rom_address[6]~output_o ;
wire \rom_address[7]~output_o ;
wire \wroffset[0]~output_o ;
wire \wroffset[1]~output_o ;
wire \wroffset[2]~output_o ;
wire \wroffset[3]~output_o ;
wire \wroffset[4]~output_o ;
wire \rdoffset[0]~output_o ;
wire \rdoffset[1]~output_o ;
wire \rdoffset[2]~output_o ;
wire \rdoffset[3]~output_o ;
wire \rdoffset[4]~output_o ;
wire \wren~output_o ;
wire \cache_out[0]~output_o ;
wire \cache_out[1]~output_o ;
wire \cache_out[2]~output_o ;
wire \cache_out[3]~output_o ;
wire \cache_out[4]~output_o ;
wire \cache_out[5]~output_o ;
wire \cache_out[6]~output_o ;
wire \cache_out[7]~output_o ;
wire \pc_count[0]~output_o ;
wire \pc_count[1]~output_o ;
wire \run~output_o ;
wire \show_hold_on~output_o ;
wire \show_start_hold~output_o ;
wire \show_end_hold~output_o ;
wire \show_hold~output_o ;
wire \show_hold_count[0]~output_o ;
wire \show_hold_count[1]~output_o ;
wire \show_hold_count[2]~output_o ;
wire \show_hold_count[3]~output_o ;
wire \show_hold_count[4]~output_o ;
wire \show_hold_count[5]~output_o ;
wire \show_hold_count[6]~output_o ;
wire \show_sync_reset_1~output_o ;
wire \show_reset_1shot~output_o ;
wire \sync_reset~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \sync_reset~reg0_q ;
wire \prog_sequencer|hold~feeder_combout ;
wire \prog_sequencer|hold~q ;
wire \prog_sequencer|hold_count[0]~7_combout ;
wire \prog_sequencer|hold_count[0]~feeder_combout ;
wire \prog_sequencer|sync_reset_1~feeder_combout ;
wire \prog_sequencer|sync_reset_1~q ;
wire \prog_sequencer|always3~0_combout ;
wire \prog_sequencer|reset_1shot~q ;
wire \prog_sequencer|hold_count[0]~8 ;
wire \prog_sequencer|hold_count[1]~9_combout ;
wire \prog_sequencer|hold_count[1]~10 ;
wire \prog_sequencer|hold_count[2]~11_combout ;
wire \prog_sequencer|hold_count[2]~12 ;
wire \prog_sequencer|hold_count[3]~13_combout ;
wire \prog_sequencer|hold_count[3]~14 ;
wire \prog_sequencer|hold_count[4]~15_combout ;
wire \prog_sequencer|always8~0_combout ;
wire \prog_sequencer|hold_count[4]~16 ;
wire \prog_sequencer|hold_count[5]~17_combout ;
wire \prog_sequencer|hold_count[5]~18 ;
wire \prog_sequencer|hold_count[6]~19_combout ;
wire \prog_sequencer|always8~1_combout ;
wire \prog_sequencer|always8~2_combout ;
wire \prog_sequencer|end_hold~q ;
wire \prog_sequencer|Add0~0_combout ;
wire \prog_sequencer|Add0~1_combout ;
wire \prog_sequencer|Equal0~0_combout ;
wire \prog_sequencer|run~q ;
wire \prog_sequencer|always4~0_combout ;
wire \prog_sequencer|cache_wren~feeder_combout ;
wire \prog_sequencer|cache_wren~q ;
wire \prog_sequencer|rom_address[0]~0_combout ;
wire \prog_sequencer|rom_address[1]~1_combout ;
wire \prog_sequencer|rom_address[2]~2_combout ;
wire \prog_sequencer|rom_address[3]~3_combout ;
wire \prog_sequencer|rom_address[4]~4_combout ;
wire \prog_sequencer|rom_address[5]~5_combout ;
wire \prog_sequencer|Add2~0_combout ;
wire \prog_sequencer|Add2~2_combout ;
wire \prog_sequencer|hold~clkctrl_outclk ;
wire \~GND~combout ;
wire \prog_sequencer|cache_wroffset[4]~feeder_combout ;
wire \prog_sequencer|cache_wroffset[3]~feeder_combout ;
wire \c|ShiftLeft0~27_combout ;
wire \prog_sequencer|cache_wroffset[1]~feeder_combout ;
wire \prog_sequencer|cache_wroffset[2]~feeder_combout ;
wire \c|ShiftLeft0~41_combout ;
wire \prog_sequencer|Add2~1 ;
wire \prog_sequencer|Add2~3_combout ;
wire \prog_sequencer|Add2~5_combout ;
wire \prog_sequencer|Add2~4 ;
wire \prog_sequencer|Add2~6_combout ;
wire \prog_sequencer|Add2~8_combout ;
wire \c|ShiftLeft0~31_combout ;
wire \c|ShiftLeft0~34_combout ;
wire \c|ShiftLeft0~32_combout ;
wire \c|ShiftLeft0~33_combout ;
wire \c|ShiftLeft0~35_combout ;
wire \c|Mux4~10_combout ;
wire \c|Mux4~11_combout ;
wire \c|ShiftLeft0~39_combout ;
wire \c|ShiftLeft0~40_combout ;
wire \c|ShiftLeft0~42_combout ;
wire \c|Mux4~17_combout ;
wire \c|Mux4~18_combout ;
wire \prog_sequencer|Add2~7 ;
wire \prog_sequencer|Add2~9_combout ;
wire \prog_sequencer|Add2~11_combout ;
wire \c|ShiftLeft0~38_combout ;
wire \c|ShiftLeft0~37_combout ;
wire \c|ShiftLeft0~36_combout ;
wire \c|ShiftLeft0~44_combout ;
wire \c|Mux4~14_combout ;
wire \c|Mux4~15_combout ;
wire \c|ShiftLeft0~30_combout ;
wire \c|ShiftLeft0~29_combout ;
wire \c|ShiftLeft0~28_combout ;
wire \c|ShiftLeft0~43_combout ;
wire \c|Mux4~12_combout ;
wire \c|Mux4~13_combout ;
wire \c|Mux4~16_combout ;
wire \c|Mux4~19_combout ;
wire \c|ShiftLeft0~8_combout ;
wire \c|ShiftLeft0~16_combout ;
wire \c|ShiftLeft0~15_combout ;
wire \c|ShiftLeft0~10_combout ;
wire \c|ShiftLeft0~14_combout ;
wire \c|ShiftLeft0~17_combout ;
wire \c|Mux4~0_combout ;
wire \c|Mux4~1_combout ;
wire \c|ShiftLeft0~22_combout ;
wire \c|ShiftLeft0~25_combout ;
wire \c|ShiftLeft0~24_combout ;
wire \c|ShiftLeft0~23_combout ;
wire \c|ShiftLeft0~26_combout ;
wire \c|Mux4~7_combout ;
wire \c|Mux4~8_combout ;
wire \c|ShiftLeft0~12_combout ;
wire \c|ShiftLeft0~9_combout ;
wire \c|ShiftLeft0~11_combout ;
wire \c|ShiftLeft0~13_combout ;
wire \c|Mux4~2_combout ;
wire \c|Mux4~3_combout ;
wire \c|ShiftLeft0~20_combout ;
wire \c|ShiftLeft0~18_combout ;
wire \c|ShiftLeft0~19_combout ;
wire \c|ShiftLeft0~21_combout ;
wire \c|Mux4~4_combout ;
wire \c|Mux4~5_combout ;
wire \c|Mux4~6_combout ;
wire \c|Mux4~9_combout ;
wire \inst_decoder|ir~1_combout ;
wire \prog_sequencer|Add2~10 ;
wire \prog_sequencer|Add2~13 ;
wire \prog_sequencer|Add2~16 ;
wire \prog_sequencer|Add2~19 ;
wire \prog_sequencer|Add2~21_combout ;
wire \prog_sequencer|Add2~23_combout ;
wire \prog_sequencer|rom_address[7]~7_combout ;
wire \c|Mux5~17_combout ;
wire \c|Mux5~18_combout ;
wire \c|Mux5~10_combout ;
wire \c|Mux5~11_combout ;
wire \c|Mux5~14_combout ;
wire \c|Mux5~15_combout ;
wire \c|Mux5~12_combout ;
wire \c|Mux5~13_combout ;
wire \c|Mux5~16_combout ;
wire \c|Mux5~19_combout ;
wire \c|Mux5~7_combout ;
wire \c|Mux5~8_combout ;
wire \c|Mux5~0_combout ;
wire \c|Mux5~1_combout ;
wire \c|Mux5~2_combout ;
wire \c|Mux5~3_combout ;
wire \c|Mux5~4_combout ;
wire \c|Mux5~5_combout ;
wire \c|Mux5~6_combout ;
wire \c|Mux5~9_combout ;
wire \inst_decoder|ir~5_combout ;
wire \prog_sequencer|Add2~18_combout ;
wire \prog_sequencer|Add2~20_combout ;
wire \prog_sequencer|rom_address[6]~6_combout ;
wire \c|Mux1~17_combout ;
wire \c|Mux1~18_combout ;
wire \c|Mux1~10_combout ;
wire \c|Mux1~11_combout ;
wire \c|Mux1~12_combout ;
wire \c|Mux1~13_combout ;
wire \c|Mux1~14_combout ;
wire \c|Mux1~15_combout ;
wire \c|Mux1~16_combout ;
wire \c|Mux1~19_combout ;
wire \c|Mux1~0_combout ;
wire \c|Mux1~1_combout ;
wire \c|Mux1~7_combout ;
wire \c|Mux1~8_combout ;
wire \c|Mux1~2_combout ;
wire \c|Mux1~3_combout ;
wire \c|Mux1~4_combout ;
wire \c|Mux1~5_combout ;
wire \c|Mux1~6_combout ;
wire \c|Mux1~9_combout ;
wire \inst_decoder|ir~2_combout ;
wire \c|Mux0~10_combout ;
wire \c|Mux0~11_combout ;
wire \c|Mux0~17_combout ;
wire \c|Mux0~18_combout ;
wire \c|Mux0~12_combout ;
wire \c|Mux0~13_combout ;
wire \c|Mux0~14_combout ;
wire \c|Mux0~15_combout ;
wire \c|Mux0~16_combout ;
wire \c|Mux0~19_combout ;
wire \c|Mux0~7_combout ;
wire \c|Mux0~8_combout ;
wire \c|Mux0~0_combout ;
wire \c|Mux0~1_combout ;
wire \c|Mux0~2_combout ;
wire \c|Mux0~3_combout ;
wire \c|Mux0~4_combout ;
wire \c|Mux0~5_combout ;
wire \c|Mux0~6_combout ;
wire \c|Mux0~9_combout ;
wire \inst_decoder|ir~0_combout ;
wire \inst_decoder|Equal9~0_combout ;
wire \c|Mux3~10_combout ;
wire \c|Mux3~11_combout ;
wire \c|Mux3~17_combout ;
wire \c|Mux3~18_combout ;
wire \c|Mux3~14_combout ;
wire \c|Mux3~15_combout ;
wire \c|Mux3~12_combout ;
wire \c|Mux3~13_combout ;
wire \c|Mux3~16_combout ;
wire \c|Mux3~19_combout ;
wire \c|Mux3~7_combout ;
wire \c|Mux3~8_combout ;
wire \c|Mux3~0_combout ;
wire \c|Mux3~1_combout ;
wire \c|Mux3~2_combout ;
wire \c|Mux3~3_combout ;
wire \c|Mux3~4_combout ;
wire \c|Mux3~5_combout ;
wire \c|Mux3~6_combout ;
wire \c|Mux3~9_combout ;
wire \inst_decoder|ir~4_combout ;
wire \inst_decoder|reg_en[1]~2_combout ;
wire \inst_decoder|reg_en[1]~3_combout ;
wire \c|Mux7~7_combout ;
wire \c|Mux7~8_combout ;
wire \c|Mux7~0_combout ;
wire \c|Mux7~1_combout ;
wire \c|Mux7~4_combout ;
wire \c|Mux7~5_combout ;
wire \c|Mux7~2_combout ;
wire \c|Mux7~3_combout ;
wire \c|Mux7~6_combout ;
wire \c|Mux7~9_combout ;
wire \c|Mux7~10_combout ;
wire \c|Mux7~11_combout ;
wire \c|Mux7~17_combout ;
wire \c|Mux7~18_combout ;
wire \c|Mux7~14_combout ;
wire \c|Mux7~15_combout ;
wire \c|Mux7~12_combout ;
wire \c|Mux7~13_combout ;
wire \c|Mux7~16_combout ;
wire \c|Mux7~19_combout ;
wire \inst_decoder|ir~7_combout ;
wire \comp_unit|data_bus[2]~3_combout ;
wire \comp_unit|y1[1]~feeder_combout ;
wire \inst_decoder|reg_en[3]~6_combout ;
wire \inst_decoder|reg_en[3]~7_combout ;
wire \comp_unit|data_bus[1]~13_combout ;
wire \inst_decoder|reg_en[5]~9_combout ;
wire \inst_decoder|reg_en[5]~10_combout ;
wire \comp_unit|i[0]~4_combout ;
wire \comp_unit|i[0]~feeder_combout ;
wire \inst_decoder|Equal25~0_combout ;
wire \inst_decoder|reg_en[6]~11_combout ;
wire \inst_decoder|Equal19~0_combout ;
wire \inst_decoder|reg_en[6]~12_combout ;
wire \comp_unit|always6~0_combout ;
wire \comp_unit|always6~1_combout ;
wire \comp_unit|i[0]~5 ;
wire \comp_unit|i[1]~6_combout ;
wire \inst_decoder|reg_en[7]~13_combout ;
wire \inst_decoder|reg_en[7]~14_combout ;
wire \comp_unit|data_bus[2]~2_combout ;
wire \comp_unit|x1[2]~feeder_combout ;
wire \comp_unit|data_bus[2]~22_combout ;
wire \inst_decoder|reg_en[2]~4_combout ;
wire \inst_decoder|reg_en[2]~5_combout ;
wire \comp_unit|data_bus[2]~20_combout ;
wire \comp_unit|y1[3]~feeder_combout ;
wire \comp_unit|data_bus[3]~27_combout ;
wire \comp_unit|data_bus[3]~28_combout ;
wire \comp_unit|data_bus[3]~29_combout ;
wire \comp_unit|data_bus[3]~30_combout ;
wire \i_pins[3]~input_o ;
wire \comp_unit|data_bus[2]~6_combout ;
wire \comp_unit|data_bus[2]~7_combout ;
wire \inst_decoder|reg_en[4]~8_combout ;
wire \comp_unit|always13~0_combout ;
wire \comp_unit|y[3]~3_combout ;
wire \comp_unit|x[3]~3_combout ;
wire \comp_unit|alu_out~31_combout ;
wire \comp_unit|alu_out[2]~14_combout ;
wire \comp_unit|alu_out[3]~36_combout ;
wire \comp_unit|alu_out[3]~37_combout ;
wire \comp_unit|alu_out[2]~15_combout ;
wire \comp_unit|x[0]~0_combout ;
wire \comp_unit|x[1]~2_combout ;
wire \comp_unit|x[2]~1_combout ;
wire \comp_unit|alu_out[3]~28_combout ;
wire \comp_unit|alu_out[2]~16_combout ;
wire \comp_unit|y[2]~1_combout ;
wire \comp_unit|y[0]~0_combout ;
wire \comp_unit|Add3~1 ;
wire \comp_unit|Add3~3 ;
wire \comp_unit|Add3~5 ;
wire \comp_unit|Add3~6_combout ;
wire \comp_unit|alu_out[3]~29_combout ;
wire \comp_unit|Add2~1 ;
wire \comp_unit|Add2~3 ;
wire \comp_unit|Add2~5 ;
wire \comp_unit|Add2~6_combout ;
wire \comp_unit|alu_out[3]~35_combout ;
wire \comp_unit|alu_out[3]~30_combout ;
wire \comp_unit|alu_out[3]~32_combout ;
wire \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~1 ;
wire \comp_unit|Mult0|auto_generated|op_1~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~1 ;
wire \comp_unit|Mult0|auto_generated|op_3~3 ;
wire \comp_unit|Mult0|auto_generated|op_3~5 ;
wire \comp_unit|Mult0|auto_generated|op_3~6_combout ;
wire \comp_unit|always11~0_combout ;
wire \comp_unit|always11~0clkctrl_outclk ;
wire \comp_unit|r[3]~3_combout ;
wire \comp_unit|r[3]~feeder_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~3 ;
wire \comp_unit|Mult0|auto_generated|op_1~5 ;
wire \comp_unit|Mult0|auto_generated|op_1~7 ;
wire \comp_unit|Mult0|auto_generated|op_1~9 ;
wire \comp_unit|Mult0|auto_generated|op_1~10_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~8_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~6_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~4_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~7 ;
wire \comp_unit|Mult0|auto_generated|op_3~9 ;
wire \comp_unit|Mult0|auto_generated|op_3~11 ;
wire \comp_unit|Mult0|auto_generated|op_3~13 ;
wire \comp_unit|Mult0|auto_generated|op_3~14_combout ;
wire \comp_unit|always13~1_combout ;
wire \inst_decoder|Equal17~0_combout ;
wire \comp_unit|data_bus[2]~8_combout ;
wire \comp_unit|data_bus[2]~9_combout ;
wire \comp_unit|data_bus[3]~31_combout ;
wire \comp_unit|data_bus[3]~32_combout ;
wire \comp_unit|data_bus[3]~33_combout ;
wire \comp_unit|i[1]~7 ;
wire \comp_unit|i[2]~9 ;
wire \comp_unit|i[3]~10_combout ;
wire \comp_unit|data_bus[2]~21_combout ;
wire \comp_unit|data_bus[2]~23_combout ;
wire \comp_unit|alu_out~20_combout ;
wire \comp_unit|Add2~4_combout ;
wire \comp_unit|Add1~0_combout ;
wire \comp_unit|Add3~4_combout ;
wire \comp_unit|alu_out[2]~17_combout ;
wire \comp_unit|alu_out[2]~18_combout ;
wire \comp_unit|alu_out[2]~19_combout ;
wire \comp_unit|alu_out[2]~21_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~4_combout ;
wire \comp_unit|r[2]~2_combout ;
wire \comp_unit|r[2]~feeder_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~12_combout ;
wire \comp_unit|data_bus[2]~24_combout ;
wire \i_pins[2]~input_o ;
wire \comp_unit|data_bus[2]~25_combout ;
wire \comp_unit|data_bus[2]~26_combout ;
wire \comp_unit|i[2]~8_combout ;
wire \comp_unit|data_bus[1]~14_combout ;
wire \comp_unit|data_bus[1]~15_combout ;
wire \comp_unit|data_bus[1]~16_combout ;
wire \i_pins[1]~input_o ;
wire \comp_unit|Mult0|auto_generated|op_3~2_combout ;
wire \comp_unit|alu_out[1]~34_combout ;
wire \comp_unit|r[1]~1_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~10_combout ;
wire \comp_unit|data_bus[1]~17_combout ;
wire \comp_unit|data_bus[1]~18_combout ;
wire \comp_unit|data_bus[1]~19_combout ;
wire \comp_unit|Add2~2_combout ;
wire \comp_unit|Add3~2_combout ;
wire \comp_unit|alu_out~22_combout ;
wire \comp_unit|alu_out[1]~23_combout ;
wire \comp_unit|alu_out[1]~24_combout ;
wire \comp_unit|alu_out[1]~25_combout ;
wire \comp_unit|alu_out~26_combout ;
wire \comp_unit|alu_out[1]~27_combout ;
wire \comp_unit|alu_out~8_combout ;
wire \comp_unit|alu_out~10_combout ;
wire \comp_unit|Add2~0_combout ;
wire \comp_unit|alu_out~11_combout ;
wire \comp_unit|alu_out~12_combout ;
wire \comp_unit|alu_out~33_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~0_combout ;
wire \comp_unit|r[0]~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~8_combout ;
wire \comp_unit|Add3~0_combout ;
wire \comp_unit|alu_out~9_combout ;
wire \comp_unit|alu_out~13_combout ;
wire \comp_unit|r_eq_0~0_combout ;
wire \comp_unit|r_eq_0~1_combout ;
wire \comp_unit|r_eq_0~q ;
wire \prog_sequencer|always10~0_combout ;
wire \prog_sequencer|Add2~12_combout ;
wire \prog_sequencer|Add2~14_combout ;
wire \c|Mux6~7_combout ;
wire \c|Mux6~8_combout ;
wire \c|Mux6~0_combout ;
wire \c|Mux6~1_combout ;
wire \c|Mux6~2_combout ;
wire \c|Mux6~3_combout ;
wire \c|Mux6~4_combout ;
wire \c|Mux6~5_combout ;
wire \c|Mux6~6_combout ;
wire \c|Mux6~9_combout ;
wire \c|Mux6~10_combout ;
wire \c|Mux6~11_combout ;
wire \c|Mux6~17_combout ;
wire \c|Mux6~18_combout ;
wire \c|Mux6~14_combout ;
wire \c|Mux6~15_combout ;
wire \c|Mux6~12_combout ;
wire \c|Mux6~13_combout ;
wire \c|Mux6~16_combout ;
wire \c|Mux6~19_combout ;
wire \inst_decoder|ir~6_combout ;
wire \prog_sequencer|Add2~15_combout ;
wire \prog_sequencer|Add2~17_combout ;
wire \prog_sequencer|Equal1~0_combout ;
wire \prog_sequencer|Equal1~1_combout ;
wire \prog_sequencer|start_hold~q ;
wire \prog_sequencer|hold_out~0_combout ;
wire \c|Mux2~10_combout ;
wire \c|Mux2~11_combout ;
wire \c|Mux2~17_combout ;
wire \c|Mux2~18_combout ;
wire \c|Mux2~12_combout ;
wire \c|Mux2~13_combout ;
wire \c|Mux2~14_combout ;
wire \c|Mux2~15_combout ;
wire \c|Mux2~16_combout ;
wire \c|Mux2~19_combout ;
wire \c|Mux2~7_combout ;
wire \c|Mux2~8_combout ;
wire \c|Mux2~0_combout ;
wire \c|Mux2~1_combout ;
wire \c|Mux2~2_combout ;
wire \c|Mux2~3_combout ;
wire \c|Mux2~4_combout ;
wire \c|Mux2~5_combout ;
wire \c|Mux2~6_combout ;
wire \c|Mux2~9_combout ;
wire \inst_decoder|ir~3_combout ;
wire \inst_decoder|reg_en[0]~0_combout ;
wire \inst_decoder|reg_en[0]~1_combout ;
wire \comp_unit|data_bus[0]~4_combout ;
wire \comp_unit|data_bus[0]~0_combout ;
wire \comp_unit|data_bus[0]~1_combout ;
wire \comp_unit|data_bus[0]~5_combout ;
wire \i_pins[0]~input_o ;
wire \comp_unit|data_bus[0]~10_combout ;
wire \comp_unit|data_bus[0]~11_combout ;
wire \comp_unit|data_bus[0]~12_combout ;
wire \comp_unit|o_reg[0]~feeder_combout ;
wire \inst_decoder|reg_en[8]~15_combout ;
wire \inst_decoder|reg_en[8]~16_combout ;
wire \comp_unit|o_reg[1]~feeder_combout ;
wire \comp_unit|o_reg[2]~feeder_combout ;
wire \inst_decoder|Equal24~0_combout ;
wire \inst_decoder|Equal24~1_combout ;
wire \inst_decoder|Equal24~2_combout ;
wire \inst_decoder|Equal25~1_combout ;
wire \inst_decoder|Equal26~0_combout ;
wire \inst_decoder|Equal27~0_combout ;
wire \c|Mux7~20_combout ;
wire \c|Mux6~20_combout ;
wire \c|Mux5~20_combout ;
wire \c|Mux4~20_combout ;
wire \c|Mux3~20_combout ;
wire \c|Mux2~20_combout ;
wire \c|Mux1~20_combout ;
wire \c|Mux0~20_combout ;
wire [7:0] \prog_memory|altsyncram_component|auto_generated|q_a ;
wire [6:0] \prog_sequencer|hold_count ;
wire [3:0] \comp_unit|r ;
wire [3:0] \data_mem|altsyncram_component|auto_generated|q_a ;
wire [3:0] \comp_unit|i ;
wire [3:0] \comp_unit|o_reg ;
wire [255:0] \c|r|altsyncram_component|auto_generated|q_b ;
wire [1:0] \prog_sequencer|pc_count ;
wire [7:0] \inst_decoder|ir ;
wire [3:0] \comp_unit|x0 ;
wire [3:0] \comp_unit|x1 ;
wire [3:0] \comp_unit|y0 ;
wire [3:0] \comp_unit|y1 ;
wire [3:0] \comp_unit|m ;
wire [4:0] \prog_sequencer|cache_rdoffset ;
wire [7:0] \prog_sequencer|pc ;
wire [4:0] \prog_sequencer|cache_wroffset ;
wire [5:0] \comp_unit|Mult0|auto_generated|le3a ;
wire [5:0] \comp_unit|Mult0|auto_generated|le4a ;
wire [4:0] \comp_unit|Mult0|auto_generated|le5a ;
wire [7:0] \comp_unit|alu_out_temp ;
wire [7:0] \prog_sequencer|pm_addr ;

wire [17:0] \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [35:0] \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [35:0] \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [35:0] \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [35:0] \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [35:0] \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [35:0] \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [17:0] \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \prog_memory|altsyncram_component|auto_generated|q_a [0] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \prog_memory|altsyncram_component|auto_generated|q_a [1] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \prog_memory|altsyncram_component|auto_generated|q_a [2] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \prog_memory|altsyncram_component|auto_generated|q_a [3] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \prog_memory|altsyncram_component|auto_generated|q_a [4] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \prog_memory|altsyncram_component|auto_generated|q_a [5] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \prog_memory|altsyncram_component|auto_generated|q_a [6] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \prog_memory|altsyncram_component|auto_generated|q_a [7] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \c|r|altsyncram_component|auto_generated|q_b [144] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];
assign \c|r|altsyncram_component|auto_generated|q_b [145] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [1];
assign \c|r|altsyncram_component|auto_generated|q_b [146] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [2];
assign \c|r|altsyncram_component|auto_generated|q_b [147] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [3];
assign \c|r|altsyncram_component|auto_generated|q_b [148] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [4];
assign \c|r|altsyncram_component|auto_generated|q_b [149] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [5];
assign \c|r|altsyncram_component|auto_generated|q_b [150] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [6];
assign \c|r|altsyncram_component|auto_generated|q_b [151] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [7];
assign \c|r|altsyncram_component|auto_generated|q_b [176] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [9];
assign \c|r|altsyncram_component|auto_generated|q_b [177] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [10];
assign \c|r|altsyncram_component|auto_generated|q_b [178] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [11];
assign \c|r|altsyncram_component|auto_generated|q_b [179] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [12];
assign \c|r|altsyncram_component|auto_generated|q_b [180] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [13];
assign \c|r|altsyncram_component|auto_generated|q_b [181] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [14];
assign \c|r|altsyncram_component|auto_generated|q_b [182] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [15];
assign \c|r|altsyncram_component|auto_generated|q_b [183] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [16];
assign \c|r|altsyncram_component|auto_generated|q_b [208] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [18];
assign \c|r|altsyncram_component|auto_generated|q_b [209] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [19];
assign \c|r|altsyncram_component|auto_generated|q_b [210] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [20];
assign \c|r|altsyncram_component|auto_generated|q_b [211] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [21];
assign \c|r|altsyncram_component|auto_generated|q_b [212] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [22];
assign \c|r|altsyncram_component|auto_generated|q_b [213] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [23];
assign \c|r|altsyncram_component|auto_generated|q_b [214] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [24];
assign \c|r|altsyncram_component|auto_generated|q_b [215] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [25];
assign \c|r|altsyncram_component|auto_generated|q_b [240] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [27];
assign \c|r|altsyncram_component|auto_generated|q_b [241] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [28];
assign \c|r|altsyncram_component|auto_generated|q_b [242] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [29];
assign \c|r|altsyncram_component|auto_generated|q_b [243] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [30];
assign \c|r|altsyncram_component|auto_generated|q_b [244] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [31];
assign \c|r|altsyncram_component|auto_generated|q_b [245] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [32];
assign \c|r|altsyncram_component|auto_generated|q_b [246] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [33];
assign \c|r|altsyncram_component|auto_generated|q_b [247] = \c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [34];

assign \c|r|altsyncram_component|auto_generated|q_b [136] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];
assign \c|r|altsyncram_component|auto_generated|q_b [137] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [1];
assign \c|r|altsyncram_component|auto_generated|q_b [138] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [2];
assign \c|r|altsyncram_component|auto_generated|q_b [139] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [3];
assign \c|r|altsyncram_component|auto_generated|q_b [140] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [4];
assign \c|r|altsyncram_component|auto_generated|q_b [141] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [5];
assign \c|r|altsyncram_component|auto_generated|q_b [142] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [6];
assign \c|r|altsyncram_component|auto_generated|q_b [143] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [7];
assign \c|r|altsyncram_component|auto_generated|q_b [168] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [9];
assign \c|r|altsyncram_component|auto_generated|q_b [169] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [10];
assign \c|r|altsyncram_component|auto_generated|q_b [170] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [11];
assign \c|r|altsyncram_component|auto_generated|q_b [171] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [12];
assign \c|r|altsyncram_component|auto_generated|q_b [172] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [13];
assign \c|r|altsyncram_component|auto_generated|q_b [173] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [14];
assign \c|r|altsyncram_component|auto_generated|q_b [174] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [15];
assign \c|r|altsyncram_component|auto_generated|q_b [175] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [16];
assign \c|r|altsyncram_component|auto_generated|q_b [200] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [18];
assign \c|r|altsyncram_component|auto_generated|q_b [201] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [19];
assign \c|r|altsyncram_component|auto_generated|q_b [202] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [20];
assign \c|r|altsyncram_component|auto_generated|q_b [203] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [21];
assign \c|r|altsyncram_component|auto_generated|q_b [204] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [22];
assign \c|r|altsyncram_component|auto_generated|q_b [205] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [23];
assign \c|r|altsyncram_component|auto_generated|q_b [206] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [24];
assign \c|r|altsyncram_component|auto_generated|q_b [207] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [25];
assign \c|r|altsyncram_component|auto_generated|q_b [232] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [27];
assign \c|r|altsyncram_component|auto_generated|q_b [233] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [28];
assign \c|r|altsyncram_component|auto_generated|q_b [234] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [29];
assign \c|r|altsyncram_component|auto_generated|q_b [235] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [30];
assign \c|r|altsyncram_component|auto_generated|q_b [236] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [31];
assign \c|r|altsyncram_component|auto_generated|q_b [237] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [32];
assign \c|r|altsyncram_component|auto_generated|q_b [238] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [33];
assign \c|r|altsyncram_component|auto_generated|q_b [239] = \c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [34];

assign \c|r|altsyncram_component|auto_generated|q_b [128] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];
assign \c|r|altsyncram_component|auto_generated|q_b [129] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [1];
assign \c|r|altsyncram_component|auto_generated|q_b [130] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [2];
assign \c|r|altsyncram_component|auto_generated|q_b [131] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [3];
assign \c|r|altsyncram_component|auto_generated|q_b [132] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [4];
assign \c|r|altsyncram_component|auto_generated|q_b [133] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [5];
assign \c|r|altsyncram_component|auto_generated|q_b [134] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [6];
assign \c|r|altsyncram_component|auto_generated|q_b [135] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [7];
assign \c|r|altsyncram_component|auto_generated|q_b [160] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [9];
assign \c|r|altsyncram_component|auto_generated|q_b [161] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [10];
assign \c|r|altsyncram_component|auto_generated|q_b [162] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [11];
assign \c|r|altsyncram_component|auto_generated|q_b [163] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [12];
assign \c|r|altsyncram_component|auto_generated|q_b [164] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [13];
assign \c|r|altsyncram_component|auto_generated|q_b [165] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [14];
assign \c|r|altsyncram_component|auto_generated|q_b [166] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [15];
assign \c|r|altsyncram_component|auto_generated|q_b [167] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [16];
assign \c|r|altsyncram_component|auto_generated|q_b [192] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [18];
assign \c|r|altsyncram_component|auto_generated|q_b [193] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [19];
assign \c|r|altsyncram_component|auto_generated|q_b [194] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [20];
assign \c|r|altsyncram_component|auto_generated|q_b [195] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [21];
assign \c|r|altsyncram_component|auto_generated|q_b [196] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [22];
assign \c|r|altsyncram_component|auto_generated|q_b [197] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [23];
assign \c|r|altsyncram_component|auto_generated|q_b [198] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [24];
assign \c|r|altsyncram_component|auto_generated|q_b [199] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [25];
assign \c|r|altsyncram_component|auto_generated|q_b [224] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [27];
assign \c|r|altsyncram_component|auto_generated|q_b [225] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [28];
assign \c|r|altsyncram_component|auto_generated|q_b [226] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [29];
assign \c|r|altsyncram_component|auto_generated|q_b [227] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [30];
assign \c|r|altsyncram_component|auto_generated|q_b [228] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [31];
assign \c|r|altsyncram_component|auto_generated|q_b [229] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [32];
assign \c|r|altsyncram_component|auto_generated|q_b [230] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [33];
assign \c|r|altsyncram_component|auto_generated|q_b [231] = \c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [34];

assign \c|r|altsyncram_component|auto_generated|q_b [152] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];
assign \c|r|altsyncram_component|auto_generated|q_b [153] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [1];
assign \c|r|altsyncram_component|auto_generated|q_b [154] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [2];
assign \c|r|altsyncram_component|auto_generated|q_b [155] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [3];
assign \c|r|altsyncram_component|auto_generated|q_b [156] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [4];
assign \c|r|altsyncram_component|auto_generated|q_b [157] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [5];
assign \c|r|altsyncram_component|auto_generated|q_b [158] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [6];
assign \c|r|altsyncram_component|auto_generated|q_b [159] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [7];
assign \c|r|altsyncram_component|auto_generated|q_b [184] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [9];
assign \c|r|altsyncram_component|auto_generated|q_b [185] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [10];
assign \c|r|altsyncram_component|auto_generated|q_b [186] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [11];
assign \c|r|altsyncram_component|auto_generated|q_b [187] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [12];
assign \c|r|altsyncram_component|auto_generated|q_b [188] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [13];
assign \c|r|altsyncram_component|auto_generated|q_b [189] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [14];
assign \c|r|altsyncram_component|auto_generated|q_b [190] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [15];
assign \c|r|altsyncram_component|auto_generated|q_b [191] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [16];
assign \c|r|altsyncram_component|auto_generated|q_b [216] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [18];
assign \c|r|altsyncram_component|auto_generated|q_b [217] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [19];
assign \c|r|altsyncram_component|auto_generated|q_b [218] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [20];
assign \c|r|altsyncram_component|auto_generated|q_b [219] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [21];
assign \c|r|altsyncram_component|auto_generated|q_b [220] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [22];
assign \c|r|altsyncram_component|auto_generated|q_b [221] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [23];
assign \c|r|altsyncram_component|auto_generated|q_b [222] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [24];
assign \c|r|altsyncram_component|auto_generated|q_b [223] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [25];
assign \c|r|altsyncram_component|auto_generated|q_b [248] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [27];
assign \c|r|altsyncram_component|auto_generated|q_b [249] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [28];
assign \c|r|altsyncram_component|auto_generated|q_b [250] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [29];
assign \c|r|altsyncram_component|auto_generated|q_b [251] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [30];
assign \c|r|altsyncram_component|auto_generated|q_b [252] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [31];
assign \c|r|altsyncram_component|auto_generated|q_b [253] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [32];
assign \c|r|altsyncram_component|auto_generated|q_b [254] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [33];
assign \c|r|altsyncram_component|auto_generated|q_b [255] = \c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [34];

assign \c|r|altsyncram_component|auto_generated|q_b [64] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];
assign \c|r|altsyncram_component|auto_generated|q_b [65] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [1];
assign \c|r|altsyncram_component|auto_generated|q_b [66] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [2];
assign \c|r|altsyncram_component|auto_generated|q_b [67] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [3];
assign \c|r|altsyncram_component|auto_generated|q_b [68] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [4];
assign \c|r|altsyncram_component|auto_generated|q_b [69] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [5];
assign \c|r|altsyncram_component|auto_generated|q_b [70] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [6];
assign \c|r|altsyncram_component|auto_generated|q_b [71] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [7];
assign \c|r|altsyncram_component|auto_generated|q_b [72] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [9];
assign \c|r|altsyncram_component|auto_generated|q_b [73] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [10];
assign \c|r|altsyncram_component|auto_generated|q_b [74] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [11];
assign \c|r|altsyncram_component|auto_generated|q_b [75] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [12];
assign \c|r|altsyncram_component|auto_generated|q_b [76] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [13];
assign \c|r|altsyncram_component|auto_generated|q_b [77] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [14];
assign \c|r|altsyncram_component|auto_generated|q_b [78] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [15];
assign \c|r|altsyncram_component|auto_generated|q_b [79] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [16];
assign \c|r|altsyncram_component|auto_generated|q_b [80] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [18];
assign \c|r|altsyncram_component|auto_generated|q_b [81] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [19];
assign \c|r|altsyncram_component|auto_generated|q_b [82] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [20];
assign \c|r|altsyncram_component|auto_generated|q_b [83] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [21];
assign \c|r|altsyncram_component|auto_generated|q_b [84] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [22];
assign \c|r|altsyncram_component|auto_generated|q_b [85] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [23];
assign \c|r|altsyncram_component|auto_generated|q_b [86] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [24];
assign \c|r|altsyncram_component|auto_generated|q_b [87] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [25];
assign \c|r|altsyncram_component|auto_generated|q_b [88] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [27];
assign \c|r|altsyncram_component|auto_generated|q_b [89] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [28];
assign \c|r|altsyncram_component|auto_generated|q_b [90] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [29];
assign \c|r|altsyncram_component|auto_generated|q_b [91] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [30];
assign \c|r|altsyncram_component|auto_generated|q_b [92] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [31];
assign \c|r|altsyncram_component|auto_generated|q_b [93] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [32];
assign \c|r|altsyncram_component|auto_generated|q_b [94] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [33];
assign \c|r|altsyncram_component|auto_generated|q_b [95] = \c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [34];

assign \c|r|altsyncram_component|auto_generated|q_b [32] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];
assign \c|r|altsyncram_component|auto_generated|q_b [33] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [1];
assign \c|r|altsyncram_component|auto_generated|q_b [34] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [2];
assign \c|r|altsyncram_component|auto_generated|q_b [35] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [3];
assign \c|r|altsyncram_component|auto_generated|q_b [36] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [4];
assign \c|r|altsyncram_component|auto_generated|q_b [37] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [5];
assign \c|r|altsyncram_component|auto_generated|q_b [38] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [6];
assign \c|r|altsyncram_component|auto_generated|q_b [39] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [7];
assign \c|r|altsyncram_component|auto_generated|q_b [40] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [9];
assign \c|r|altsyncram_component|auto_generated|q_b [41] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [10];
assign \c|r|altsyncram_component|auto_generated|q_b [42] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [11];
assign \c|r|altsyncram_component|auto_generated|q_b [43] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [12];
assign \c|r|altsyncram_component|auto_generated|q_b [44] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [13];
assign \c|r|altsyncram_component|auto_generated|q_b [45] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [14];
assign \c|r|altsyncram_component|auto_generated|q_b [46] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [15];
assign \c|r|altsyncram_component|auto_generated|q_b [47] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [16];
assign \c|r|altsyncram_component|auto_generated|q_b [48] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [18];
assign \c|r|altsyncram_component|auto_generated|q_b [49] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [19];
assign \c|r|altsyncram_component|auto_generated|q_b [50] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [20];
assign \c|r|altsyncram_component|auto_generated|q_b [51] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [21];
assign \c|r|altsyncram_component|auto_generated|q_b [52] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [22];
assign \c|r|altsyncram_component|auto_generated|q_b [53] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [23];
assign \c|r|altsyncram_component|auto_generated|q_b [54] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [24];
assign \c|r|altsyncram_component|auto_generated|q_b [55] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [25];
assign \c|r|altsyncram_component|auto_generated|q_b [56] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [27];
assign \c|r|altsyncram_component|auto_generated|q_b [57] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [28];
assign \c|r|altsyncram_component|auto_generated|q_b [58] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [29];
assign \c|r|altsyncram_component|auto_generated|q_b [59] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [30];
assign \c|r|altsyncram_component|auto_generated|q_b [60] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [31];
assign \c|r|altsyncram_component|auto_generated|q_b [61] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [32];
assign \c|r|altsyncram_component|auto_generated|q_b [62] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [33];
assign \c|r|altsyncram_component|auto_generated|q_b [63] = \c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [34];

assign \c|r|altsyncram_component|auto_generated|q_b [0] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \c|r|altsyncram_component|auto_generated|q_b [1] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \c|r|altsyncram_component|auto_generated|q_b [2] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \c|r|altsyncram_component|auto_generated|q_b [3] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \c|r|altsyncram_component|auto_generated|q_b [4] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \c|r|altsyncram_component|auto_generated|q_b [5] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \c|r|altsyncram_component|auto_generated|q_b [6] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \c|r|altsyncram_component|auto_generated|q_b [7] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \c|r|altsyncram_component|auto_generated|q_b [8] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \c|r|altsyncram_component|auto_generated|q_b [9] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \c|r|altsyncram_component|auto_generated|q_b [10] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \c|r|altsyncram_component|auto_generated|q_b [11] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \c|r|altsyncram_component|auto_generated|q_b [12] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \c|r|altsyncram_component|auto_generated|q_b [13] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \c|r|altsyncram_component|auto_generated|q_b [14] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \c|r|altsyncram_component|auto_generated|q_b [15] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \c|r|altsyncram_component|auto_generated|q_b [16] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \c|r|altsyncram_component|auto_generated|q_b [17] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \c|r|altsyncram_component|auto_generated|q_b [18] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \c|r|altsyncram_component|auto_generated|q_b [19] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \c|r|altsyncram_component|auto_generated|q_b [20] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \c|r|altsyncram_component|auto_generated|q_b [21] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \c|r|altsyncram_component|auto_generated|q_b [22] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \c|r|altsyncram_component|auto_generated|q_b [23] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \c|r|altsyncram_component|auto_generated|q_b [24] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \c|r|altsyncram_component|auto_generated|q_b [25] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \c|r|altsyncram_component|auto_generated|q_b [26] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \c|r|altsyncram_component|auto_generated|q_b [27] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \c|r|altsyncram_component|auto_generated|q_b [28] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \c|r|altsyncram_component|auto_generated|q_b [29] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \c|r|altsyncram_component|auto_generated|q_b [30] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \c|r|altsyncram_component|auto_generated|q_b [31] = \c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];

assign \c|r|altsyncram_component|auto_generated|q_b [96] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];
assign \c|r|altsyncram_component|auto_generated|q_b [97] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [1];
assign \c|r|altsyncram_component|auto_generated|q_b [98] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [2];
assign \c|r|altsyncram_component|auto_generated|q_b [99] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [3];
assign \c|r|altsyncram_component|auto_generated|q_b [100] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [4];
assign \c|r|altsyncram_component|auto_generated|q_b [101] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [5];
assign \c|r|altsyncram_component|auto_generated|q_b [102] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [6];
assign \c|r|altsyncram_component|auto_generated|q_b [103] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [7];
assign \c|r|altsyncram_component|auto_generated|q_b [104] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [9];
assign \c|r|altsyncram_component|auto_generated|q_b [105] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [10];
assign \c|r|altsyncram_component|auto_generated|q_b [106] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [11];
assign \c|r|altsyncram_component|auto_generated|q_b [107] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [12];
assign \c|r|altsyncram_component|auto_generated|q_b [108] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [13];
assign \c|r|altsyncram_component|auto_generated|q_b [109] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [14];
assign \c|r|altsyncram_component|auto_generated|q_b [110] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [15];
assign \c|r|altsyncram_component|auto_generated|q_b [111] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [16];
assign \c|r|altsyncram_component|auto_generated|q_b [112] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [18];
assign \c|r|altsyncram_component|auto_generated|q_b [113] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [19];
assign \c|r|altsyncram_component|auto_generated|q_b [114] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [20];
assign \c|r|altsyncram_component|auto_generated|q_b [115] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [21];
assign \c|r|altsyncram_component|auto_generated|q_b [116] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [22];
assign \c|r|altsyncram_component|auto_generated|q_b [117] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [23];
assign \c|r|altsyncram_component|auto_generated|q_b [118] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [24];
assign \c|r|altsyncram_component|auto_generated|q_b [119] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [25];
assign \c|r|altsyncram_component|auto_generated|q_b [120] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [27];
assign \c|r|altsyncram_component|auto_generated|q_b [121] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [28];
assign \c|r|altsyncram_component|auto_generated|q_b [122] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [29];
assign \c|r|altsyncram_component|auto_generated|q_b [123] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [30];
assign \c|r|altsyncram_component|auto_generated|q_b [124] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [31];
assign \c|r|altsyncram_component|auto_generated|q_b [125] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [32];
assign \c|r|altsyncram_component|auto_generated|q_b [126] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [33];
assign \c|r|altsyncram_component|auto_generated|q_b [127] = \c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [34];

assign \data_mem|altsyncram_component|auto_generated|q_a [0] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \data_mem|altsyncram_component|auto_generated|q_a [1] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \data_mem|altsyncram_component|auto_generated|q_a [2] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \data_mem|altsyncram_component|auto_generated|q_a [3] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \o_reg[0]~output (
	.i(\comp_unit|o_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[0]~output .bus_hold = "false";
defparam \o_reg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \o_reg[1]~output (
	.i(\comp_unit|o_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[1]~output .bus_hold = "false";
defparam \o_reg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \o_reg[2]~output (
	.i(\comp_unit|o_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[2]~output .bus_hold = "false";
defparam \o_reg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \o_reg[3]~output (
	.i(\comp_unit|o_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[3]~output .bus_hold = "false";
defparam \o_reg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \zero_flag~output (
	.i(\comp_unit|r_eq_0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zero_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \zero_flag~output .bus_hold = "false";
defparam \zero_flag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \pm_data[0]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[0]~output .bus_hold = "false";
defparam \pm_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \pm_data[1]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[1]~output .bus_hold = "false";
defparam \pm_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \pm_data[2]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[2]~output .bus_hold = "false";
defparam \pm_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \pm_data[3]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[3]~output .bus_hold = "false";
defparam \pm_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \pm_data[4]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[4]~output .bus_hold = "false";
defparam \pm_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \pm_data[5]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[5]~output .bus_hold = "false";
defparam \pm_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \pm_data[6]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[6]~output .bus_hold = "false";
defparam \pm_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \pm_data[7]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[7]~output .bus_hold = "false";
defparam \pm_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \reg_enables[0]~output (
	.i(\inst_decoder|reg_en[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[0]~output .bus_hold = "false";
defparam \reg_enables[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \reg_enables[1]~output (
	.i(\inst_decoder|reg_en[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[1]~output .bus_hold = "false";
defparam \reg_enables[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \reg_enables[2]~output (
	.i(\inst_decoder|reg_en[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[2]~output .bus_hold = "false";
defparam \reg_enables[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \reg_enables[3]~output (
	.i(\inst_decoder|reg_en[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[3]~output .bus_hold = "false";
defparam \reg_enables[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \reg_enables[4]~output (
	.i(\inst_decoder|reg_en[4]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[4]~output .bus_hold = "false";
defparam \reg_enables[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \reg_enables[5]~output (
	.i(\inst_decoder|reg_en[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[5]~output .bus_hold = "false";
defparam \reg_enables[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \reg_enables[6]~output (
	.i(\inst_decoder|reg_en[6]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[6]~output .bus_hold = "false";
defparam \reg_enables[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \reg_enables[7]~output (
	.i(\inst_decoder|reg_en[7]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[7]~output .bus_hold = "false";
defparam \reg_enables[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \reg_enables[8]~output (
	.i(\inst_decoder|reg_en[8]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[8]~output .bus_hold = "false";
defparam \reg_enables[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \from_CU[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[0]~output .bus_hold = "false";
defparam \from_CU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \from_CU[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[1]~output .bus_hold = "false";
defparam \from_CU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \from_CU[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[2]~output .bus_hold = "false";
defparam \from_CU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \from_CU[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[3]~output .bus_hold = "false";
defparam \from_CU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \from_CU[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[4]~output .bus_hold = "false";
defparam \from_CU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \from_CU[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[5]~output .bus_hold = "false";
defparam \from_CU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \from_CU[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[6]~output .bus_hold = "false";
defparam \from_CU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \from_CU[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[7]~output .bus_hold = "false";
defparam \from_CU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \x0[0]~output (
	.i(\comp_unit|x0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[0]~output .bus_hold = "false";
defparam \x0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \x0[1]~output (
	.i(\comp_unit|x0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[1]~output .bus_hold = "false";
defparam \x0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \x0[2]~output (
	.i(\comp_unit|x0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[2]~output .bus_hold = "false";
defparam \x0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \x0[3]~output (
	.i(\comp_unit|x0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[3]~output .bus_hold = "false";
defparam \x0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \x1[0]~output (
	.i(\comp_unit|x1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[0]~output .bus_hold = "false";
defparam \x1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \x1[1]~output (
	.i(\comp_unit|x1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[1]~output .bus_hold = "false";
defparam \x1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \x1[2]~output (
	.i(\comp_unit|x1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[2]~output .bus_hold = "false";
defparam \x1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \x1[3]~output (
	.i(\comp_unit|x1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[3]~output .bus_hold = "false";
defparam \x1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \y0[0]~output (
	.i(\comp_unit|y0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[0]~output .bus_hold = "false";
defparam \y0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \y0[1]~output (
	.i(\comp_unit|y0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[1]~output .bus_hold = "false";
defparam \y0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \y0[2]~output (
	.i(\comp_unit|y0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[2]~output .bus_hold = "false";
defparam \y0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \y0[3]~output (
	.i(\comp_unit|y0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[3]~output .bus_hold = "false";
defparam \y0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \y1[0]~output (
	.i(\comp_unit|y1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[0]~output .bus_hold = "false";
defparam \y1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \y1[1]~output (
	.i(\comp_unit|y1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[1]~output .bus_hold = "false";
defparam \y1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \y1[2]~output (
	.i(\comp_unit|y1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[2]~output .bus_hold = "false";
defparam \y1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \y1[3]~output (
	.i(\comp_unit|y1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[3]~output .bus_hold = "false";
defparam \y1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \m[0]~output (
	.i(\comp_unit|m [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[0]~output .bus_hold = "false";
defparam \m[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \m[1]~output (
	.i(\comp_unit|m [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[1]~output .bus_hold = "false";
defparam \m[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \m[2]~output (
	.i(\comp_unit|m [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[2]~output .bus_hold = "false";
defparam \m[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \m[3]~output (
	.i(\comp_unit|m [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[3]~output .bus_hold = "false";
defparam \m[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \r[0]~output (
	.i(\comp_unit|r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \r[1]~output (
	.i(\comp_unit|r [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \r[2]~output (
	.i(\comp_unit|r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \r[3]~output (
	.i(\comp_unit|r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \i[0]~output (
	.i(\comp_unit|i [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[0]~output .bus_hold = "false";
defparam \i[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \i[1]~output (
	.i(\comp_unit|i [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[1]~output .bus_hold = "false";
defparam \i[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \i[2]~output (
	.i(\comp_unit|i [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[2]~output .bus_hold = "false";
defparam \i[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \i[3]~output (
	.i(\comp_unit|i [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[3]~output .bus_hold = "false";
defparam \i[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \ir[0]~output (
	.i(\inst_decoder|ir [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[0]~output .bus_hold = "false";
defparam \ir[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \ir[1]~output (
	.i(\inst_decoder|ir [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[1]~output .bus_hold = "false";
defparam \ir[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \ir[2]~output (
	.i(\inst_decoder|ir [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[2]~output .bus_hold = "false";
defparam \ir[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \ir[3]~output (
	.i(\inst_decoder|ir [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[3]~output .bus_hold = "false";
defparam \ir[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \ir[4]~output (
	.i(\inst_decoder|ir [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[4]~output .bus_hold = "false";
defparam \ir[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \ir[5]~output (
	.i(\inst_decoder|ir [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[5]~output .bus_hold = "false";
defparam \ir[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \ir[6]~output (
	.i(\inst_decoder|ir [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[6]~output .bus_hold = "false";
defparam \ir[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \ir[7]~output (
	.i(\inst_decoder|ir [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[7]~output .bus_hold = "false";
defparam \ir[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \from_ID[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[0]~output .bus_hold = "false";
defparam \from_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \from_ID[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[1]~output .bus_hold = "false";
defparam \from_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \from_ID[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[2]~output .bus_hold = "false";
defparam \from_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \from_ID[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[3]~output .bus_hold = "false";
defparam \from_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \from_ID[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[4]~output .bus_hold = "false";
defparam \from_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \from_ID[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[5]~output .bus_hold = "false";
defparam \from_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \from_ID[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[6]~output .bus_hold = "false";
defparam \from_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \from_ID[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[7]~output .bus_hold = "false";
defparam \from_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \NOPC8~output (
	.i(\inst_decoder|Equal24~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPC8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPC8~output .bus_hold = "false";
defparam \NOPC8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \NOPCF~output (
	.i(\inst_decoder|Equal25~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPCF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPCF~output .bus_hold = "false";
defparam \NOPCF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \NOPD8~output (
	.i(\inst_decoder|Equal26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPD8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPD8~output .bus_hold = "false";
defparam \NOPD8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \NOPDF~output (
	.i(\inst_decoder|Equal27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPDF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPDF~output .bus_hold = "false";
defparam \NOPDF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \pc[0]~output (
	.i(\prog_sequencer|cache_rdoffset [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \pc[1]~output (
	.i(\prog_sequencer|cache_rdoffset [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \pc[2]~output (
	.i(\prog_sequencer|cache_rdoffset [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \pc[3]~output (
	.i(\prog_sequencer|cache_rdoffset [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \pc[4]~output (
	.i(\prog_sequencer|cache_rdoffset [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \pc[5]~output (
	.i(\prog_sequencer|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \pc[6]~output (
	.i(\prog_sequencer|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \pc[7]~output (
	.i(\prog_sequencer|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \from_PS[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[0]~output .bus_hold = "false";
defparam \from_PS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \from_PS[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[1]~output .bus_hold = "false";
defparam \from_PS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \from_PS[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[2]~output .bus_hold = "false";
defparam \from_PS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \from_PS[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[3]~output .bus_hold = "false";
defparam \from_PS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \from_PS[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[4]~output .bus_hold = "false";
defparam \from_PS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \from_PS[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[5]~output .bus_hold = "false";
defparam \from_PS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \from_PS[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[6]~output .bus_hold = "false";
defparam \from_PS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \from_PS[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[7]~output .bus_hold = "false";
defparam \from_PS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \rom_address[0]~output (
	.i(\prog_sequencer|rom_address[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[0]~output .bus_hold = "false";
defparam \rom_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \rom_address[1]~output (
	.i(\prog_sequencer|rom_address[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[1]~output .bus_hold = "false";
defparam \rom_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \rom_address[2]~output (
	.i(\prog_sequencer|rom_address[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[2]~output .bus_hold = "false";
defparam \rom_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \rom_address[3]~output (
	.i(\prog_sequencer|rom_address[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[3]~output .bus_hold = "false";
defparam \rom_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \rom_address[4]~output (
	.i(\prog_sequencer|rom_address[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[4]~output .bus_hold = "false";
defparam \rom_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \rom_address[5]~output (
	.i(\prog_sequencer|rom_address[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[5]~output .bus_hold = "false";
defparam \rom_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \rom_address[6]~output (
	.i(\prog_sequencer|rom_address[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[6]~output .bus_hold = "false";
defparam \rom_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \rom_address[7]~output (
	.i(\prog_sequencer|rom_address[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[7]~output .bus_hold = "false";
defparam \rom_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \wroffset[0]~output (
	.i(\prog_sequencer|cache_wroffset [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wroffset[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wroffset[0]~output .bus_hold = "false";
defparam \wroffset[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \wroffset[1]~output (
	.i(\prog_sequencer|cache_wroffset [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wroffset[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wroffset[1]~output .bus_hold = "false";
defparam \wroffset[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \wroffset[2]~output (
	.i(\prog_sequencer|cache_wroffset [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wroffset[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wroffset[2]~output .bus_hold = "false";
defparam \wroffset[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \wroffset[3]~output (
	.i(\prog_sequencer|cache_wroffset [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wroffset[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wroffset[3]~output .bus_hold = "false";
defparam \wroffset[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \wroffset[4]~output (
	.i(\prog_sequencer|cache_wroffset [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wroffset[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wroffset[4]~output .bus_hold = "false";
defparam \wroffset[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \rdoffset[0]~output (
	.i(\prog_sequencer|cache_rdoffset [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdoffset[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdoffset[0]~output .bus_hold = "false";
defparam \rdoffset[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \rdoffset[1]~output (
	.i(\prog_sequencer|cache_rdoffset [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdoffset[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdoffset[1]~output .bus_hold = "false";
defparam \rdoffset[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \rdoffset[2]~output (
	.i(\prog_sequencer|cache_rdoffset [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdoffset[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdoffset[2]~output .bus_hold = "false";
defparam \rdoffset[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \rdoffset[3]~output (
	.i(\prog_sequencer|cache_rdoffset [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdoffset[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdoffset[3]~output .bus_hold = "false";
defparam \rdoffset[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \rdoffset[4]~output (
	.i(\prog_sequencer|cache_rdoffset [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdoffset[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdoffset[4]~output .bus_hold = "false";
defparam \rdoffset[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \wren~output (
	.i(\prog_sequencer|cache_wren~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \cache_out[0]~output (
	.i(\c|Mux7~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[0]~output .bus_hold = "false";
defparam \cache_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \cache_out[1]~output (
	.i(\c|Mux6~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[1]~output .bus_hold = "false";
defparam \cache_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \cache_out[2]~output (
	.i(\c|Mux5~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[2]~output .bus_hold = "false";
defparam \cache_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \cache_out[3]~output (
	.i(\c|Mux4~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[3]~output .bus_hold = "false";
defparam \cache_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \cache_out[4]~output (
	.i(\c|Mux3~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[4]~output .bus_hold = "false";
defparam \cache_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \cache_out[5]~output (
	.i(\c|Mux2~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[5]~output .bus_hold = "false";
defparam \cache_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \cache_out[6]~output (
	.i(\c|Mux1~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[6]~output .bus_hold = "false";
defparam \cache_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \cache_out[7]~output (
	.i(\c|Mux0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_out[7]~output .bus_hold = "false";
defparam \cache_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \pc_count[0]~output (
	.i(\prog_sequencer|pc_count [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_count[0]~output .bus_hold = "false";
defparam \pc_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \pc_count[1]~output (
	.i(\prog_sequencer|pc_count [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_count[1]~output .bus_hold = "false";
defparam \pc_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \run~output (
	.i(\prog_sequencer|run~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\run~output_o ),
	.obar());
// synopsys translate_off
defparam \run~output .bus_hold = "false";
defparam \run~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \show_hold_on~output (
	.i(\prog_sequencer|hold_out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_hold_on~output_o ),
	.obar());
// synopsys translate_off
defparam \show_hold_on~output .bus_hold = "false";
defparam \show_hold_on~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \show_start_hold~output (
	.i(\prog_sequencer|start_hold~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_start_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \show_start_hold~output .bus_hold = "false";
defparam \show_start_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \show_end_hold~output (
	.i(\prog_sequencer|end_hold~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_end_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \show_end_hold~output .bus_hold = "false";
defparam \show_end_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \show_hold~output (
	.i(\prog_sequencer|hold~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \show_hold~output .bus_hold = "false";
defparam \show_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \show_hold_count[0]~output (
	.i(\prog_sequencer|hold_count [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_hold_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_hold_count[0]~output .bus_hold = "false";
defparam \show_hold_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \show_hold_count[1]~output (
	.i(\prog_sequencer|hold_count [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_hold_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_hold_count[1]~output .bus_hold = "false";
defparam \show_hold_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \show_hold_count[2]~output (
	.i(\prog_sequencer|hold_count [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_hold_count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_hold_count[2]~output .bus_hold = "false";
defparam \show_hold_count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \show_hold_count[3]~output (
	.i(\prog_sequencer|hold_count [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_hold_count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_hold_count[3]~output .bus_hold = "false";
defparam \show_hold_count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \show_hold_count[4]~output (
	.i(\prog_sequencer|hold_count [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_hold_count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_hold_count[4]~output .bus_hold = "false";
defparam \show_hold_count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \show_hold_count[5]~output (
	.i(\prog_sequencer|hold_count [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_hold_count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_hold_count[5]~output .bus_hold = "false";
defparam \show_hold_count[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \show_hold_count[6]~output (
	.i(\prog_sequencer|hold_count [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_hold_count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \show_hold_count[6]~output .bus_hold = "false";
defparam \show_hold_count[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \show_sync_reset_1~output (
	.i(\prog_sequencer|sync_reset_1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_sync_reset_1~output_o ),
	.obar());
// synopsys translate_off
defparam \show_sync_reset_1~output .bus_hold = "false";
defparam \show_sync_reset_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \show_reset_1shot~output (
	.i(\prog_sequencer|reset_1shot~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\show_reset_1shot~output_o ),
	.obar());
// synopsys translate_off
defparam \show_reset_1shot~output .bus_hold = "false";
defparam \show_reset_1shot~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \sync_reset~output (
	.i(\sync_reset~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sync_reset~output_o ),
	.obar());
// synopsys translate_off
defparam \sync_reset~output .bus_hold = "false";
defparam \sync_reset~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y6_N9
dffeas \sync_reset~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync_reset~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync_reset~reg0 .is_wysiwyg = "true";
defparam \sync_reset~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N20
cycloneive_lcell_comb \prog_sequencer|hold~feeder (
// Equation(s):
// \prog_sequencer|hold~feeder_combout  = \prog_sequencer|hold_out~0_combout 

	.dataa(\prog_sequencer|hold_out~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|hold~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold~feeder .lut_mask = 16'hAAAA;
defparam \prog_sequencer|hold~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y4_N21
dffeas \prog_sequencer|hold (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|hold .is_wysiwyg = "true";
defparam \prog_sequencer|hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N4
cycloneive_lcell_comb \prog_sequencer|hold_count[0]~7 (
// Equation(s):
// \prog_sequencer|hold_count[0]~7_combout  = (\prog_sequencer|hold~q  & (\prog_sequencer|hold_count [0] $ (VCC))) # (!\prog_sequencer|hold~q  & (\prog_sequencer|hold_count [0] & VCC))
// \prog_sequencer|hold_count[0]~8  = CARRY((\prog_sequencer|hold~q  & \prog_sequencer|hold_count [0]))

	.dataa(\prog_sequencer|hold~q ),
	.datab(\prog_sequencer|hold_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prog_sequencer|hold_count[0]~7_combout ),
	.cout(\prog_sequencer|hold_count[0]~8 ));
// synopsys translate_off
defparam \prog_sequencer|hold_count[0]~7 .lut_mask = 16'h6688;
defparam \prog_sequencer|hold_count[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N24
cycloneive_lcell_comb \prog_sequencer|hold_count[0]~feeder (
// Equation(s):
// \prog_sequencer|hold_count[0]~feeder_combout  = \prog_sequencer|hold_count[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|hold_count[0]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|hold_count[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_count[0]~feeder .lut_mask = 16'hF0F0;
defparam \prog_sequencer|hold_count[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N18
cycloneive_lcell_comb \prog_sequencer|sync_reset_1~feeder (
// Equation(s):
// \prog_sequencer|sync_reset_1~feeder_combout  = \sync_reset~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\prog_sequencer|sync_reset_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|sync_reset_1~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|sync_reset_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y4_N19
dffeas \prog_sequencer|sync_reset_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|sync_reset_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|sync_reset_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|sync_reset_1 .is_wysiwyg = "true";
defparam \prog_sequencer|sync_reset_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N30
cycloneive_lcell_comb \prog_sequencer|always3~0 (
// Equation(s):
// \prog_sequencer|always3~0_combout  = (!\prog_sequencer|sync_reset_1~q  & \sync_reset~reg0_q )

	.dataa(gnd),
	.datab(\prog_sequencer|sync_reset_1~q ),
	.datac(gnd),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\prog_sequencer|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always3~0 .lut_mask = 16'h3300;
defparam \prog_sequencer|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y4_N31
dffeas \prog_sequencer|reset_1shot (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|always3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|reset_1shot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|reset_1shot .is_wysiwyg = "true";
defparam \prog_sequencer|reset_1shot .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y1_N25
dffeas \prog_sequencer|hold_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prog_sequencer|reset_1shot~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|hold_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|hold_count[0] .is_wysiwyg = "true";
defparam \prog_sequencer|hold_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N6
cycloneive_lcell_comb \prog_sequencer|hold_count[1]~9 (
// Equation(s):
// \prog_sequencer|hold_count[1]~9_combout  = (\prog_sequencer|hold_count [1] & (!\prog_sequencer|hold_count[0]~8 )) # (!\prog_sequencer|hold_count [1] & ((\prog_sequencer|hold_count[0]~8 ) # (GND)))
// \prog_sequencer|hold_count[1]~10  = CARRY((!\prog_sequencer|hold_count[0]~8 ) # (!\prog_sequencer|hold_count [1]))

	.dataa(\prog_sequencer|hold_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|hold_count[0]~8 ),
	.combout(\prog_sequencer|hold_count[1]~9_combout ),
	.cout(\prog_sequencer|hold_count[1]~10 ));
// synopsys translate_off
defparam \prog_sequencer|hold_count[1]~9 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|hold_count[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y1_N7
dffeas \prog_sequencer|hold_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prog_sequencer|reset_1shot~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|hold_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|hold_count[1] .is_wysiwyg = "true";
defparam \prog_sequencer|hold_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N8
cycloneive_lcell_comb \prog_sequencer|hold_count[2]~11 (
// Equation(s):
// \prog_sequencer|hold_count[2]~11_combout  = (\prog_sequencer|hold_count [2] & (\prog_sequencer|hold_count[1]~10  $ (GND))) # (!\prog_sequencer|hold_count [2] & (!\prog_sequencer|hold_count[1]~10  & VCC))
// \prog_sequencer|hold_count[2]~12  = CARRY((\prog_sequencer|hold_count [2] & !\prog_sequencer|hold_count[1]~10 ))

	.dataa(gnd),
	.datab(\prog_sequencer|hold_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|hold_count[1]~10 ),
	.combout(\prog_sequencer|hold_count[2]~11_combout ),
	.cout(\prog_sequencer|hold_count[2]~12 ));
// synopsys translate_off
defparam \prog_sequencer|hold_count[2]~11 .lut_mask = 16'hC30C;
defparam \prog_sequencer|hold_count[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y1_N9
dffeas \prog_sequencer|hold_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prog_sequencer|reset_1shot~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|hold_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|hold_count[2] .is_wysiwyg = "true";
defparam \prog_sequencer|hold_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N10
cycloneive_lcell_comb \prog_sequencer|hold_count[3]~13 (
// Equation(s):
// \prog_sequencer|hold_count[3]~13_combout  = (\prog_sequencer|hold_count [3] & (!\prog_sequencer|hold_count[2]~12 )) # (!\prog_sequencer|hold_count [3] & ((\prog_sequencer|hold_count[2]~12 ) # (GND)))
// \prog_sequencer|hold_count[3]~14  = CARRY((!\prog_sequencer|hold_count[2]~12 ) # (!\prog_sequencer|hold_count [3]))

	.dataa(\prog_sequencer|hold_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|hold_count[2]~12 ),
	.combout(\prog_sequencer|hold_count[3]~13_combout ),
	.cout(\prog_sequencer|hold_count[3]~14 ));
// synopsys translate_off
defparam \prog_sequencer|hold_count[3]~13 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|hold_count[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y1_N11
dffeas \prog_sequencer|hold_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prog_sequencer|reset_1shot~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|hold_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|hold_count[3] .is_wysiwyg = "true";
defparam \prog_sequencer|hold_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N12
cycloneive_lcell_comb \prog_sequencer|hold_count[4]~15 (
// Equation(s):
// \prog_sequencer|hold_count[4]~15_combout  = (\prog_sequencer|hold_count [4] & (\prog_sequencer|hold_count[3]~14  $ (GND))) # (!\prog_sequencer|hold_count [4] & (!\prog_sequencer|hold_count[3]~14  & VCC))
// \prog_sequencer|hold_count[4]~16  = CARRY((\prog_sequencer|hold_count [4] & !\prog_sequencer|hold_count[3]~14 ))

	.dataa(\prog_sequencer|hold_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|hold_count[3]~14 ),
	.combout(\prog_sequencer|hold_count[4]~15_combout ),
	.cout(\prog_sequencer|hold_count[4]~16 ));
// synopsys translate_off
defparam \prog_sequencer|hold_count[4]~15 .lut_mask = 16'hA50A;
defparam \prog_sequencer|hold_count[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y1_N13
dffeas \prog_sequencer|hold_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prog_sequencer|reset_1shot~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|hold_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|hold_count[4] .is_wysiwyg = "true";
defparam \prog_sequencer|hold_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N0
cycloneive_lcell_comb \prog_sequencer|always8~0 (
// Equation(s):
// \prog_sequencer|always8~0_combout  = (\prog_sequencer|hold_count [4] & (\prog_sequencer|hold_count [2] & (\prog_sequencer|hold~q  & \prog_sequencer|hold_count [3])))

	.dataa(\prog_sequencer|hold_count [4]),
	.datab(\prog_sequencer|hold_count [2]),
	.datac(\prog_sequencer|hold~q ),
	.datad(\prog_sequencer|hold_count [3]),
	.cin(gnd),
	.combout(\prog_sequencer|always8~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always8~0 .lut_mask = 16'h8000;
defparam \prog_sequencer|always8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N14
cycloneive_lcell_comb \prog_sequencer|hold_count[5]~17 (
// Equation(s):
// \prog_sequencer|hold_count[5]~17_combout  = (\prog_sequencer|hold_count [5] & (!\prog_sequencer|hold_count[4]~16 )) # (!\prog_sequencer|hold_count [5] & ((\prog_sequencer|hold_count[4]~16 ) # (GND)))
// \prog_sequencer|hold_count[5]~18  = CARRY((!\prog_sequencer|hold_count[4]~16 ) # (!\prog_sequencer|hold_count [5]))

	.dataa(gnd),
	.datab(\prog_sequencer|hold_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|hold_count[4]~16 ),
	.combout(\prog_sequencer|hold_count[5]~17_combout ),
	.cout(\prog_sequencer|hold_count[5]~18 ));
// synopsys translate_off
defparam \prog_sequencer|hold_count[5]~17 .lut_mask = 16'h3C3F;
defparam \prog_sequencer|hold_count[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y1_N15
dffeas \prog_sequencer|hold_count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prog_sequencer|reset_1shot~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|hold_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|hold_count[5] .is_wysiwyg = "true";
defparam \prog_sequencer|hold_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N16
cycloneive_lcell_comb \prog_sequencer|hold_count[6]~19 (
// Equation(s):
// \prog_sequencer|hold_count[6]~19_combout  = \prog_sequencer|hold_count [6] $ (!\prog_sequencer|hold_count[5]~18 )

	.dataa(\prog_sequencer|hold_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prog_sequencer|hold_count[5]~18 ),
	.combout(\prog_sequencer|hold_count[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_count[6]~19 .lut_mask = 16'hA5A5;
defparam \prog_sequencer|hold_count[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y1_N17
dffeas \prog_sequencer|hold_count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prog_sequencer|reset_1shot~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|hold_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|hold_count[6] .is_wysiwyg = "true";
defparam \prog_sequencer|hold_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N2
cycloneive_lcell_comb \prog_sequencer|always8~1 (
// Equation(s):
// \prog_sequencer|always8~1_combout  = (\prog_sequencer|hold_count [6] & (\prog_sequencer|hold_count [0] & (\prog_sequencer|hold_count [5] & \prog_sequencer|hold_count [1])))

	.dataa(\prog_sequencer|hold_count [6]),
	.datab(\prog_sequencer|hold_count [0]),
	.datac(\prog_sequencer|hold_count [5]),
	.datad(\prog_sequencer|hold_count [1]),
	.cin(gnd),
	.combout(\prog_sequencer|always8~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always8~1 .lut_mask = 16'h8000;
defparam \prog_sequencer|always8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N22
cycloneive_lcell_comb \prog_sequencer|always8~2 (
// Equation(s):
// \prog_sequencer|always8~2_combout  = (\prog_sequencer|always8~0_combout  & \prog_sequencer|always8~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|always8~0_combout ),
	.datad(\prog_sequencer|always8~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always8~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always8~2 .lut_mask = 16'hF000;
defparam \prog_sequencer|always8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N23
dffeas \prog_sequencer|end_hold (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|always8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|end_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|end_hold .is_wysiwyg = "true";
defparam \prog_sequencer|end_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N2
cycloneive_lcell_comb \prog_sequencer|Add0~0 (
// Equation(s):
// \prog_sequencer|Add0~0_combout  = \prog_sequencer|pc_count [0] $ (\prog_sequencer|hold~q )

	.dataa(\prog_sequencer|pc_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add0~0 .lut_mask = 16'h55AA;
defparam \prog_sequencer|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y4_N23
dffeas \prog_sequencer|pc_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prog_sequencer|reset_1shot~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc_count[0] .is_wysiwyg = "true";
defparam \prog_sequencer|pc_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N8
cycloneive_lcell_comb \prog_sequencer|Add0~1 (
// Equation(s):
// \prog_sequencer|Add0~1_combout  = \prog_sequencer|pc_count [1] $ (((\prog_sequencer|pc_count [0] & \prog_sequencer|hold~q )))

	.dataa(\prog_sequencer|pc_count [0]),
	.datab(\prog_sequencer|pc_count [1]),
	.datac(gnd),
	.datad(\prog_sequencer|hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add0~1 .lut_mask = 16'h66CC;
defparam \prog_sequencer|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y4_N29
dffeas \prog_sequencer|pc_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|Add0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prog_sequencer|reset_1shot~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc_count[1] .is_wysiwyg = "true";
defparam \prog_sequencer|pc_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N10
cycloneive_lcell_comb \prog_sequencer|Equal0~0 (
// Equation(s):
// \prog_sequencer|Equal0~0_combout  = (\prog_sequencer|pc_count [0] & \prog_sequencer|pc_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|pc_count [0]),
	.datad(\prog_sequencer|pc_count [1]),
	.cin(gnd),
	.combout(\prog_sequencer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Equal0~0 .lut_mask = 16'hF000;
defparam \prog_sequencer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y4_N11
dffeas \prog_sequencer|run (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|run .is_wysiwyg = "true";
defparam \prog_sequencer|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N6
cycloneive_lcell_comb \prog_sequencer|always4~0 (
// Equation(s):
// \prog_sequencer|always4~0_combout  = (\prog_sequencer|hold~q  & \prog_sequencer|run~q )

	.dataa(gnd),
	.datab(\prog_sequencer|hold~q ),
	.datac(gnd),
	.datad(\prog_sequencer|run~q ),
	.cin(gnd),
	.combout(\prog_sequencer|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always4~0 .lut_mask = 16'hCC00;
defparam \prog_sequencer|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N2
cycloneive_lcell_comb \prog_sequencer|cache_wren~feeder (
// Equation(s):
// \prog_sequencer|cache_wren~feeder_combout  = \prog_sequencer|always4~0_combout 

	.dataa(gnd),
	.datab(\prog_sequencer|always4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wren~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wren~feeder .lut_mask = 16'hCCCC;
defparam \prog_sequencer|cache_wren~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N3
dffeas \prog_sequencer|cache_wren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wren~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wren .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N30
cycloneive_lcell_comb \prog_sequencer|rom_address[0]~0 (
// Equation(s):
// \prog_sequencer|rom_address[0]~0_combout  = (!\prog_sequencer|reset_1shot~q  & \prog_sequencer|hold_count [2])

	.dataa(\prog_sequencer|reset_1shot~q ),
	.datab(gnd),
	.datac(\prog_sequencer|hold_count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[0]~0 .lut_mask = 16'h5050;
defparam \prog_sequencer|rom_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N26
cycloneive_lcell_comb \prog_sequencer|rom_address[1]~1 (
// Equation(s):
// \prog_sequencer|rom_address[1]~1_combout  = (\prog_sequencer|hold_count [3] & !\prog_sequencer|reset_1shot~q )

	.dataa(\prog_sequencer|hold_count [3]),
	.datab(gnd),
	.datac(\prog_sequencer|reset_1shot~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[1]~1 .lut_mask = 16'h0A0A;
defparam \prog_sequencer|rom_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N20
cycloneive_lcell_comb \prog_sequencer|rom_address[2]~2 (
// Equation(s):
// \prog_sequencer|rom_address[2]~2_combout  = (\prog_sequencer|hold_count [4] & !\prog_sequencer|reset_1shot~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|hold_count [4]),
	.datad(\prog_sequencer|reset_1shot~q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[2]~2 .lut_mask = 16'h00F0;
defparam \prog_sequencer|rom_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N20
cycloneive_lcell_comb \prog_sequencer|rom_address[3]~3 (
// Equation(s):
// \prog_sequencer|rom_address[3]~3_combout  = (!\prog_sequencer|reset_1shot~q  & \prog_sequencer|hold_count [5])

	.dataa(\prog_sequencer|reset_1shot~q ),
	.datab(gnd),
	.datac(\prog_sequencer|hold_count [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[3]~3 .lut_mask = 16'h5050;
defparam \prog_sequencer|rom_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N2
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~4 (
// Equation(s):
// \prog_sequencer|rom_address[4]~4_combout  = (\prog_sequencer|hold_count [6] & !\prog_sequencer|reset_1shot~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|hold_count [6]),
	.datad(\prog_sequencer|reset_1shot~q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~4 .lut_mask = 16'h00F0;
defparam \prog_sequencer|rom_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N18
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~5 (
// Equation(s):
// \prog_sequencer|rom_address[5]~5_combout  = (!\prog_sequencer|reset_1shot~q  & (\prog_sequencer|pc [5] & !\sync_reset~reg0_q ))

	.dataa(\prog_sequencer|reset_1shot~q ),
	.datab(gnd),
	.datac(\prog_sequencer|pc [5]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~5 .lut_mask = 16'h0050;
defparam \prog_sequencer|rom_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N16
cycloneive_lcell_comb \prog_sequencer|Add2~0 (
// Equation(s):
// \prog_sequencer|Add2~0_combout  = \prog_sequencer|cache_rdoffset [0] $ (VCC)
// \prog_sequencer|Add2~1  = CARRY(\prog_sequencer|cache_rdoffset [0])

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prog_sequencer|Add2~0_combout ),
	.cout(\prog_sequencer|Add2~1 ));
// synopsys translate_off
defparam \prog_sequencer|Add2~0 .lut_mask = 16'h33CC;
defparam \prog_sequencer|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N20
cycloneive_lcell_comb \prog_sequencer|Add2~2 (
// Equation(s):
// \prog_sequencer|Add2~2_combout  = (!\prog_sequencer|always10~0_combout  & \prog_sequencer|Add2~0_combout )

	.dataa(\prog_sequencer|always10~0_combout ),
	.datab(gnd),
	.datac(\prog_sequencer|Add2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add2~2 .lut_mask = 16'h5050;
defparam \prog_sequencer|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \prog_sequencer|hold~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\prog_sequencer|hold~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\prog_sequencer|hold~clkctrl_outclk ));
// synopsys translate_off
defparam \prog_sequencer|hold~clkctrl .clock_type = "global clock";
defparam \prog_sequencer|hold~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N0
cycloneive_lcell_comb \prog_sequencer|pm_addr[0] (
// Equation(s):
// \prog_sequencer|pm_addr [0] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|pm_addr [0]))) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|Add2~2_combout ))))

	.dataa(\prog_sequencer|Add2~2_combout ),
	.datab(\sync_reset~reg0_q ),
	.datac(\prog_sequencer|hold~clkctrl_outclk ),
	.datad(\prog_sequencer|pm_addr [0]),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [0]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[0] .lut_mask = 16'h3202;
defparam \prog_sequencer|pm_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N15
dffeas \prog_sequencer|cache_rdoffset[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_rdoffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[0] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_rdoffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N24
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[4]~feeder (
// Equation(s):
// \prog_sequencer|cache_wroffset[4]~feeder_combout  = \prog_sequencer|hold_count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|hold_count [6]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[4]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|cache_wroffset[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N25
dffeas \prog_sequencer|cache_wroffset[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wroffset[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[4] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y1_N12
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[3]~feeder (
// Equation(s):
// \prog_sequencer|cache_wroffset[3]~feeder_combout  = \prog_sequencer|hold_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|hold_count [5]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[3]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|cache_wroffset[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y1_N13
dffeas \prog_sequencer|cache_wroffset[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wroffset[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[3] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N8
cycloneive_lcell_comb \c|ShiftLeft0~27 (
// Equation(s):
// \c|ShiftLeft0~27_combout  = (!\prog_sequencer|cache_wroffset [4] & \prog_sequencer|cache_wroffset [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\prog_sequencer|cache_wroffset [3]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~27 .lut_mask = 16'h0F00;
defparam \c|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N6
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[1]~feeder (
// Equation(s):
// \prog_sequencer|cache_wroffset[1]~feeder_combout  = \prog_sequencer|hold_count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|hold_count [3]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[1]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|cache_wroffset[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y3_N7
dffeas \prog_sequencer|cache_wroffset[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wroffset[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[1] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N20
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[2]~feeder (
// Equation(s):
// \prog_sequencer|cache_wroffset[2]~feeder_combout  = \prog_sequencer|hold_count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|hold_count [4]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[2]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|cache_wroffset[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y3_N21
dffeas \prog_sequencer|cache_wroffset[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wroffset[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[2] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N17
dffeas \prog_sequencer|cache_wroffset[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|hold_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[0] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N30
cycloneive_lcell_comb \c|ShiftLeft0~41 (
// Equation(s):
// \c|ShiftLeft0~41_combout  = (\c|ShiftLeft0~27_combout  & (!\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0])))

	.dataa(\c|ShiftLeft0~27_combout ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~41 .lut_mask = 16'h0020;
defparam \c|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N18
cycloneive_lcell_comb \prog_sequencer|Add2~3 (
// Equation(s):
// \prog_sequencer|Add2~3_combout  = (\prog_sequencer|cache_rdoffset [1] & (!\prog_sequencer|Add2~1 )) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|Add2~1 ) # (GND)))
// \prog_sequencer|Add2~4  = CARRY((!\prog_sequencer|Add2~1 ) # (!\prog_sequencer|cache_rdoffset [1]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add2~1 ),
	.combout(\prog_sequencer|Add2~3_combout ),
	.cout(\prog_sequencer|Add2~4 ));
// synopsys translate_off
defparam \prog_sequencer|Add2~3 .lut_mask = 16'h3C3F;
defparam \prog_sequencer|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N14
cycloneive_lcell_comb \prog_sequencer|Add2~5 (
// Equation(s):
// \prog_sequencer|Add2~5_combout  = (!\prog_sequencer|always10~0_combout  & \prog_sequencer|Add2~3_combout )

	.dataa(gnd),
	.datab(\prog_sequencer|always10~0_combout ),
	.datac(gnd),
	.datad(\prog_sequencer|Add2~3_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Add2~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add2~5 .lut_mask = 16'h3300;
defparam \prog_sequencer|Add2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N2
cycloneive_lcell_comb \prog_sequencer|pm_addr[1] (
// Equation(s):
// \prog_sequencer|pm_addr [1] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|pm_addr [1]))) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|Add2~5_combout ))))

	.dataa(\prog_sequencer|Add2~5_combout ),
	.datab(\sync_reset~reg0_q ),
	.datac(\prog_sequencer|hold~clkctrl_outclk ),
	.datad(\prog_sequencer|pm_addr [1]),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [1]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[1] .lut_mask = 16'h3202;
defparam \prog_sequencer|pm_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N5
dffeas \prog_sequencer|cache_rdoffset[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_rdoffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[1] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_rdoffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N20
cycloneive_lcell_comb \prog_sequencer|Add2~6 (
// Equation(s):
// \prog_sequencer|Add2~6_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|Add2~4  $ (GND))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|Add2~4  & VCC))
// \prog_sequencer|Add2~7  = CARRY((\prog_sequencer|cache_rdoffset [2] & !\prog_sequencer|Add2~4 ))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add2~4 ),
	.combout(\prog_sequencer|Add2~6_combout ),
	.cout(\prog_sequencer|Add2~7 ));
// synopsys translate_off
defparam \prog_sequencer|Add2~6 .lut_mask = 16'hA50A;
defparam \prog_sequencer|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N12
cycloneive_lcell_comb \prog_sequencer|Add2~8 (
// Equation(s):
// \prog_sequencer|Add2~8_combout  = (\prog_sequencer|Add2~6_combout  & !\prog_sequencer|always10~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|Add2~6_combout ),
	.datad(\prog_sequencer|always10~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add2~8 .lut_mask = 16'h00F0;
defparam \prog_sequencer|Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N4
cycloneive_lcell_comb \prog_sequencer|pm_addr[2] (
// Equation(s):
// \prog_sequencer|pm_addr [2] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|pm_addr [2]))) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|Add2~8_combout ))))

	.dataa(\prog_sequencer|Add2~8_combout ),
	.datab(\prog_sequencer|pm_addr [2]),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|hold~clkctrl_outclk ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [2]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[2] .lut_mask = 16'h0C0A;
defparam \prog_sequencer|pm_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N11
dffeas \prog_sequencer|cache_rdoffset[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_rdoffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[2] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_rdoffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N28
cycloneive_lcell_comb \c|ShiftLeft0~31 (
// Equation(s):
// \c|ShiftLeft0~31_combout  = (!\prog_sequencer|cache_wroffset [4] & !\prog_sequencer|cache_wroffset [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\prog_sequencer|cache_wroffset [3]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~31 .lut_mask = 16'h000F;
defparam \c|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N20
cycloneive_lcell_comb \c|ShiftLeft0~34 (
// Equation(s):
// \c|ShiftLeft0~34_combout  = (\c|ShiftLeft0~31_combout  & (!\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0])))

	.dataa(\c|ShiftLeft0~31_combout ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~34 .lut_mask = 16'h0020;
defparam \c|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y1_N0
cycloneive_ram_block \prog_memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\prog_sequencer|rom_address[7]~7_combout ,\prog_sequencer|rom_address[6]~6_combout ,\prog_sequencer|rom_address[5]~5_combout ,\prog_sequencer|rom_address[4]~4_combout ,\prog_sequencer|rom_address[3]~3_combout ,\prog_sequencer|rom_address[2]~2_combout ,
\prog_sequencer|rom_address[1]~1_combout ,\prog_sequencer|rom_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "computational_test_Lab34.hex";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "program_memory:prog_memory|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ALTSYNCRAM";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000E70000000000000000000000000000000000000000000000000000000000000000039C00410000000000000000000000000000000000000039C00F60036400350023000C7003D800D9000D8008C0030000F600364003F0023000C5003D800D9000C0008C0031800F60036400330023000C3003D800D9000C8008C0031000F60036400350023000C1003D800D9000FC008C003080060001440040000C0002500040000A003C800D7003D800D90027000CA0023800BA000000000000000000000000000003880060001440040000C00024000400001003D800D100244009A0022000F6003440091002000088002000060001440040000C00020000400000;
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N0
cycloneive_lcell_comb \c|ShiftLeft0~32 (
// Equation(s):
// \c|ShiftLeft0~32_combout  = (\c|ShiftLeft0~31_combout  & (!\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0])))

	.dataa(\c|ShiftLeft0~31_combout ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~32 .lut_mask = 16'h2000;
defparam \c|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N10
cycloneive_lcell_comb \c|ShiftLeft0~33 (
// Equation(s):
// \c|ShiftLeft0~33_combout  = (\c|ShiftLeft0~31_combout  & (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0])))

	.dataa(\c|ShiftLeft0~31_combout ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~33 .lut_mask = 16'h0080;
defparam \c|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N2
cycloneive_lcell_comb \c|ShiftLeft0~35 (
// Equation(s):
// \c|ShiftLeft0~35_combout  = (\c|ShiftLeft0~31_combout  & (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0])))

	.dataa(\c|ShiftLeft0~31_combout ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~35 .lut_mask = 16'h8000;
defparam \c|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y6_N0
cycloneive_ram_block \c|r|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\c|ShiftLeft0~35_combout ,\c|ShiftLeft0~33_combout ,\c|ShiftLeft0~32_combout ,\c|ShiftLeft0~34_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\c|r|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "cache:c|ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 4;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_size = 9;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N16
cycloneive_lcell_comb \c|Mux4~10 (
// Equation(s):
// \c|Mux4~10_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\prog_sequencer|cache_rdoffset [0])))) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0] & ((\c|r|altsyncram_component|auto_generated|q_b [43]))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (\c|r|altsyncram_component|auto_generated|q_b [35]))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [35]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\prog_sequencer|cache_rdoffset [0]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [43]),
	.cin(gnd),
	.combout(\c|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~10 .lut_mask = 16'hF2C2;
defparam \c|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N14
cycloneive_lcell_comb \c|Mux4~11 (
// Equation(s):
// \c|Mux4~11_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux4~10_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [59]))) # (!\c|Mux4~10_combout  & (\c|r|altsyncram_component|auto_generated|q_b [51])))) # (!\prog_sequencer|cache_rdoffset 
// [1] & (((\c|Mux4~10_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [51]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [59]),
	.datad(\c|Mux4~10_combout ),
	.cin(gnd),
	.combout(\c|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~11 .lut_mask = 16'hF388;
defparam \c|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N18
cycloneive_lcell_comb \c|ShiftLeft0~39 (
// Equation(s):
// \c|ShiftLeft0~39_combout  = (\c|ShiftLeft0~27_combout  & (!\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0])))

	.dataa(\c|ShiftLeft0~27_combout ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~39 .lut_mask = 16'h2000;
defparam \c|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N16
cycloneive_lcell_comb \c|ShiftLeft0~40 (
// Equation(s):
// \c|ShiftLeft0~40_combout  = (\c|ShiftLeft0~27_combout  & (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0])))

	.dataa(\c|ShiftLeft0~27_combout ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~40 .lut_mask = 16'h0080;
defparam \c|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N24
cycloneive_lcell_comb \c|ShiftLeft0~42 (
// Equation(s):
// \c|ShiftLeft0~42_combout  = (\c|ShiftLeft0~27_combout  & (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0])))

	.dataa(\c|ShiftLeft0~27_combout ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~42 .lut_mask = 16'h8000;
defparam \c|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \c|r|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\c|ShiftLeft0~42_combout ,\c|ShiftLeft0~40_combout ,\c|ShiftLeft0~39_combout ,\c|ShiftLeft0~41_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\c|r|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "cache:c|ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_mask_width = 4;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_size = 9;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 96;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 96;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N12
cycloneive_lcell_comb \c|Mux4~17 (
// Equation(s):
// \c|Mux4~17_combout  = (\prog_sequencer|cache_rdoffset [1] & (\prog_sequencer|cache_rdoffset [0])) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0] & (\c|r|altsyncram_component|auto_generated|q_b [107])) # 
// (!\prog_sequencer|cache_rdoffset [0] & ((\c|r|altsyncram_component|auto_generated|q_b [99])))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [107]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [99]),
	.cin(gnd),
	.combout(\c|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~17 .lut_mask = 16'hD9C8;
defparam \c|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N30
cycloneive_lcell_comb \c|Mux4~18 (
// Equation(s):
// \c|Mux4~18_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux4~17_combout  & (\c|r|altsyncram_component|auto_generated|q_b [123])) # (!\c|Mux4~17_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [115]))))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (((\c|Mux4~17_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [123]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [115]),
	.datad(\c|Mux4~17_combout ),
	.cin(gnd),
	.combout(\c|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~18 .lut_mask = 16'hBBC0;
defparam \c|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N22
cycloneive_lcell_comb \prog_sequencer|Add2~9 (
// Equation(s):
// \prog_sequencer|Add2~9_combout  = (\prog_sequencer|cache_rdoffset [3] & (!\prog_sequencer|Add2~7 )) # (!\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|Add2~7 ) # (GND)))
// \prog_sequencer|Add2~10  = CARRY((!\prog_sequencer|Add2~7 ) # (!\prog_sequencer|cache_rdoffset [3]))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add2~7 ),
	.combout(\prog_sequencer|Add2~9_combout ),
	.cout(\prog_sequencer|Add2~10 ));
// synopsys translate_off
defparam \prog_sequencer|Add2~9 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N22
cycloneive_lcell_comb \prog_sequencer|Add2~11 (
// Equation(s):
// \prog_sequencer|Add2~11_combout  = (!\prog_sequencer|always10~0_combout  & \prog_sequencer|Add2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|always10~0_combout ),
	.datad(\prog_sequencer|Add2~9_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Add2~11_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add2~11 .lut_mask = 16'h0F00;
defparam \prog_sequencer|Add2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N14
cycloneive_lcell_comb \prog_sequencer|pm_addr[3] (
// Equation(s):
// \prog_sequencer|pm_addr [3] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|pm_addr [3]))) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|Add2~11_combout ))))

	.dataa(\prog_sequencer|Add2~11_combout ),
	.datab(\prog_sequencer|pm_addr [3]),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|hold~clkctrl_outclk ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [3]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[3] .lut_mask = 16'h0C0A;
defparam \prog_sequencer|pm_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N23
dffeas \prog_sequencer|cache_rdoffset[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_rdoffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[3] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_rdoffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N12
cycloneive_lcell_comb \c|ShiftLeft0~38 (
// Equation(s):
// \c|ShiftLeft0~38_combout  = (\c|ShiftLeft0~31_combout  & (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0])))

	.dataa(\c|ShiftLeft0~31_combout ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~38 .lut_mask = 16'h0002;
defparam \c|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N22
cycloneive_lcell_comb \c|ShiftLeft0~37 (
// Equation(s):
// \c|ShiftLeft0~37_combout  = (\c|ShiftLeft0~31_combout  & (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0])))

	.dataa(\c|ShiftLeft0~31_combout ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~37 .lut_mask = 16'h0200;
defparam \c|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N28
cycloneive_lcell_comb \c|ShiftLeft0~36 (
// Equation(s):
// \c|ShiftLeft0~36_combout  = (\c|ShiftLeft0~31_combout  & (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0])))

	.dataa(\c|ShiftLeft0~31_combout ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~36 .lut_mask = 16'h0008;
defparam \c|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N26
cycloneive_lcell_comb \c|ShiftLeft0~44 (
// Equation(s):
// \c|ShiftLeft0~44_combout  = (\c|ShiftLeft0~31_combout  & (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0])))

	.dataa(\c|ShiftLeft0~31_combout ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~44 .lut_mask = 16'h0800;
defparam \c|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \c|r|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\c|ShiftLeft0~44_combout ,\c|ShiftLeft0~36_combout ,\c|ShiftLeft0~37_combout ,\c|ShiftLeft0~38_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\c|r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cache:c|ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 4;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N8
cycloneive_lcell_comb \c|Mux4~14 (
// Equation(s):
// \c|Mux4~14_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [1])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & (\c|r|altsyncram_component|auto_generated|q_b [19])) # 
// (!\prog_sequencer|cache_rdoffset [1] & ((\c|r|altsyncram_component|auto_generated|q_b [3])))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [19]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\c|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~14 .lut_mask = 16'hD9C8;
defparam \c|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N22
cycloneive_lcell_comb \c|Mux4~15 (
// Equation(s):
// \c|Mux4~15_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux4~14_combout  & (\c|r|altsyncram_component|auto_generated|q_b [27])) # (!\c|Mux4~14_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [11]))))) # (!\prog_sequencer|cache_rdoffset 
// [0] & (((\c|Mux4~14_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [27]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|Mux4~14_combout ),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\c|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~15 .lut_mask = 16'hBCB0;
defparam \c|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N30
cycloneive_lcell_comb \c|ShiftLeft0~30 (
// Equation(s):
// \c|ShiftLeft0~30_combout  = (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & (\c|ShiftLeft0~27_combout  & !\prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\c|ShiftLeft0~27_combout ),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~30 .lut_mask = 16'h0010;
defparam \c|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N12
cycloneive_lcell_comb \c|ShiftLeft0~29 (
// Equation(s):
// \c|ShiftLeft0~29_combout  = (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & (\c|ShiftLeft0~27_combout  & \prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\c|ShiftLeft0~27_combout ),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~29 .lut_mask = 16'h1000;
defparam \c|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N10
cycloneive_lcell_comb \c|ShiftLeft0~28 (
// Equation(s):
// \c|ShiftLeft0~28_combout  = (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & (\c|ShiftLeft0~27_combout  & !\prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\c|ShiftLeft0~27_combout ),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~28 .lut_mask = 16'h0020;
defparam \c|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N14
cycloneive_lcell_comb \c|ShiftLeft0~43 (
// Equation(s):
// \c|ShiftLeft0~43_combout  = (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & (\c|ShiftLeft0~27_combout  & \prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\c|ShiftLeft0~27_combout ),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~43 .lut_mask = 16'h2000;
defparam \c|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y3_N0
cycloneive_ram_block \c|r|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\c|ShiftLeft0~43_combout ,\c|ShiftLeft0~28_combout ,\c|ShiftLeft0~29_combout ,\c|ShiftLeft0~30_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\c|r|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "cache:c|ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 4;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_size = 9;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 64;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 64;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N20
cycloneive_lcell_comb \c|Mux4~12 (
// Equation(s):
// \c|Mux4~12_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\prog_sequencer|cache_rdoffset [0]) # (\c|r|altsyncram_component|auto_generated|q_b [83])))) # (!\prog_sequencer|cache_rdoffset [1] & (\c|r|altsyncram_component|auto_generated|q_b [67] & 
// (!\prog_sequencer|cache_rdoffset [0])))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [67]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\prog_sequencer|cache_rdoffset [0]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [83]),
	.cin(gnd),
	.combout(\c|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~12 .lut_mask = 16'hCEC2;
defparam \c|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N10
cycloneive_lcell_comb \c|Mux4~13 (
// Equation(s):
// \c|Mux4~13_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux4~12_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [91]))) # (!\c|Mux4~12_combout  & (\c|r|altsyncram_component|auto_generated|q_b [75])))) # (!\prog_sequencer|cache_rdoffset 
// [0] & (((\c|Mux4~12_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [75]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [91]),
	.datad(\c|Mux4~12_combout ),
	.cin(gnd),
	.combout(\c|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~13 .lut_mask = 16'hF388;
defparam \c|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N28
cycloneive_lcell_comb \c|Mux4~16 (
// Equation(s):
// \c|Mux4~16_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|cache_rdoffset [3])) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3] & ((\c|Mux4~13_combout ))) # (!\prog_sequencer|cache_rdoffset [3] & 
// (\c|Mux4~15_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|Mux4~15_combout ),
	.datad(\c|Mux4~13_combout ),
	.cin(gnd),
	.combout(\c|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~16 .lut_mask = 16'hDC98;
defparam \c|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N0
cycloneive_lcell_comb \c|Mux4~19 (
// Equation(s):
// \c|Mux4~19_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux4~16_combout  & ((\c|Mux4~18_combout ))) # (!\c|Mux4~16_combout  & (\c|Mux4~11_combout )))) # (!\prog_sequencer|cache_rdoffset [2] & (((\c|Mux4~16_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|Mux4~11_combout ),
	.datac(\c|Mux4~18_combout ),
	.datad(\c|Mux4~16_combout ),
	.cin(gnd),
	.combout(\c|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~19 .lut_mask = 16'hF588;
defparam \c|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N22
cycloneive_lcell_comb \c|ShiftLeft0~8 (
// Equation(s):
// \c|ShiftLeft0~8_combout  = (\prog_sequencer|cache_wroffset [4] & !\prog_sequencer|cache_wroffset [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\prog_sequencer|cache_wroffset [3]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~8 .lut_mask = 16'h00F0;
defparam \c|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N8
cycloneive_lcell_comb \c|ShiftLeft0~16 (
// Equation(s):
// \c|ShiftLeft0~16_combout  = (!\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~8_combout  & !\prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~8_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~16 .lut_mask = 16'h0040;
defparam \c|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N2
cycloneive_lcell_comb \c|ShiftLeft0~15 (
// Equation(s):
// \c|ShiftLeft0~15_combout  = (\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~8_combout  & !\prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~8_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~15 .lut_mask = 16'h0080;
defparam \c|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N24
cycloneive_lcell_comb \c|ShiftLeft0~10 (
// Equation(s):
// \c|ShiftLeft0~10_combout  = (\prog_sequencer|cache_wroffset [4] & \prog_sequencer|cache_wroffset [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\prog_sequencer|cache_wroffset [3]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~10 .lut_mask = 16'hF000;
defparam \c|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N0
cycloneive_lcell_comb \c|ShiftLeft0~14 (
// Equation(s):
// \c|ShiftLeft0~14_combout  = (!\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~10_combout  & !\prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~10_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~14 .lut_mask = 16'h0040;
defparam \c|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N18
cycloneive_lcell_comb \c|ShiftLeft0~17 (
// Equation(s):
// \c|ShiftLeft0~17_combout  = (\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~10_combout  & !\prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~10_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~17 .lut_mask = 16'h0080;
defparam \c|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y7_N0
cycloneive_ram_block \c|r|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\c|ShiftLeft0~17_combout ,\c|ShiftLeft0~14_combout ,\c|ShiftLeft0~15_combout ,\c|ShiftLeft0~16_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\c|r|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "cache:c|ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_mask_width = 4;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_size = 9;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 136;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 136;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N0
cycloneive_lcell_comb \c|Mux4~0 (
// Equation(s):
// \c|Mux4~0_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|cache_rdoffset [3])) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3] & ((\c|r|altsyncram_component|auto_generated|q_b [203]))) # 
// (!\prog_sequencer|cache_rdoffset [3] & (\c|r|altsyncram_component|auto_generated|q_b [139]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [139]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [203]),
	.cin(gnd),
	.combout(\c|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~0 .lut_mask = 16'hDC98;
defparam \c|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N8
cycloneive_lcell_comb \c|Mux4~1 (
// Equation(s):
// \c|Mux4~1_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux4~0_combout  & (\c|r|altsyncram_component|auto_generated|q_b [235])) # (!\c|Mux4~0_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [171]))))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux4~0_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [235]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [171]),
	.datad(\c|Mux4~0_combout ),
	.cin(gnd),
	.combout(\c|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~1 .lut_mask = 16'hDDA0;
defparam \c|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N18
cycloneive_lcell_comb \c|ShiftLeft0~22 (
// Equation(s):
// \c|ShiftLeft0~22_combout  = (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0]))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(gnd),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~22 .lut_mask = 16'h2200;
defparam \c|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N26
cycloneive_lcell_comb \c|ShiftLeft0~25 (
// Equation(s):
// \c|ShiftLeft0~25_combout  = (!\prog_sequencer|cache_wroffset [3] & (\prog_sequencer|cache_wroffset [4] & \c|ShiftLeft0~22_combout ))

	.dataa(\prog_sequencer|cache_wroffset [3]),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\c|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\c|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~25 .lut_mask = 16'h5000;
defparam \c|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N28
cycloneive_lcell_comb \c|ShiftLeft0~24 (
// Equation(s):
// \c|ShiftLeft0~24_combout  = (\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~8_combout  & \prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~8_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~24 .lut_mask = 16'h8000;
defparam \c|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N4
cycloneive_lcell_comb \c|ShiftLeft0~23 (
// Equation(s):
// \c|ShiftLeft0~23_combout  = (\prog_sequencer|cache_wroffset [3] & (\prog_sequencer|cache_wroffset [4] & \c|ShiftLeft0~22_combout ))

	.dataa(\prog_sequencer|cache_wroffset [3]),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\c|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\c|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~23 .lut_mask = 16'hA000;
defparam \c|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N6
cycloneive_lcell_comb \c|ShiftLeft0~26 (
// Equation(s):
// \c|ShiftLeft0~26_combout  = (\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~10_combout  & \prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~10_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~26 .lut_mask = 16'h8000;
defparam \c|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y3_N0
cycloneive_ram_block \c|r|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\c|ShiftLeft0~26_combout ,\c|ShiftLeft0~23_combout ,\c|ShiftLeft0~24_combout ,\c|ShiftLeft0~25_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\c|r|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "cache:c|ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_mask_width = 4;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_size = 9;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 152;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 152;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N12
cycloneive_lcell_comb \c|Mux4~7 (
// Equation(s):
// \c|Mux4~7_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2]) # ((\c|r|altsyncram_component|auto_generated|q_b [219])))) # (!\prog_sequencer|cache_rdoffset [3] & (!\prog_sequencer|cache_rdoffset [2] & 
// (\c|r|altsyncram_component|auto_generated|q_b [155])))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [155]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [219]),
	.cin(gnd),
	.combout(\c|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~7 .lut_mask = 16'hBA98;
defparam \c|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N4
cycloneive_lcell_comb \c|Mux4~8 (
// Equation(s):
// \c|Mux4~8_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux4~7_combout  & (\c|r|altsyncram_component|auto_generated|q_b [251])) # (!\c|Mux4~7_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [187]))))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux4~7_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [251]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [187]),
	.datad(\c|Mux4~7_combout ),
	.cin(gnd),
	.combout(\c|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~8 .lut_mask = 16'hDDA0;
defparam \c|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N12
cycloneive_lcell_comb \c|ShiftLeft0~12 (
// Equation(s):
// \c|ShiftLeft0~12_combout  = (!\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~8_combout  & \prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~8_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~12 .lut_mask = 16'h1000;
defparam \c|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N16
cycloneive_lcell_comb \c|ShiftLeft0~9 (
// Equation(s):
// \c|ShiftLeft0~9_combout  = (\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~8_combout  & \prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~8_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~9 .lut_mask = 16'h2000;
defparam \c|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N14
cycloneive_lcell_comb \c|ShiftLeft0~11 (
// Equation(s):
// \c|ShiftLeft0~11_combout  = (!\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~10_combout  & \prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~10_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~11 .lut_mask = 16'h1000;
defparam \c|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N26
cycloneive_lcell_comb \c|ShiftLeft0~13 (
// Equation(s):
// \c|ShiftLeft0~13_combout  = (\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~10_combout  & \prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~10_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~13 .lut_mask = 16'h2000;
defparam \c|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y6_N0
cycloneive_ram_block \c|r|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\c|ShiftLeft0~13_combout ,\c|ShiftLeft0~11_combout ,\c|ShiftLeft0~9_combout ,\c|ShiftLeft0~12_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\c|r|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "cache:c|ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_mask_width = 4;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_size = 9;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 144;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 144;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N14
cycloneive_lcell_comb \c|Mux4~2 (
// Equation(s):
// \c|Mux4~2_combout  = (\prog_sequencer|cache_rdoffset [3] & (((\prog_sequencer|cache_rdoffset [2])))) # (!\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2] & (\c|r|altsyncram_component|auto_generated|q_b [179])) # 
// (!\prog_sequencer|cache_rdoffset [2] & ((\c|r|altsyncram_component|auto_generated|q_b [147])))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [179]),
	.datac(\prog_sequencer|cache_rdoffset [2]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [147]),
	.cin(gnd),
	.combout(\c|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~2 .lut_mask = 16'hE5E0;
defparam \c|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N22
cycloneive_lcell_comb \c|Mux4~3 (
// Equation(s):
// \c|Mux4~3_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux4~2_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [243]))) # (!\c|Mux4~2_combout  & (\c|r|altsyncram_component|auto_generated|q_b [211])))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux4~2_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [211]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [243]),
	.datad(\c|Mux4~2_combout ),
	.cin(gnd),
	.combout(\c|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~3 .lut_mask = 16'hF388;
defparam \c|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N24
cycloneive_lcell_comb \c|ShiftLeft0~20 (
// Equation(s):
// \c|ShiftLeft0~20_combout  = (!\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~8_combout  & !\prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~8_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~20 .lut_mask = 16'h0010;
defparam \c|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N4
cycloneive_lcell_comb \c|ShiftLeft0~18 (
// Equation(s):
// \c|ShiftLeft0~18_combout  = (\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~8_combout  & !\prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~8_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~18 .lut_mask = 16'h0020;
defparam \c|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N10
cycloneive_lcell_comb \c|ShiftLeft0~19 (
// Equation(s):
// \c|ShiftLeft0~19_combout  = (!\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~10_combout  & !\prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~10_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~19 .lut_mask = 16'h0010;
defparam \c|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N22
cycloneive_lcell_comb \c|ShiftLeft0~21 (
// Equation(s):
// \c|ShiftLeft0~21_combout  = (\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & (\c|ShiftLeft0~10_combout  & !\prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\c|ShiftLeft0~10_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\c|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \c|ShiftLeft0~21 .lut_mask = 16'h0020;
defparam \c|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y4_N0
cycloneive_ram_block \c|r|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0],gnd,
\prog_memory|altsyncram_component|auto_generated|q_a [7],\prog_memory|altsyncram_component|auto_generated|q_a [6],\prog_memory|altsyncram_component|auto_generated|q_a [5],\prog_memory|altsyncram_component|auto_generated|q_a [4],
\prog_memory|altsyncram_component|auto_generated|q_a [3],\prog_memory|altsyncram_component|auto_generated|q_a [2],\prog_memory|altsyncram_component|auto_generated|q_a [1],\prog_memory|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\c|ShiftLeft0~21_combout ,\c|ShiftLeft0~19_combout ,\c|ShiftLeft0~18_combout ,\c|ShiftLeft0~20_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\c|r|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "cache:c|ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_mask_width = 4;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_size = 9;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 128;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 36;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 128;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 1;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 2;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 256;
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock0";
defparam \c|r|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N16
cycloneive_lcell_comb \c|Mux4~4 (
// Equation(s):
// \c|Mux4~4_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|r|altsyncram_component|auto_generated|q_b [163]) # ((\prog_sequencer|cache_rdoffset [3])))) # (!\prog_sequencer|cache_rdoffset [2] & (((!\prog_sequencer|cache_rdoffset [3] & 
// \c|r|altsyncram_component|auto_generated|q_b [131]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [163]),
	.datac(\prog_sequencer|cache_rdoffset [3]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [131]),
	.cin(gnd),
	.combout(\c|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~4 .lut_mask = 16'hADA8;
defparam \c|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N12
cycloneive_lcell_comb \c|Mux4~5 (
// Equation(s):
// \c|Mux4~5_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux4~4_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [227]))) # (!\c|Mux4~4_combout  & (\c|r|altsyncram_component|auto_generated|q_b [195])))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux4~4_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [195]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [227]),
	.datad(\c|Mux4~4_combout ),
	.cin(gnd),
	.combout(\c|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~5 .lut_mask = 16'hF388;
defparam \c|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N10
cycloneive_lcell_comb \c|Mux4~6 (
// Equation(s):
// \c|Mux4~6_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [1])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & (\c|Mux4~3_combout )) # (!\prog_sequencer|cache_rdoffset [1] & 
// ((\c|Mux4~5_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|Mux4~3_combout ),
	.datad(\c|Mux4~5_combout ),
	.cin(gnd),
	.combout(\c|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~6 .lut_mask = 16'hD9C8;
defparam \c|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N26
cycloneive_lcell_comb \c|Mux4~9 (
// Equation(s):
// \c|Mux4~9_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux4~6_combout  & ((\c|Mux4~8_combout ))) # (!\c|Mux4~6_combout  & (\c|Mux4~1_combout )))) # (!\prog_sequencer|cache_rdoffset [0] & (((\c|Mux4~6_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\c|Mux4~1_combout ),
	.datac(\c|Mux4~8_combout ),
	.datad(\c|Mux4~6_combout ),
	.cin(gnd),
	.combout(\c|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~9 .lut_mask = 16'hF588;
defparam \c|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N12
cycloneive_lcell_comb \inst_decoder|ir~1 (
// Equation(s):
// \inst_decoder|ir~1_combout  = (\prog_sequencer|hold_out~0_combout ) # ((\prog_sequencer|cache_rdoffset [4] & ((\c|Mux4~9_combout ))) # (!\prog_sequencer|cache_rdoffset [4] & (\c|Mux4~19_combout )))

	.dataa(\prog_sequencer|cache_rdoffset [4]),
	.datab(\prog_sequencer|hold_out~0_combout ),
	.datac(\c|Mux4~19_combout ),
	.datad(\c|Mux4~9_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~1 .lut_mask = 16'hFEDC;
defparam \inst_decoder|ir~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y7_N13
dffeas \inst_decoder|ir[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_decoder|ir~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[3] .is_wysiwyg = "true";
defparam \inst_decoder|ir[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N24
cycloneive_lcell_comb \prog_sequencer|Add2~12 (
// Equation(s):
// \prog_sequencer|Add2~12_combout  = (\prog_sequencer|cache_rdoffset [4] & (\prog_sequencer|Add2~10  $ (GND))) # (!\prog_sequencer|cache_rdoffset [4] & (!\prog_sequencer|Add2~10  & VCC))
// \prog_sequencer|Add2~13  = CARRY((\prog_sequencer|cache_rdoffset [4] & !\prog_sequencer|Add2~10 ))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdoffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add2~10 ),
	.combout(\prog_sequencer|Add2~12_combout ),
	.cout(\prog_sequencer|Add2~13 ));
// synopsys translate_off
defparam \prog_sequencer|Add2~12 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N26
cycloneive_lcell_comb \prog_sequencer|Add2~15 (
// Equation(s):
// \prog_sequencer|Add2~15_combout  = (\prog_sequencer|pc [5] & (!\prog_sequencer|Add2~13 )) # (!\prog_sequencer|pc [5] & ((\prog_sequencer|Add2~13 ) # (GND)))
// \prog_sequencer|Add2~16  = CARRY((!\prog_sequencer|Add2~13 ) # (!\prog_sequencer|pc [5]))

	.dataa(\prog_sequencer|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add2~13 ),
	.combout(\prog_sequencer|Add2~15_combout ),
	.cout(\prog_sequencer|Add2~16 ));
// synopsys translate_off
defparam \prog_sequencer|Add2~15 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|Add2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N28
cycloneive_lcell_comb \prog_sequencer|Add2~18 (
// Equation(s):
// \prog_sequencer|Add2~18_combout  = (\prog_sequencer|pc [6] & (\prog_sequencer|Add2~16  $ (GND))) # (!\prog_sequencer|pc [6] & (!\prog_sequencer|Add2~16  & VCC))
// \prog_sequencer|Add2~19  = CARRY((\prog_sequencer|pc [6] & !\prog_sequencer|Add2~16 ))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add2~16 ),
	.combout(\prog_sequencer|Add2~18_combout ),
	.cout(\prog_sequencer|Add2~19 ));
// synopsys translate_off
defparam \prog_sequencer|Add2~18 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N30
cycloneive_lcell_comb \prog_sequencer|Add2~21 (
// Equation(s):
// \prog_sequencer|Add2~21_combout  = \prog_sequencer|pc [7] $ (\prog_sequencer|Add2~19 )

	.dataa(\prog_sequencer|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prog_sequencer|Add2~19 ),
	.combout(\prog_sequencer|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add2~21 .lut_mask = 16'h5A5A;
defparam \prog_sequencer|Add2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N4
cycloneive_lcell_comb \prog_sequencer|Add2~23 (
// Equation(s):
// \prog_sequencer|Add2~23_combout  = (\prog_sequencer|always10~0_combout  & (\inst_decoder|ir [3])) # (!\prog_sequencer|always10~0_combout  & ((\prog_sequencer|Add2~21_combout )))

	.dataa(gnd),
	.datab(\inst_decoder|ir [3]),
	.datac(\prog_sequencer|always10~0_combout ),
	.datad(\prog_sequencer|Add2~21_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add2~23 .lut_mask = 16'hCFC0;
defparam \prog_sequencer|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N6
cycloneive_lcell_comb \prog_sequencer|pm_addr[7] (
// Equation(s):
// \prog_sequencer|pm_addr [7] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|pm_addr [7])) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|Add2~23_combout )))))

	.dataa(\prog_sequencer|pm_addr [7]),
	.datab(\sync_reset~reg0_q ),
	.datac(\prog_sequencer|hold~clkctrl_outclk ),
	.datad(\prog_sequencer|Add2~23_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [7]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[7] .lut_mask = 16'h2320;
defparam \prog_sequencer|pm_addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N31
dffeas \prog_sequencer|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[7] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N26
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~7 (
// Equation(s):
// \prog_sequencer|rom_address[7]~7_combout  = (!\sync_reset~reg0_q  & (\prog_sequencer|pc [7] & !\prog_sequencer|reset_1shot~q ))

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(\prog_sequencer|pc [7]),
	.datad(\prog_sequencer|reset_1shot~q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~7 .lut_mask = 16'h0030;
defparam \prog_sequencer|rom_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N16
cycloneive_lcell_comb \c|Mux5~17 (
// Equation(s):
// \c|Mux5~17_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0]) # ((\c|r|altsyncram_component|auto_generated|q_b [114])))) # (!\prog_sequencer|cache_rdoffset [1] & (!\prog_sequencer|cache_rdoffset [0] & 
// (\c|r|altsyncram_component|auto_generated|q_b [98])))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [98]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [114]),
	.cin(gnd),
	.combout(\c|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~17 .lut_mask = 16'hBA98;
defparam \c|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N18
cycloneive_lcell_comb \c|Mux5~18 (
// Equation(s):
// \c|Mux5~18_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux5~17_combout  & (\c|r|altsyncram_component|auto_generated|q_b [122])) # (!\c|Mux5~17_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [106]))))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (((\c|Mux5~17_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [122]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [106]),
	.datad(\c|Mux5~17_combout ),
	.cin(gnd),
	.combout(\c|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~18 .lut_mask = 16'hDDA0;
defparam \c|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N28
cycloneive_lcell_comb \c|Mux5~10 (
// Equation(s):
// \c|Mux5~10_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\prog_sequencer|cache_rdoffset [0])))) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0] & ((\c|r|altsyncram_component|auto_generated|q_b [74]))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (\c|r|altsyncram_component|auto_generated|q_b [66]))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [66]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [74]),
	.datad(\prog_sequencer|cache_rdoffset [0]),
	.cin(gnd),
	.combout(\c|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~10 .lut_mask = 16'hFC22;
defparam \c|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N18
cycloneive_lcell_comb \c|Mux5~11 (
// Equation(s):
// \c|Mux5~11_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux5~10_combout  & (\c|r|altsyncram_component|auto_generated|q_b [90])) # (!\c|Mux5~10_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [82]))))) # (!\prog_sequencer|cache_rdoffset 
// [1] & (((\c|Mux5~10_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [90]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [82]),
	.datad(\c|Mux5~10_combout ),
	.cin(gnd),
	.combout(\c|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~11 .lut_mask = 16'hBBC0;
defparam \c|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N18
cycloneive_lcell_comb \c|Mux5~14 (
// Equation(s):
// \c|Mux5~14_combout  = (\prog_sequencer|cache_rdoffset [0] & (((\c|r|altsyncram_component|auto_generated|q_b [10]) # (\prog_sequencer|cache_rdoffset [1])))) # (!\prog_sequencer|cache_rdoffset [0] & (\c|r|altsyncram_component|auto_generated|q_b [2] & 
// ((!\prog_sequencer|cache_rdoffset [1]))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [2]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [10]),
	.datad(\prog_sequencer|cache_rdoffset [1]),
	.cin(gnd),
	.combout(\c|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~14 .lut_mask = 16'hCCE2;
defparam \c|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N26
cycloneive_lcell_comb \c|Mux5~15 (
// Equation(s):
// \c|Mux5~15_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux5~14_combout  & (\c|r|altsyncram_component|auto_generated|q_b [26])) # (!\c|Mux5~14_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [18]))))) # (!\prog_sequencer|cache_rdoffset 
// [1] & (((\c|Mux5~14_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [26]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [18]),
	.datad(\c|Mux5~14_combout ),
	.cin(gnd),
	.combout(\c|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~15 .lut_mask = 16'hDDA0;
defparam \c|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N20
cycloneive_lcell_comb \c|Mux5~12 (
// Equation(s):
// \c|Mux5~12_combout  = (\prog_sequencer|cache_rdoffset [0] & (((\prog_sequencer|cache_rdoffset [1])))) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & (\c|r|altsyncram_component|auto_generated|q_b [50])) # 
// (!\prog_sequencer|cache_rdoffset [1] & ((\c|r|altsyncram_component|auto_generated|q_b [34])))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [50]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [34]),
	.datad(\prog_sequencer|cache_rdoffset [1]),
	.cin(gnd),
	.combout(\c|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~12 .lut_mask = 16'hEE50;
defparam \c|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N22
cycloneive_lcell_comb \c|Mux5~13 (
// Equation(s):
// \c|Mux5~13_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux5~12_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [58]))) # (!\c|Mux5~12_combout  & (\c|r|altsyncram_component|auto_generated|q_b [42])))) # (!\prog_sequencer|cache_rdoffset 
// [0] & (((\c|Mux5~12_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [42]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [58]),
	.datad(\c|Mux5~12_combout ),
	.cin(gnd),
	.combout(\c|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~13 .lut_mask = 16'hF588;
defparam \c|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N28
cycloneive_lcell_comb \c|Mux5~16 (
// Equation(s):
// \c|Mux5~16_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3]) # ((\c|Mux5~13_combout )))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [3] & (\c|Mux5~15_combout )))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|Mux5~15_combout ),
	.datad(\c|Mux5~13_combout ),
	.cin(gnd),
	.combout(\c|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~16 .lut_mask = 16'hBA98;
defparam \c|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N22
cycloneive_lcell_comb \c|Mux5~19 (
// Equation(s):
// \c|Mux5~19_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux5~16_combout  & (\c|Mux5~18_combout )) # (!\c|Mux5~16_combout  & ((\c|Mux5~11_combout ))))) # (!\prog_sequencer|cache_rdoffset [3] & (((\c|Mux5~16_combout ))))

	.dataa(\c|Mux5~18_combout ),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|Mux5~11_combout ),
	.datad(\c|Mux5~16_combout ),
	.cin(gnd),
	.combout(\c|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~19 .lut_mask = 16'hBBC0;
defparam \c|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N24
cycloneive_lcell_comb \c|Mux5~7 (
// Equation(s):
// \c|Mux5~7_combout  = (\prog_sequencer|cache_rdoffset [3] & (((\prog_sequencer|cache_rdoffset [2])))) # (!\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2] & ((\c|r|altsyncram_component|auto_generated|q_b [186]))) # 
// (!\prog_sequencer|cache_rdoffset [2] & (\c|r|altsyncram_component|auto_generated|q_b [154]))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [154]),
	.datac(\prog_sequencer|cache_rdoffset [2]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [186]),
	.cin(gnd),
	.combout(\c|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~7 .lut_mask = 16'hF4A4;
defparam \c|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N14
cycloneive_lcell_comb \c|Mux5~8 (
// Equation(s):
// \c|Mux5~8_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux5~7_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [250]))) # (!\c|Mux5~7_combout  & (\c|r|altsyncram_component|auto_generated|q_b [218])))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux5~7_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [218]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [250]),
	.datad(\c|Mux5~7_combout ),
	.cin(gnd),
	.combout(\c|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~8 .lut_mask = 16'hF588;
defparam \c|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N26
cycloneive_lcell_comb \c|Mux5~0 (
// Equation(s):
// \c|Mux5~0_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|cache_rdoffset [3])) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3] & (\c|r|altsyncram_component|auto_generated|q_b [210])) # 
// (!\prog_sequencer|cache_rdoffset [3] & ((\c|r|altsyncram_component|auto_generated|q_b [146])))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [210]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [146]),
	.cin(gnd),
	.combout(\c|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~0 .lut_mask = 16'hD9C8;
defparam \c|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N0
cycloneive_lcell_comb \c|Mux5~1 (
// Equation(s):
// \c|Mux5~1_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux5~0_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [242]))) # (!\c|Mux5~0_combout  & (\c|r|altsyncram_component|auto_generated|q_b [178])))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux5~0_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [178]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|Mux5~0_combout ),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [242]),
	.cin(gnd),
	.combout(\c|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~1 .lut_mask = 16'hF838;
defparam \c|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N26
cycloneive_lcell_comb \c|Mux5~2 (
// Equation(s):
// \c|Mux5~2_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3]) # ((\c|r|altsyncram_component|auto_generated|q_b [170])))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [3] & 
// (\c|r|altsyncram_component|auto_generated|q_b [138])))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [138]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [170]),
	.cin(gnd),
	.combout(\c|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~2 .lut_mask = 16'hBA98;
defparam \c|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N4
cycloneive_lcell_comb \c|Mux5~3 (
// Equation(s):
// \c|Mux5~3_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux5~2_combout  & (\c|r|altsyncram_component|auto_generated|q_b [234])) # (!\c|Mux5~2_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [202]))))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux5~2_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [234]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|Mux5~2_combout ),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [202]),
	.cin(gnd),
	.combout(\c|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~3 .lut_mask = 16'hBCB0;
defparam \c|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N2
cycloneive_lcell_comb \c|Mux5~4 (
// Equation(s):
// \c|Mux5~4_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|r|altsyncram_component|auto_generated|q_b [194]) # ((\prog_sequencer|cache_rdoffset [2])))) # (!\prog_sequencer|cache_rdoffset [3] & (((\c|r|altsyncram_component|auto_generated|q_b [130] & 
// !\prog_sequencer|cache_rdoffset [2]))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [194]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [130]),
	.datad(\prog_sequencer|cache_rdoffset [2]),
	.cin(gnd),
	.combout(\c|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~4 .lut_mask = 16'hAAD8;
defparam \c|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N6
cycloneive_lcell_comb \c|Mux5~5 (
// Equation(s):
// \c|Mux5~5_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux5~4_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [226]))) # (!\c|Mux5~4_combout  & (\c|r|altsyncram_component|auto_generated|q_b [162])))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux5~4_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [162]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [226]),
	.datad(\c|Mux5~4_combout ),
	.cin(gnd),
	.combout(\c|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~5 .lut_mask = 16'hF588;
defparam \c|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N10
cycloneive_lcell_comb \c|Mux5~6 (
// Equation(s):
// \c|Mux5~6_combout  = (\prog_sequencer|cache_rdoffset [1] & (\prog_sequencer|cache_rdoffset [0])) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0] & (\c|Mux5~3_combout )) # (!\prog_sequencer|cache_rdoffset [0] & 
// ((\c|Mux5~5_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|Mux5~3_combout ),
	.datad(\c|Mux5~5_combout ),
	.cin(gnd),
	.combout(\c|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~6 .lut_mask = 16'hD9C8;
defparam \c|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N0
cycloneive_lcell_comb \c|Mux5~9 (
// Equation(s):
// \c|Mux5~9_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux5~6_combout  & (\c|Mux5~8_combout )) # (!\c|Mux5~6_combout  & ((\c|Mux5~1_combout ))))) # (!\prog_sequencer|cache_rdoffset [1] & (((\c|Mux5~6_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|Mux5~8_combout ),
	.datac(\c|Mux5~1_combout ),
	.datad(\c|Mux5~6_combout ),
	.cin(gnd),
	.combout(\c|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~9 .lut_mask = 16'hDDA0;
defparam \c|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N8
cycloneive_lcell_comb \inst_decoder|ir~5 (
// Equation(s):
// \inst_decoder|ir~5_combout  = (!\prog_sequencer|hold_out~0_combout  & ((\prog_sequencer|cache_rdoffset [4] & ((\c|Mux5~9_combout ))) # (!\prog_sequencer|cache_rdoffset [4] & (\c|Mux5~19_combout ))))

	.dataa(\prog_sequencer|hold_out~0_combout ),
	.datab(\prog_sequencer|cache_rdoffset [4]),
	.datac(\c|Mux5~19_combout ),
	.datad(\c|Mux5~9_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~5 .lut_mask = 16'h5410;
defparam \inst_decoder|ir~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N9
dffeas \inst_decoder|ir[2] (
	.clk(\clk~input_o ),
	.d(\inst_decoder|ir~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[2] .is_wysiwyg = "true";
defparam \inst_decoder|ir[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N10
cycloneive_lcell_comb \prog_sequencer|Add2~20 (
// Equation(s):
// \prog_sequencer|Add2~20_combout  = (\prog_sequencer|always10~0_combout  & (\inst_decoder|ir [2])) # (!\prog_sequencer|always10~0_combout  & ((\prog_sequencer|Add2~18_combout )))

	.dataa(\inst_decoder|ir [2]),
	.datab(\prog_sequencer|always10~0_combout ),
	.datac(gnd),
	.datad(\prog_sequencer|Add2~18_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add2~20 .lut_mask = 16'hBB88;
defparam \prog_sequencer|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N12
cycloneive_lcell_comb \prog_sequencer|pm_addr[6] (
// Equation(s):
// \prog_sequencer|pm_addr [6] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|pm_addr [6])) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|Add2~20_combout )))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\prog_sequencer|pm_addr [6]),
	.datac(\prog_sequencer|Add2~20_combout ),
	.datad(\prog_sequencer|hold~clkctrl_outclk ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [6]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[6] .lut_mask = 16'h4450;
defparam \prog_sequencer|pm_addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N29
dffeas \prog_sequencer|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[6] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N28
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~6 (
// Equation(s):
// \prog_sequencer|rom_address[6]~6_combout  = (!\prog_sequencer|reset_1shot~q  & (\prog_sequencer|pc [6] & !\sync_reset~reg0_q ))

	.dataa(\prog_sequencer|reset_1shot~q ),
	.datab(gnd),
	.datac(\prog_sequencer|pc [6]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~6 .lut_mask = 16'h0050;
defparam \prog_sequencer|rom_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N2
cycloneive_lcell_comb \c|Mux1~17 (
// Equation(s):
// \c|Mux1~17_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0]) # ((\c|r|altsyncram_component|auto_generated|q_b [118])))) # (!\prog_sequencer|cache_rdoffset [1] & (!\prog_sequencer|cache_rdoffset [0] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [102]))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [118]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [102]),
	.cin(gnd),
	.combout(\c|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~17 .lut_mask = 16'hB9A8;
defparam \c|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N0
cycloneive_lcell_comb \c|Mux1~18 (
// Equation(s):
// \c|Mux1~18_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux1~17_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [126]))) # (!\c|Mux1~17_combout  & (\c|r|altsyncram_component|auto_generated|q_b [110])))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (((\c|Mux1~17_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [110]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [126]),
	.datad(\c|Mux1~17_combout ),
	.cin(gnd),
	.combout(\c|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~18 .lut_mask = 16'hF388;
defparam \c|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N2
cycloneive_lcell_comb \c|Mux1~10 (
// Equation(s):
// \c|Mux1~10_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1]) # ((\c|r|altsyncram_component|auto_generated|q_b [78])))) # (!\prog_sequencer|cache_rdoffset [0] & (!\prog_sequencer|cache_rdoffset [1] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [70]))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [78]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [70]),
	.cin(gnd),
	.combout(\c|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~10 .lut_mask = 16'hB9A8;
defparam \c|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N16
cycloneive_lcell_comb \c|Mux1~11 (
// Equation(s):
// \c|Mux1~11_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux1~10_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [94]))) # (!\c|Mux1~10_combout  & (\c|r|altsyncram_component|auto_generated|q_b [86])))) # (!\prog_sequencer|cache_rdoffset 
// [1] & (((\c|Mux1~10_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [86]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [94]),
	.datad(\c|Mux1~10_combout ),
	.cin(gnd),
	.combout(\c|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~11 .lut_mask = 16'hF388;
defparam \c|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N2
cycloneive_lcell_comb \c|Mux1~12 (
// Equation(s):
// \c|Mux1~12_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [1])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & (\c|r|altsyncram_component|auto_generated|q_b [54])) # 
// (!\prog_sequencer|cache_rdoffset [1] & ((\c|r|altsyncram_component|auto_generated|q_b [38])))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [54]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [38]),
	.cin(gnd),
	.combout(\c|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~12 .lut_mask = 16'hD9C8;
defparam \c|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N24
cycloneive_lcell_comb \c|Mux1~13 (
// Equation(s):
// \c|Mux1~13_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux1~12_combout  & (\c|r|altsyncram_component|auto_generated|q_b [62])) # (!\c|Mux1~12_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [46]))))) # (!\prog_sequencer|cache_rdoffset 
// [0] & (((\c|Mux1~12_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [62]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [46]),
	.datad(\c|Mux1~12_combout ),
	.cin(gnd),
	.combout(\c|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~13 .lut_mask = 16'hBBC0;
defparam \c|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N30
cycloneive_lcell_comb \c|Mux1~14 (
// Equation(s):
// \c|Mux1~14_combout  = (\prog_sequencer|cache_rdoffset [1] & (\prog_sequencer|cache_rdoffset [0])) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0] & (\c|r|altsyncram_component|auto_generated|q_b [14])) # 
// (!\prog_sequencer|cache_rdoffset [0] & ((\c|r|altsyncram_component|auto_generated|q_b [6])))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [14]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\c|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~14 .lut_mask = 16'hD9C8;
defparam \c|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N10
cycloneive_lcell_comb \c|Mux1~15 (
// Equation(s):
// \c|Mux1~15_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux1~14_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [30]))) # (!\c|Mux1~14_combout  & (\c|r|altsyncram_component|auto_generated|q_b [22])))) # (!\prog_sequencer|cache_rdoffset 
// [1] & (((\c|Mux1~14_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [22]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [30]),
	.datad(\c|Mux1~14_combout ),
	.cin(gnd),
	.combout(\c|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~15 .lut_mask = 16'hF588;
defparam \c|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N24
cycloneive_lcell_comb \c|Mux1~16 (
// Equation(s):
// \c|Mux1~16_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3]) # ((\c|Mux1~13_combout )))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [3] & ((\c|Mux1~15_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|Mux1~13_combout ),
	.datad(\c|Mux1~15_combout ),
	.cin(gnd),
	.combout(\c|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~16 .lut_mask = 16'hB9A8;
defparam \c|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N30
cycloneive_lcell_comb \c|Mux1~19 (
// Equation(s):
// \c|Mux1~19_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux1~16_combout  & (\c|Mux1~18_combout )) # (!\c|Mux1~16_combout  & ((\c|Mux1~11_combout ))))) # (!\prog_sequencer|cache_rdoffset [3] & (((\c|Mux1~16_combout ))))

	.dataa(\c|Mux1~18_combout ),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|Mux1~11_combout ),
	.datad(\c|Mux1~16_combout ),
	.cin(gnd),
	.combout(\c|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~19 .lut_mask = 16'hBBC0;
defparam \c|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N30
cycloneive_lcell_comb \c|Mux1~0 (
// Equation(s):
// \c|Mux1~0_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|cache_rdoffset [3])) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3] & ((\c|r|altsyncram_component|auto_generated|q_b [214]))) # 
// (!\prog_sequencer|cache_rdoffset [3] & (\c|r|altsyncram_component|auto_generated|q_b [150]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [150]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [214]),
	.cin(gnd),
	.combout(\c|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~0 .lut_mask = 16'hDC98;
defparam \c|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N8
cycloneive_lcell_comb \c|Mux1~1 (
// Equation(s):
// \c|Mux1~1_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux1~0_combout  & (\c|r|altsyncram_component|auto_generated|q_b [246])) # (!\c|Mux1~0_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [182]))))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux1~0_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [246]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [182]),
	.datad(\c|Mux1~0_combout ),
	.cin(gnd),
	.combout(\c|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~1 .lut_mask = 16'hBBC0;
defparam \c|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N2
cycloneive_lcell_comb \c|Mux1~7 (
// Equation(s):
// \c|Mux1~7_combout  = (\prog_sequencer|cache_rdoffset [3] & (\prog_sequencer|cache_rdoffset [2])) # (!\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2] & (\c|r|altsyncram_component|auto_generated|q_b [190])) # 
// (!\prog_sequencer|cache_rdoffset [2] & ((\c|r|altsyncram_component|auto_generated|q_b [158])))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [190]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [158]),
	.cin(gnd),
	.combout(\c|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~7 .lut_mask = 16'hD9C8;
defparam \c|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N0
cycloneive_lcell_comb \c|Mux1~8 (
// Equation(s):
// \c|Mux1~8_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux1~7_combout  & (\c|r|altsyncram_component|auto_generated|q_b [254])) # (!\c|Mux1~7_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [222]))))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux1~7_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [254]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [222]),
	.datac(\prog_sequencer|cache_rdoffset [3]),
	.datad(\c|Mux1~7_combout ),
	.cin(gnd),
	.combout(\c|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~8 .lut_mask = 16'hAFC0;
defparam \c|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N28
cycloneive_lcell_comb \c|Mux1~2 (
// Equation(s):
// \c|Mux1~2_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3]) # ((\c|r|altsyncram_component|auto_generated|q_b [174])))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [3] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [142]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [174]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [142]),
	.cin(gnd),
	.combout(\c|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~2 .lut_mask = 16'hB9A8;
defparam \c|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N30
cycloneive_lcell_comb \c|Mux1~3 (
// Equation(s):
// \c|Mux1~3_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux1~2_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [238]))) # (!\c|Mux1~2_combout  & (\c|r|altsyncram_component|auto_generated|q_b [206])))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux1~2_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [206]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [238]),
	.datad(\c|Mux1~2_combout ),
	.cin(gnd),
	.combout(\c|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~3 .lut_mask = 16'hF588;
defparam \c|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N30
cycloneive_lcell_comb \c|Mux1~4 (
// Equation(s):
// \c|Mux1~4_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2]) # ((\c|r|altsyncram_component|auto_generated|q_b [198])))) # (!\prog_sequencer|cache_rdoffset [3] & (!\prog_sequencer|cache_rdoffset [2] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [134]))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [198]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [134]),
	.cin(gnd),
	.combout(\c|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~4 .lut_mask = 16'hB9A8;
defparam \c|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N24
cycloneive_lcell_comb \c|Mux1~5 (
// Equation(s):
// \c|Mux1~5_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux1~4_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [230]))) # (!\c|Mux1~4_combout  & (\c|r|altsyncram_component|auto_generated|q_b [166])))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux1~4_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [166]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [230]),
	.datad(\c|Mux1~4_combout ),
	.cin(gnd),
	.combout(\c|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~5 .lut_mask = 16'hF388;
defparam \c|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N10
cycloneive_lcell_comb \c|Mux1~6 (
// Equation(s):
// \c|Mux1~6_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1]) # ((\c|Mux1~3_combout )))) # (!\prog_sequencer|cache_rdoffset [0] & (!\prog_sequencer|cache_rdoffset [1] & ((\c|Mux1~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|Mux1~3_combout ),
	.datad(\c|Mux1~5_combout ),
	.cin(gnd),
	.combout(\c|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~6 .lut_mask = 16'hB9A8;
defparam \c|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N28
cycloneive_lcell_comb \c|Mux1~9 (
// Equation(s):
// \c|Mux1~9_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux1~6_combout  & ((\c|Mux1~8_combout ))) # (!\c|Mux1~6_combout  & (\c|Mux1~1_combout )))) # (!\prog_sequencer|cache_rdoffset [1] & (((\c|Mux1~6_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|Mux1~1_combout ),
	.datac(\c|Mux1~8_combout ),
	.datad(\c|Mux1~6_combout ),
	.cin(gnd),
	.combout(\c|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~9 .lut_mask = 16'hF588;
defparam \c|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N16
cycloneive_lcell_comb \inst_decoder|ir~2 (
// Equation(s):
// \inst_decoder|ir~2_combout  = (\prog_sequencer|hold_out~0_combout ) # ((\prog_sequencer|cache_rdoffset [4] & ((\c|Mux1~9_combout ))) # (!\prog_sequencer|cache_rdoffset [4] & (\c|Mux1~19_combout )))

	.dataa(\prog_sequencer|hold_out~0_combout ),
	.datab(\prog_sequencer|cache_rdoffset [4]),
	.datac(\c|Mux1~19_combout ),
	.datad(\c|Mux1~9_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~2 .lut_mask = 16'hFEBA;
defparam \inst_decoder|ir~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y6_N17
dffeas \inst_decoder|ir[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_decoder|ir~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[6] .is_wysiwyg = "true";
defparam \inst_decoder|ir[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N18
cycloneive_lcell_comb \c|Mux0~10 (
// Equation(s):
// \c|Mux0~10_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1]) # ((\c|r|altsyncram_component|auto_generated|q_b [47])))) # (!\prog_sequencer|cache_rdoffset [0] & (!\prog_sequencer|cache_rdoffset [1] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [39]))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [47]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [39]),
	.cin(gnd),
	.combout(\c|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~10 .lut_mask = 16'hB9A8;
defparam \c|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N0
cycloneive_lcell_comb \c|Mux0~11 (
// Equation(s):
// \c|Mux0~11_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux0~10_combout  & (\c|r|altsyncram_component|auto_generated|q_b [63])) # (!\c|Mux0~10_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [55]))))) # (!\prog_sequencer|cache_rdoffset 
// [1] & (((\c|Mux0~10_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [63]),
	.datac(\c|Mux0~10_combout ),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [55]),
	.cin(gnd),
	.combout(\c|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~11 .lut_mask = 16'hDAD0;
defparam \c|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N8
cycloneive_lcell_comb \c|Mux0~17 (
// Equation(s):
// \c|Mux0~17_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1]) # ((\c|r|altsyncram_component|auto_generated|q_b [111])))) # (!\prog_sequencer|cache_rdoffset [0] & (!\prog_sequencer|cache_rdoffset [1] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [103]))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [111]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [103]),
	.cin(gnd),
	.combout(\c|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~17 .lut_mask = 16'hB9A8;
defparam \c|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N14
cycloneive_lcell_comb \c|Mux0~18 (
// Equation(s):
// \c|Mux0~18_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux0~17_combout  & (\c|r|altsyncram_component|auto_generated|q_b [127])) # (!\c|Mux0~17_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [119]))))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (((\c|Mux0~17_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [127]),
	.datac(\c|Mux0~17_combout ),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [119]),
	.cin(gnd),
	.combout(\c|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~18 .lut_mask = 16'hDAD0;
defparam \c|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N6
cycloneive_lcell_comb \c|Mux0~12 (
// Equation(s):
// \c|Mux0~12_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\prog_sequencer|cache_rdoffset [0]) # (\c|r|altsyncram_component|auto_generated|q_b [87])))) # (!\prog_sequencer|cache_rdoffset [1] & (\c|r|altsyncram_component|auto_generated|q_b [71] & 
// (!\prog_sequencer|cache_rdoffset [0])))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [71]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\prog_sequencer|cache_rdoffset [0]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [87]),
	.cin(gnd),
	.combout(\c|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~12 .lut_mask = 16'hCEC2;
defparam \c|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N0
cycloneive_lcell_comb \c|Mux0~13 (
// Equation(s):
// \c|Mux0~13_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux0~12_combout  & (\c|r|altsyncram_component|auto_generated|q_b [95])) # (!\c|Mux0~12_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [79]))))) # (!\prog_sequencer|cache_rdoffset 
// [0] & (((\c|Mux0~12_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [95]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [79]),
	.datad(\c|Mux0~12_combout ),
	.cin(gnd),
	.combout(\c|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~13 .lut_mask = 16'hBBC0;
defparam \c|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N12
cycloneive_lcell_comb \c|Mux0~14 (
// Equation(s):
// \c|Mux0~14_combout  = (\prog_sequencer|cache_rdoffset [0] & (((\prog_sequencer|cache_rdoffset [1])))) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & ((\c|r|altsyncram_component|auto_generated|q_b [23]))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (\c|r|altsyncram_component|auto_generated|q_b [7]))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [7]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\prog_sequencer|cache_rdoffset [1]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\c|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~14 .lut_mask = 16'hF2C2;
defparam \c|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N20
cycloneive_lcell_comb \c|Mux0~15 (
// Equation(s):
// \c|Mux0~15_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux0~14_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [31]))) # (!\c|Mux0~14_combout  & (\c|r|altsyncram_component|auto_generated|q_b [15])))) # (!\prog_sequencer|cache_rdoffset 
// [0] & (((\c|Mux0~14_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [15]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [31]),
	.datad(\c|Mux0~14_combout ),
	.cin(gnd),
	.combout(\c|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~15 .lut_mask = 16'hF388;
defparam \c|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N18
cycloneive_lcell_comb \c|Mux0~16 (
// Equation(s):
// \c|Mux0~16_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|cache_rdoffset [3])) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3] & (\c|Mux0~13_combout )) # (!\prog_sequencer|cache_rdoffset [3] & 
// ((\c|Mux0~15_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|Mux0~13_combout ),
	.datad(\c|Mux0~15_combout ),
	.cin(gnd),
	.combout(\c|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~16 .lut_mask = 16'hD9C8;
defparam \c|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N8
cycloneive_lcell_comb \c|Mux0~19 (
// Equation(s):
// \c|Mux0~19_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux0~16_combout  & ((\c|Mux0~18_combout ))) # (!\c|Mux0~16_combout  & (\c|Mux0~11_combout )))) # (!\prog_sequencer|cache_rdoffset [2] & (((\c|Mux0~16_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|Mux0~11_combout ),
	.datac(\c|Mux0~18_combout ),
	.datad(\c|Mux0~16_combout ),
	.cin(gnd),
	.combout(\c|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~19 .lut_mask = 16'hF588;
defparam \c|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N22
cycloneive_lcell_comb \c|Mux0~7 (
// Equation(s):
// \c|Mux0~7_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2]) # ((\c|r|altsyncram_component|auto_generated|q_b [223])))) # (!\prog_sequencer|cache_rdoffset [3] & (!\prog_sequencer|cache_rdoffset [2] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [159]))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [223]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [159]),
	.cin(gnd),
	.combout(\c|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~7 .lut_mask = 16'hB9A8;
defparam \c|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N24
cycloneive_lcell_comb \c|Mux0~8 (
// Equation(s):
// \c|Mux0~8_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux0~7_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [255]))) # (!\c|Mux0~7_combout  & (\c|r|altsyncram_component|auto_generated|q_b [191])))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux0~7_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [191]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [255]),
	.datad(\c|Mux0~7_combout ),
	.cin(gnd),
	.combout(\c|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~8 .lut_mask = 16'hF388;
defparam \c|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N30
cycloneive_lcell_comb \c|Mux0~0 (
// Equation(s):
// \c|Mux0~0_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|cache_rdoffset [3])) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3] & (\c|r|altsyncram_component|auto_generated|q_b [207])) # 
// (!\prog_sequencer|cache_rdoffset [3] & ((\c|r|altsyncram_component|auto_generated|q_b [143])))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [207]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [143]),
	.cin(gnd),
	.combout(\c|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~0 .lut_mask = 16'hD9C8;
defparam \c|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N8
cycloneive_lcell_comb \c|Mux0~1 (
// Equation(s):
// \c|Mux0~1_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux0~0_combout  & (\c|r|altsyncram_component|auto_generated|q_b [239])) # (!\c|Mux0~0_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [175]))))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux0~0_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [239]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|Mux0~0_combout ),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [175]),
	.cin(gnd),
	.combout(\c|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~1 .lut_mask = 16'hBCB0;
defparam \c|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N10
cycloneive_lcell_comb \c|Mux0~2 (
// Equation(s):
// \c|Mux0~2_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3]) # ((\c|r|altsyncram_component|auto_generated|q_b [183])))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [3] & 
// (\c|r|altsyncram_component|auto_generated|q_b [151])))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [151]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [183]),
	.cin(gnd),
	.combout(\c|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~2 .lut_mask = 16'hBA98;
defparam \c|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N4
cycloneive_lcell_comb \c|Mux0~3 (
// Equation(s):
// \c|Mux0~3_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux0~2_combout  & (\c|r|altsyncram_component|auto_generated|q_b [247])) # (!\c|Mux0~2_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [215]))))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux0~2_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [247]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [215]),
	.datad(\c|Mux0~2_combout ),
	.cin(gnd),
	.combout(\c|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~3 .lut_mask = 16'hDDA0;
defparam \c|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N6
cycloneive_lcell_comb \c|Mux0~4 (
// Equation(s):
// \c|Mux0~4_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3]) # ((\c|r|altsyncram_component|auto_generated|q_b [167])))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [3] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [135]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [167]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [135]),
	.cin(gnd),
	.combout(\c|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~4 .lut_mask = 16'hB9A8;
defparam \c|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N28
cycloneive_lcell_comb \c|Mux0~5 (
// Equation(s):
// \c|Mux0~5_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux0~4_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [231]))) # (!\c|Mux0~4_combout  & (\c|r|altsyncram_component|auto_generated|q_b [199])))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux0~4_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [199]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [231]),
	.datad(\c|Mux0~4_combout ),
	.cin(gnd),
	.combout(\c|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~5 .lut_mask = 16'hF388;
defparam \c|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N18
cycloneive_lcell_comb \c|Mux0~6 (
// Equation(s):
// \c|Mux0~6_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [1])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & (\c|Mux0~3_combout )) # (!\prog_sequencer|cache_rdoffset [1] & 
// ((\c|Mux0~5_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|Mux0~3_combout ),
	.datad(\c|Mux0~5_combout ),
	.cin(gnd),
	.combout(\c|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~6 .lut_mask = 16'hD9C8;
defparam \c|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N22
cycloneive_lcell_comb \c|Mux0~9 (
// Equation(s):
// \c|Mux0~9_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux0~6_combout  & (\c|Mux0~8_combout )) # (!\c|Mux0~6_combout  & ((\c|Mux0~1_combout ))))) # (!\prog_sequencer|cache_rdoffset [0] & (((\c|Mux0~6_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\c|Mux0~8_combout ),
	.datac(\c|Mux0~1_combout ),
	.datad(\c|Mux0~6_combout ),
	.cin(gnd),
	.combout(\c|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~9 .lut_mask = 16'hDDA0;
defparam \c|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N6
cycloneive_lcell_comb \inst_decoder|ir~0 (
// Equation(s):
// \inst_decoder|ir~0_combout  = (\prog_sequencer|hold_out~0_combout ) # ((\prog_sequencer|cache_rdoffset [4] & ((\c|Mux0~9_combout ))) # (!\prog_sequencer|cache_rdoffset [4] & (\c|Mux0~19_combout )))

	.dataa(\prog_sequencer|hold_out~0_combout ),
	.datab(\prog_sequencer|cache_rdoffset [4]),
	.datac(\c|Mux0~19_combout ),
	.datad(\c|Mux0~9_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~0 .lut_mask = 16'hFEBA;
defparam \inst_decoder|ir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y6_N7
dffeas \inst_decoder|ir[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_decoder|ir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[7] .is_wysiwyg = "true";
defparam \inst_decoder|ir[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N12
cycloneive_lcell_comb \inst_decoder|Equal9~0 (
// Equation(s):
// \inst_decoder|Equal9~0_combout  = (\inst_decoder|ir [6] & \inst_decoder|ir [7])

	.dataa(gnd),
	.datab(\inst_decoder|ir [6]),
	.datac(gnd),
	.datad(\inst_decoder|ir [7]),
	.cin(gnd),
	.combout(\inst_decoder|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal9~0 .lut_mask = 16'hCC00;
defparam \inst_decoder|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N12
cycloneive_lcell_comb \c|Mux3~10 (
// Equation(s):
// \c|Mux3~10_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1]) # ((\c|r|altsyncram_component|auto_generated|q_b [76])))) # (!\prog_sequencer|cache_rdoffset [0] & (!\prog_sequencer|cache_rdoffset [1] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [68]))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [76]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [68]),
	.cin(gnd),
	.combout(\c|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~10 .lut_mask = 16'hB9A8;
defparam \c|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N10
cycloneive_lcell_comb \c|Mux3~11 (
// Equation(s):
// \c|Mux3~11_combout  = (\c|Mux3~10_combout  & (((\c|r|altsyncram_component|auto_generated|q_b [92])) # (!\prog_sequencer|cache_rdoffset [1]))) # (!\c|Mux3~10_combout  & (\prog_sequencer|cache_rdoffset [1] & (\c|r|altsyncram_component|auto_generated|q_b 
// [84])))

	.dataa(\c|Mux3~10_combout ),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [84]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [92]),
	.cin(gnd),
	.combout(\c|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~11 .lut_mask = 16'hEA62;
defparam \c|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N10
cycloneive_lcell_comb \c|Mux3~17 (
// Equation(s):
// \c|Mux3~17_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0]) # ((\c|r|altsyncram_component|auto_generated|q_b [116])))) # (!\prog_sequencer|cache_rdoffset [1] & (!\prog_sequencer|cache_rdoffset [0] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [100]))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [116]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [100]),
	.cin(gnd),
	.combout(\c|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~17 .lut_mask = 16'hB9A8;
defparam \c|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N28
cycloneive_lcell_comb \c|Mux3~18 (
// Equation(s):
// \c|Mux3~18_combout  = (\c|Mux3~17_combout  & (((\c|r|altsyncram_component|auto_generated|q_b [124])) # (!\prog_sequencer|cache_rdoffset [0]))) # (!\c|Mux3~17_combout  & (\prog_sequencer|cache_rdoffset [0] & (\c|r|altsyncram_component|auto_generated|q_b 
// [108])))

	.dataa(\c|Mux3~17_combout ),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [108]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [124]),
	.cin(gnd),
	.combout(\c|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~18 .lut_mask = 16'hEA62;
defparam \c|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N2
cycloneive_lcell_comb \c|Mux3~14 (
// Equation(s):
// \c|Mux3~14_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\prog_sequencer|cache_rdoffset [0])))) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0] & ((\c|r|altsyncram_component|auto_generated|q_b [12]))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (\c|r|altsyncram_component|auto_generated|q_b [4]))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [4]),
	.datac(\prog_sequencer|cache_rdoffset [0]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\c|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~14 .lut_mask = 16'hF4A4;
defparam \c|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N24
cycloneive_lcell_comb \c|Mux3~15 (
// Equation(s):
// \c|Mux3~15_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux3~14_combout  & (\c|r|altsyncram_component|auto_generated|q_b [28])) # (!\c|Mux3~14_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [20]))))) # (!\prog_sequencer|cache_rdoffset 
// [1] & (((\c|Mux3~14_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [28]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [20]),
	.datad(\c|Mux3~14_combout ),
	.cin(gnd),
	.combout(\c|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~15 .lut_mask = 16'hDDA0;
defparam \c|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N26
cycloneive_lcell_comb \c|Mux3~12 (
// Equation(s):
// \c|Mux3~12_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [1])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & (\c|r|altsyncram_component|auto_generated|q_b [52])) # 
// (!\prog_sequencer|cache_rdoffset [1] & ((\c|r|altsyncram_component|auto_generated|q_b [36])))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [52]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [36]),
	.cin(gnd),
	.combout(\c|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~12 .lut_mask = 16'hD9C8;
defparam \c|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N2
cycloneive_lcell_comb \c|Mux3~13 (
// Equation(s):
// \c|Mux3~13_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux3~12_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [60]))) # (!\c|Mux3~12_combout  & (\c|r|altsyncram_component|auto_generated|q_b [44])))) # (!\prog_sequencer|cache_rdoffset 
// [0] & (((\c|Mux3~12_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [44]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [60]),
	.datad(\c|Mux3~12_combout ),
	.cin(gnd),
	.combout(\c|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~13 .lut_mask = 16'hF588;
defparam \c|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N20
cycloneive_lcell_comb \c|Mux3~16 (
// Equation(s):
// \c|Mux3~16_combout  = (\prog_sequencer|cache_rdoffset [3] & (\prog_sequencer|cache_rdoffset [2])) # (!\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2] & ((\c|Mux3~13_combout ))) # (!\prog_sequencer|cache_rdoffset [2] & 
// (\c|Mux3~15_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|Mux3~15_combout ),
	.datad(\c|Mux3~13_combout ),
	.cin(gnd),
	.combout(\c|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~16 .lut_mask = 16'hDC98;
defparam \c|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N22
cycloneive_lcell_comb \c|Mux3~19 (
// Equation(s):
// \c|Mux3~19_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux3~16_combout  & ((\c|Mux3~18_combout ))) # (!\c|Mux3~16_combout  & (\c|Mux3~11_combout )))) # (!\prog_sequencer|cache_rdoffset [3] & (((\c|Mux3~16_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|Mux3~11_combout ),
	.datac(\c|Mux3~18_combout ),
	.datad(\c|Mux3~16_combout ),
	.cin(gnd),
	.combout(\c|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~19 .lut_mask = 16'hF588;
defparam \c|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N18
cycloneive_lcell_comb \c|Mux3~7 (
// Equation(s):
// \c|Mux3~7_combout  = (\prog_sequencer|cache_rdoffset [3] & (\prog_sequencer|cache_rdoffset [2])) # (!\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2] & (\c|r|altsyncram_component|auto_generated|q_b [188])) # 
// (!\prog_sequencer|cache_rdoffset [2] & ((\c|r|altsyncram_component|auto_generated|q_b [156])))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [188]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [156]),
	.cin(gnd),
	.combout(\c|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~7 .lut_mask = 16'hD9C8;
defparam \c|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N4
cycloneive_lcell_comb \c|Mux3~8 (
// Equation(s):
// \c|Mux3~8_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux3~7_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [252]))) # (!\c|Mux3~7_combout  & (\c|r|altsyncram_component|auto_generated|q_b [220])))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux3~7_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [220]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [252]),
	.datad(\c|Mux3~7_combout ),
	.cin(gnd),
	.combout(\c|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~8 .lut_mask = 16'hF388;
defparam \c|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N20
cycloneive_lcell_comb \c|Mux3~0 (
// Equation(s):
// \c|Mux3~0_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|cache_rdoffset [3])) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3] & (\c|r|altsyncram_component|auto_generated|q_b [212])) # 
// (!\prog_sequencer|cache_rdoffset [3] & ((\c|r|altsyncram_component|auto_generated|q_b [148])))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [212]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [148]),
	.cin(gnd),
	.combout(\c|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~0 .lut_mask = 16'hD9C8;
defparam \c|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N30
cycloneive_lcell_comb \c|Mux3~1 (
// Equation(s):
// \c|Mux3~1_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux3~0_combout  & (\c|r|altsyncram_component|auto_generated|q_b [244])) # (!\c|Mux3~0_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [180]))))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux3~0_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [244]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [180]),
	.datad(\c|Mux3~0_combout ),
	.cin(gnd),
	.combout(\c|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~1 .lut_mask = 16'hDDA0;
defparam \c|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N6
cycloneive_lcell_comb \c|Mux3~2 (
// Equation(s):
// \c|Mux3~2_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3]) # ((\c|r|altsyncram_component|auto_generated|q_b [172])))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [3] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [140]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [172]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [140]),
	.cin(gnd),
	.combout(\c|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~2 .lut_mask = 16'hB9A8;
defparam \c|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N26
cycloneive_lcell_comb \c|Mux3~3 (
// Equation(s):
// \c|Mux3~3_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux3~2_combout  & (\c|r|altsyncram_component|auto_generated|q_b [236])) # (!\c|Mux3~2_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [204]))))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux3~2_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [236]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [204]),
	.datad(\c|Mux3~2_combout ),
	.cin(gnd),
	.combout(\c|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~3 .lut_mask = 16'hDDA0;
defparam \c|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N10
cycloneive_lcell_comb \c|Mux3~4 (
// Equation(s):
// \c|Mux3~4_combout  = (\prog_sequencer|cache_rdoffset [2] & (((\prog_sequencer|cache_rdoffset [3])))) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3] & (\c|r|altsyncram_component|auto_generated|q_b [196])) # 
// (!\prog_sequencer|cache_rdoffset [3] & ((\c|r|altsyncram_component|auto_generated|q_b [132])))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [196]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\prog_sequencer|cache_rdoffset [3]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [132]),
	.cin(gnd),
	.combout(\c|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~4 .lut_mask = 16'hE3E0;
defparam \c|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N24
cycloneive_lcell_comb \c|Mux3~5 (
// Equation(s):
// \c|Mux3~5_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux3~4_combout  & (\c|r|altsyncram_component|auto_generated|q_b [228])) # (!\c|Mux3~4_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [164]))))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux3~4_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [228]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [164]),
	.datad(\c|Mux3~4_combout ),
	.cin(gnd),
	.combout(\c|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~5 .lut_mask = 16'hDDA0;
defparam \c|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N18
cycloneive_lcell_comb \c|Mux3~6 (
// Equation(s):
// \c|Mux3~6_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1]) # ((\c|Mux3~3_combout )))) # (!\prog_sequencer|cache_rdoffset [0] & (!\prog_sequencer|cache_rdoffset [1] & ((\c|Mux3~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|Mux3~3_combout ),
	.datad(\c|Mux3~5_combout ),
	.cin(gnd),
	.combout(\c|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~6 .lut_mask = 16'hB9A8;
defparam \c|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N28
cycloneive_lcell_comb \c|Mux3~9 (
// Equation(s):
// \c|Mux3~9_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux3~6_combout  & (\c|Mux3~8_combout )) # (!\c|Mux3~6_combout  & ((\c|Mux3~1_combout ))))) # (!\prog_sequencer|cache_rdoffset [1] & (((\c|Mux3~6_combout ))))

	.dataa(\c|Mux3~8_combout ),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|Mux3~1_combout ),
	.datad(\c|Mux3~6_combout ),
	.cin(gnd),
	.combout(\c|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~9 .lut_mask = 16'hBBC0;
defparam \c|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N12
cycloneive_lcell_comb \inst_decoder|ir~4 (
// Equation(s):
// \inst_decoder|ir~4_combout  = (!\prog_sequencer|hold_out~0_combout  & ((\prog_sequencer|cache_rdoffset [4] & ((\c|Mux3~9_combout ))) # (!\prog_sequencer|cache_rdoffset [4] & (\c|Mux3~19_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [4]),
	.datab(\prog_sequencer|hold_out~0_combout ),
	.datac(\c|Mux3~19_combout ),
	.datad(\c|Mux3~9_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~4 .lut_mask = 16'h3210;
defparam \inst_decoder|ir~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y7_N13
dffeas \inst_decoder|ir[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_decoder|ir~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[4] .is_wysiwyg = "true";
defparam \inst_decoder|ir[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N12
cycloneive_lcell_comb \inst_decoder|reg_en[1]~2 (
// Equation(s):
// \inst_decoder|reg_en[1]~2_combout  = (!\inst_decoder|ir [6] & ((\inst_decoder|ir [4] & (!\inst_decoder|ir [7])) # (!\inst_decoder|ir [4] & (\inst_decoder|ir [7] & \inst_decoder|ir [3]))))

	.dataa(\inst_decoder|ir [6]),
	.datab(\inst_decoder|ir [4]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [3]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[1]~2 .lut_mask = 16'h1404;
defparam \inst_decoder|reg_en[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N30
cycloneive_lcell_comb \inst_decoder|reg_en[1]~3 (
// Equation(s):
// \inst_decoder|reg_en[1]~3_combout  = (\sync_reset~reg0_q ) # ((!\inst_decoder|ir [5] & \inst_decoder|reg_en[1]~2_combout ))

	.dataa(gnd),
	.datab(\inst_decoder|ir [5]),
	.datac(\sync_reset~reg0_q ),
	.datad(\inst_decoder|reg_en[1]~2_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[1]~3 .lut_mask = 16'hF3F0;
defparam \inst_decoder|reg_en[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N17
dffeas \comp_unit|x1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[1] .is_wysiwyg = "true";
defparam \comp_unit|x1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N17
dffeas \comp_unit|x0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[1] .is_wysiwyg = "true";
defparam \comp_unit|x0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N20
cycloneive_lcell_comb \c|Mux7~7 (
// Equation(s):
// \c|Mux7~7_combout  = (\prog_sequencer|cache_rdoffset [3] & (((\prog_sequencer|cache_rdoffset [2])))) # (!\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2] & (\c|r|altsyncram_component|auto_generated|q_b [184])) # 
// (!\prog_sequencer|cache_rdoffset [2] & ((\c|r|altsyncram_component|auto_generated|q_b [152])))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [184]),
	.datac(\prog_sequencer|cache_rdoffset [2]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [152]),
	.cin(gnd),
	.combout(\c|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~7 .lut_mask = 16'hE5E0;
defparam \c|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N6
cycloneive_lcell_comb \c|Mux7~8 (
// Equation(s):
// \c|Mux7~8_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux7~7_combout  & (\c|r|altsyncram_component|auto_generated|q_b [248])) # (!\c|Mux7~7_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [216]))))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (\c|Mux7~7_combout ))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|Mux7~7_combout ),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [248]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [216]),
	.cin(gnd),
	.combout(\c|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~8 .lut_mask = 16'hE6C4;
defparam \c|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N20
cycloneive_lcell_comb \c|Mux7~0 (
// Equation(s):
// \c|Mux7~0_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|cache_rdoffset [3])) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3] & ((\c|r|altsyncram_component|auto_generated|q_b [208]))) # 
// (!\prog_sequencer|cache_rdoffset [3] & (\c|r|altsyncram_component|auto_generated|q_b [144]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [144]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [208]),
	.cin(gnd),
	.combout(\c|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~0 .lut_mask = 16'hDC98;
defparam \c|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N2
cycloneive_lcell_comb \c|Mux7~1 (
// Equation(s):
// \c|Mux7~1_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux7~0_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [240]))) # (!\c|Mux7~0_combout  & (\c|r|altsyncram_component|auto_generated|q_b [176])))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (\c|Mux7~0_combout ))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|Mux7~0_combout ),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [176]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [240]),
	.cin(gnd),
	.combout(\c|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~1 .lut_mask = 16'hEC64;
defparam \c|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N18
cycloneive_lcell_comb \c|Mux7~4 (
// Equation(s):
// \c|Mux7~4_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2]) # ((\c|r|altsyncram_component|auto_generated|q_b [192])))) # (!\prog_sequencer|cache_rdoffset [3] & (!\prog_sequencer|cache_rdoffset [2] & 
// (\c|r|altsyncram_component|auto_generated|q_b [128])))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [128]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [192]),
	.cin(gnd),
	.combout(\c|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~4 .lut_mask = 16'hBA98;
defparam \c|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N4
cycloneive_lcell_comb \c|Mux7~5 (
// Equation(s):
// \c|Mux7~5_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux7~4_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [224]))) # (!\c|Mux7~4_combout  & (\c|r|altsyncram_component|auto_generated|q_b [160])))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux7~4_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [160]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [224]),
	.datad(\c|Mux7~4_combout ),
	.cin(gnd),
	.combout(\c|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~5 .lut_mask = 16'hF588;
defparam \c|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N20
cycloneive_lcell_comb \c|Mux7~2 (
// Equation(s):
// \c|Mux7~2_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3]) # ((\c|r|altsyncram_component|auto_generated|q_b [168])))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [3] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [136]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [168]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [136]),
	.cin(gnd),
	.combout(\c|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~2 .lut_mask = 16'hB9A8;
defparam \c|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N12
cycloneive_lcell_comb \c|Mux7~3 (
// Equation(s):
// \c|Mux7~3_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux7~2_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [232]))) # (!\c|Mux7~2_combout  & (\c|r|altsyncram_component|auto_generated|q_b [200])))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux7~2_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [200]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [232]),
	.datad(\c|Mux7~2_combout ),
	.cin(gnd),
	.combout(\c|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~3 .lut_mask = 16'hF588;
defparam \c|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N26
cycloneive_lcell_comb \c|Mux7~6 (
// Equation(s):
// \c|Mux7~6_combout  = (\prog_sequencer|cache_rdoffset [1] & (\prog_sequencer|cache_rdoffset [0])) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0] & ((\c|Mux7~3_combout ))) # (!\prog_sequencer|cache_rdoffset [0] & 
// (\c|Mux7~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|Mux7~5_combout ),
	.datad(\c|Mux7~3_combout ),
	.cin(gnd),
	.combout(\c|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~6 .lut_mask = 16'hDC98;
defparam \c|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N22
cycloneive_lcell_comb \c|Mux7~9 (
// Equation(s):
// \c|Mux7~9_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux7~6_combout  & (\c|Mux7~8_combout )) # (!\c|Mux7~6_combout  & ((\c|Mux7~1_combout ))))) # (!\prog_sequencer|cache_rdoffset [1] & (((\c|Mux7~6_combout ))))

	.dataa(\c|Mux7~8_combout ),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|Mux7~1_combout ),
	.datad(\c|Mux7~6_combout ),
	.cin(gnd),
	.combout(\c|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~9 .lut_mask = 16'hBBC0;
defparam \c|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N4
cycloneive_lcell_comb \c|Mux7~10 (
// Equation(s):
// \c|Mux7~10_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1]) # ((\c|r|altsyncram_component|auto_generated|q_b [72])))) # (!\prog_sequencer|cache_rdoffset [0] & (!\prog_sequencer|cache_rdoffset [1] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [64]))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [72]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [64]),
	.cin(gnd),
	.combout(\c|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~10 .lut_mask = 16'hB9A8;
defparam \c|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N30
cycloneive_lcell_comb \c|Mux7~11 (
// Equation(s):
// \c|Mux7~11_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux7~10_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [88]))) # (!\c|Mux7~10_combout  & (\c|r|altsyncram_component|auto_generated|q_b [80])))) # (!\prog_sequencer|cache_rdoffset 
// [1] & (((\c|Mux7~10_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [80]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|Mux7~10_combout ),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [88]),
	.cin(gnd),
	.combout(\c|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~11 .lut_mask = 16'hF838;
defparam \c|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N24
cycloneive_lcell_comb \c|Mux7~17 (
// Equation(s):
// \c|Mux7~17_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0]) # ((\c|r|altsyncram_component|auto_generated|q_b [112])))) # (!\prog_sequencer|cache_rdoffset [1] & (!\prog_sequencer|cache_rdoffset [0] & 
// (\c|r|altsyncram_component|auto_generated|q_b [96])))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [96]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [112]),
	.cin(gnd),
	.combout(\c|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~17 .lut_mask = 16'hBA98;
defparam \c|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N30
cycloneive_lcell_comb \c|Mux7~18 (
// Equation(s):
// \c|Mux7~18_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux7~17_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [120]))) # (!\c|Mux7~17_combout  & (\c|r|altsyncram_component|auto_generated|q_b [104])))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (((\c|Mux7~17_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [104]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [120]),
	.datad(\c|Mux7~17_combout ),
	.cin(gnd),
	.combout(\c|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~18 .lut_mask = 16'hF388;
defparam \c|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N28
cycloneive_lcell_comb \c|Mux7~14 (
// Equation(s):
// \c|Mux7~14_combout  = (\prog_sequencer|cache_rdoffset [1] & (\prog_sequencer|cache_rdoffset [0])) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0] & (\c|r|altsyncram_component|auto_generated|q_b [8])) # 
// (!\prog_sequencer|cache_rdoffset [0] & ((\c|r|altsyncram_component|auto_generated|q_b [0])))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [8]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\c|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~14 .lut_mask = 16'hD9C8;
defparam \c|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N30
cycloneive_lcell_comb \c|Mux7~15 (
// Equation(s):
// \c|Mux7~15_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux7~14_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [24]))) # (!\c|Mux7~14_combout  & (\c|r|altsyncram_component|auto_generated|q_b [16])))) # (!\prog_sequencer|cache_rdoffset 
// [1] & (((\c|Mux7~14_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [16]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [24]),
	.datad(\c|Mux7~14_combout ),
	.cin(gnd),
	.combout(\c|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~15 .lut_mask = 16'hF388;
defparam \c|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N12
cycloneive_lcell_comb \c|Mux7~12 (
// Equation(s):
// \c|Mux7~12_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0]) # ((\c|r|altsyncram_component|auto_generated|q_b [48])))) # (!\prog_sequencer|cache_rdoffset [1] & (!\prog_sequencer|cache_rdoffset [0] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [32]))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [48]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [32]),
	.cin(gnd),
	.combout(\c|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~12 .lut_mask = 16'hB9A8;
defparam \c|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N10
cycloneive_lcell_comb \c|Mux7~13 (
// Equation(s):
// \c|Mux7~13_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux7~12_combout  & (\c|r|altsyncram_component|auto_generated|q_b [56])) # (!\c|Mux7~12_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [40]))))) # (!\prog_sequencer|cache_rdoffset 
// [0] & (((\c|Mux7~12_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [56]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [40]),
	.datad(\c|Mux7~12_combout ),
	.cin(gnd),
	.combout(\c|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~13 .lut_mask = 16'hBBC0;
defparam \c|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N16
cycloneive_lcell_comb \c|Mux7~16 (
// Equation(s):
// \c|Mux7~16_combout  = (\prog_sequencer|cache_rdoffset [3] & (\prog_sequencer|cache_rdoffset [2])) # (!\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2] & ((\c|Mux7~13_combout ))) # (!\prog_sequencer|cache_rdoffset [2] & 
// (\c|Mux7~15_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|Mux7~15_combout ),
	.datad(\c|Mux7~13_combout ),
	.cin(gnd),
	.combout(\c|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~16 .lut_mask = 16'hDC98;
defparam \c|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N20
cycloneive_lcell_comb \c|Mux7~19 (
// Equation(s):
// \c|Mux7~19_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux7~16_combout  & ((\c|Mux7~18_combout ))) # (!\c|Mux7~16_combout  & (\c|Mux7~11_combout )))) # (!\prog_sequencer|cache_rdoffset [3] & (((\c|Mux7~16_combout ))))

	.dataa(\c|Mux7~11_combout ),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|Mux7~18_combout ),
	.datad(\c|Mux7~16_combout ),
	.cin(gnd),
	.combout(\c|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~19 .lut_mask = 16'hF388;
defparam \c|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N26
cycloneive_lcell_comb \inst_decoder|ir~7 (
// Equation(s):
// \inst_decoder|ir~7_combout  = (!\prog_sequencer|hold_out~0_combout  & ((\prog_sequencer|cache_rdoffset [4] & (\c|Mux7~9_combout )) # (!\prog_sequencer|cache_rdoffset [4] & ((\c|Mux7~19_combout )))))

	.dataa(\prog_sequencer|hold_out~0_combout ),
	.datab(\prog_sequencer|cache_rdoffset [4]),
	.datac(\c|Mux7~9_combout ),
	.datad(\c|Mux7~19_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~7 .lut_mask = 16'h5140;
defparam \inst_decoder|ir~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y4_N27
dffeas \inst_decoder|ir[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_decoder|ir~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[0] .is_wysiwyg = "true";
defparam \inst_decoder|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N6
cycloneive_lcell_comb \comp_unit|data_bus[2]~3 (
// Equation(s):
// \comp_unit|data_bus[2]~3_combout  = (\inst_decoder|ir [0] & !\inst_decoder|ir [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_decoder|ir [0]),
	.datad(\inst_decoder|ir [1]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~3 .lut_mask = 16'h00F0;
defparam \comp_unit|data_bus[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N8
cycloneive_lcell_comb \comp_unit|y1[1]~feeder (
// Equation(s):
// \comp_unit|y1[1]~feeder_combout  = \comp_unit|data_bus[1]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|data_bus[1]~19_combout ),
	.cin(gnd),
	.combout(\comp_unit|y1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y1[1]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|y1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N0
cycloneive_lcell_comb \inst_decoder|reg_en[3]~6 (
// Equation(s):
// \inst_decoder|reg_en[3]~6_combout  = (!\inst_decoder|ir [6] & ((\inst_decoder|ir [7] & (\inst_decoder|ir [3] & !\inst_decoder|ir [5])) # (!\inst_decoder|ir [7] & ((\inst_decoder|ir [5])))))

	.dataa(\inst_decoder|ir [6]),
	.datab(\inst_decoder|ir [3]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [5]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[3]~6 .lut_mask = 16'h0540;
defparam \inst_decoder|reg_en[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N14
cycloneive_lcell_comb \inst_decoder|reg_en[3]~7 (
// Equation(s):
// \inst_decoder|reg_en[3]~7_combout  = (\sync_reset~reg0_q ) # ((\inst_decoder|reg_en[3]~6_combout  & \inst_decoder|ir [4]))

	.dataa(gnd),
	.datab(\inst_decoder|reg_en[3]~6_combout ),
	.datac(\inst_decoder|ir [4]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[3]~7 .lut_mask = 16'hFFC0;
defparam \inst_decoder|reg_en[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y4_N9
dffeas \comp_unit|y1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|y1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[1] .is_wysiwyg = "true";
defparam \comp_unit|y1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N24
cycloneive_lcell_comb \comp_unit|data_bus[1]~13 (
// Equation(s):
// \comp_unit|data_bus[1]~13_combout  = (\inst_decoder|ir [0] & (((\comp_unit|y1 [1]) # (\inst_decoder|ir [2])))) # (!\inst_decoder|ir [0] & (\comp_unit|y0 [1] & ((!\inst_decoder|ir [2]))))

	.dataa(\inst_decoder|ir [0]),
	.datab(\comp_unit|y0 [1]),
	.datac(\comp_unit|y1 [1]),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~13 .lut_mask = 16'hAAE4;
defparam \comp_unit|data_bus[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N28
cycloneive_lcell_comb \inst_decoder|reg_en[5]~9 (
// Equation(s):
// \inst_decoder|reg_en[5]~9_combout  = (\inst_decoder|ir [5] & ((\inst_decoder|ir [6]) # ((\inst_decoder|ir [3] & \inst_decoder|ir [7])))) # (!\inst_decoder|ir [5] & (\inst_decoder|ir [6] & ((\inst_decoder|ir [7]))))

	.dataa(\inst_decoder|ir [5]),
	.datab(\inst_decoder|ir [6]),
	.datac(\inst_decoder|ir [3]),
	.datad(\inst_decoder|ir [7]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[5]~9 .lut_mask = 16'hEC88;
defparam \inst_decoder|reg_en[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N18
cycloneive_lcell_comb \inst_decoder|reg_en[5]~10 (
// Equation(s):
// \inst_decoder|reg_en[5]~10_combout  = (\sync_reset~reg0_q ) # ((\inst_decoder|ir [4] & (!\inst_decoder|reg_en[5]~9_combout  & \inst_decoder|ir [6])) # (!\inst_decoder|ir [4] & (\inst_decoder|reg_en[5]~9_combout  & !\inst_decoder|ir [6])))

	.dataa(\inst_decoder|ir [4]),
	.datab(\inst_decoder|reg_en[5]~9_combout ),
	.datac(\inst_decoder|ir [6]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[5]~10 .lut_mask = 16'hFF24;
defparam \inst_decoder|reg_en[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N9
dffeas \comp_unit|m[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|data_bus[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[1] .is_wysiwyg = "true";
defparam \comp_unit|m[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N17
dffeas \comp_unit|m[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|data_bus[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[0] .is_wysiwyg = "true";
defparam \comp_unit|m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N24
cycloneive_lcell_comb \comp_unit|i[0]~4 (
// Equation(s):
// \comp_unit|i[0]~4_combout  = (\comp_unit|i [0] & (\comp_unit|m [0] $ (VCC))) # (!\comp_unit|i [0] & (\comp_unit|m [0] & VCC))
// \comp_unit|i[0]~5  = CARRY((\comp_unit|i [0] & \comp_unit|m [0]))

	.dataa(\comp_unit|i [0]),
	.datab(\comp_unit|m [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|i[0]~4_combout ),
	.cout(\comp_unit|i[0]~5 ));
// synopsys translate_off
defparam \comp_unit|i[0]~4 .lut_mask = 16'h6688;
defparam \comp_unit|i[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N12
cycloneive_lcell_comb \comp_unit|i[0]~feeder (
// Equation(s):
// \comp_unit|i[0]~feeder_combout  = \comp_unit|i[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|i[0]~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|i[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|i[0]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|i[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N12
cycloneive_lcell_comb \inst_decoder|Equal25~0 (
// Equation(s):
// \inst_decoder|Equal25~0_combout  = (\inst_decoder|ir [2] & (\inst_decoder|ir [0] & \inst_decoder|ir [1]))

	.dataa(\inst_decoder|ir [2]),
	.datab(gnd),
	.datac(\inst_decoder|ir [0]),
	.datad(\inst_decoder|ir [1]),
	.cin(gnd),
	.combout(\inst_decoder|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal25~0 .lut_mask = 16'hA000;
defparam \inst_decoder|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N18
cycloneive_lcell_comb \inst_decoder|reg_en[6]~11 (
// Equation(s):
// \inst_decoder|reg_en[6]~11_combout  = (\inst_decoder|ir [5] & ((\inst_decoder|ir [6] & ((!\inst_decoder|ir [7]))) # (!\inst_decoder|ir [6] & (\inst_decoder|ir [4] & \inst_decoder|ir [7]))))

	.dataa(\inst_decoder|ir [6]),
	.datab(\inst_decoder|ir [4]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [5]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[6]~11 .lut_mask = 16'h4A00;
defparam \inst_decoder|reg_en[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N28
cycloneive_lcell_comb \inst_decoder|Equal19~0 (
// Equation(s):
// \inst_decoder|Equal19~0_combout  = (\inst_decoder|ir [7] & !\inst_decoder|ir [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [6]),
	.cin(gnd),
	.combout(\inst_decoder|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal19~0 .lut_mask = 16'h00F0;
defparam \inst_decoder|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N6
cycloneive_lcell_comb \inst_decoder|reg_en[6]~12 (
// Equation(s):
// \inst_decoder|reg_en[6]~12_combout  = (\inst_decoder|reg_en[6]~11_combout ) # ((\sync_reset~reg0_q ) # ((\inst_decoder|Equal25~0_combout  & \inst_decoder|Equal19~0_combout )))

	.dataa(\inst_decoder|Equal25~0_combout ),
	.datab(\inst_decoder|reg_en[6]~11_combout ),
	.datac(\sync_reset~reg0_q ),
	.datad(\inst_decoder|Equal19~0_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[6]~12 .lut_mask = 16'hFEFC;
defparam \inst_decoder|reg_en[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N24
cycloneive_lcell_comb \comp_unit|always6~0 (
// Equation(s):
// \comp_unit|always6~0_combout  = (\inst_decoder|ir [4] & ((\inst_decoder|ir [6]) # ((\inst_decoder|ir [3]) # (!\inst_decoder|ir [7])))) # (!\inst_decoder|ir [4] & (((\inst_decoder|ir [7])) # (!\inst_decoder|ir [6])))

	.dataa(\inst_decoder|ir [4]),
	.datab(\inst_decoder|ir [6]),
	.datac(\inst_decoder|ir [3]),
	.datad(\inst_decoder|ir [7]),
	.cin(gnd),
	.combout(\comp_unit|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always6~0 .lut_mask = 16'hFDBB;
defparam \comp_unit|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N0
cycloneive_lcell_comb \comp_unit|always6~1 (
// Equation(s):
// \comp_unit|always6~1_combout  = (\sync_reset~reg0_q ) # (((\inst_decoder|ir [5] & !\comp_unit|always6~0_combout )) # (!\inst_decoder|reg_en[6]~12_combout ))

	.dataa(\sync_reset~reg0_q ),
	.datab(\inst_decoder|reg_en[6]~12_combout ),
	.datac(\inst_decoder|ir [5]),
	.datad(\comp_unit|always6~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|always6~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always6~1 .lut_mask = 16'hBBFB;
defparam \comp_unit|always6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N13
dffeas \comp_unit|i[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[0]~feeder_combout ),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always6~1_combout ),
	.ena(\inst_decoder|reg_en[6]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[0] .is_wysiwyg = "true";
defparam \comp_unit|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N26
cycloneive_lcell_comb \comp_unit|i[1]~6 (
// Equation(s):
// \comp_unit|i[1]~6_combout  = (\comp_unit|i [1] & ((\comp_unit|m [1] & (\comp_unit|i[0]~5  & VCC)) # (!\comp_unit|m [1] & (!\comp_unit|i[0]~5 )))) # (!\comp_unit|i [1] & ((\comp_unit|m [1] & (!\comp_unit|i[0]~5 )) # (!\comp_unit|m [1] & ((\comp_unit|i[0]~5 
// ) # (GND)))))
// \comp_unit|i[1]~7  = CARRY((\comp_unit|i [1] & (!\comp_unit|m [1] & !\comp_unit|i[0]~5 )) # (!\comp_unit|i [1] & ((!\comp_unit|i[0]~5 ) # (!\comp_unit|m [1]))))

	.dataa(\comp_unit|i [1]),
	.datab(\comp_unit|m [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[0]~5 ),
	.combout(\comp_unit|i[1]~6_combout ),
	.cout(\comp_unit|i[1]~7 ));
// synopsys translate_off
defparam \comp_unit|i[1]~6 .lut_mask = 16'h9617;
defparam \comp_unit|i[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y4_N27
dffeas \comp_unit|i[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[1]~6_combout ),
	.asdata(\comp_unit|data_bus[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always6~1_combout ),
	.ena(\inst_decoder|reg_en[6]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[1] .is_wysiwyg = "true";
defparam \comp_unit|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N20
cycloneive_lcell_comb \inst_decoder|reg_en[7]~13 (
// Equation(s):
// \inst_decoder|reg_en[7]~13_combout  = (\inst_decoder|ir [5] & ((\inst_decoder|ir [6] & ((!\inst_decoder|ir [7]))) # (!\inst_decoder|ir [6] & (\inst_decoder|ir [3] & \inst_decoder|ir [7]))))

	.dataa(\inst_decoder|ir [5]),
	.datab(\inst_decoder|ir [6]),
	.datac(\inst_decoder|ir [3]),
	.datad(\inst_decoder|ir [7]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[7]~13 .lut_mask = 16'h2088;
defparam \inst_decoder|reg_en[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N22
cycloneive_lcell_comb \inst_decoder|reg_en[7]~14 (
// Equation(s):
// \inst_decoder|reg_en[7]~14_combout  = (\sync_reset~reg0_q ) # ((\inst_decoder|ir [4] & \inst_decoder|reg_en[7]~13_combout ))

	.dataa(gnd),
	.datab(\inst_decoder|ir [4]),
	.datac(\sync_reset~reg0_q ),
	.datad(\inst_decoder|reg_en[7]~13_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[7]~14 .lut_mask = 16'hFCF0;
defparam \inst_decoder|reg_en[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N0
cycloneive_lcell_comb \comp_unit|data_bus[2]~2 (
// Equation(s):
// \comp_unit|data_bus[2]~2_combout  = (\inst_decoder|ir [1]) # ((\inst_decoder|ir [0] & \inst_decoder|ir [2]))

	.dataa(\inst_decoder|ir [1]),
	.datab(\inst_decoder|ir [0]),
	.datac(gnd),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~2 .lut_mask = 16'hEEAA;
defparam \comp_unit|data_bus[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y7_N11
dffeas \comp_unit|x0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[2]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[2] .is_wysiwyg = "true";
defparam \comp_unit|x0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N26
cycloneive_lcell_comb \comp_unit|x1[2]~feeder (
// Equation(s):
// \comp_unit|x1[2]~feeder_combout  = \comp_unit|data_bus[2]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|data_bus[2]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|x1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x1[2]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|x1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N27
dffeas \comp_unit|x1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|x1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[2] .is_wysiwyg = "true";
defparam \comp_unit|x1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N12
cycloneive_lcell_comb \comp_unit|data_bus[2]~22 (
// Equation(s):
// \comp_unit|data_bus[2]~22_combout  = (\comp_unit|data_bus[2]~2_combout  & (((\comp_unit|data_bus[2]~3_combout )))) # (!\comp_unit|data_bus[2]~2_combout  & ((\comp_unit|data_bus[2]~3_combout  & ((\comp_unit|x1 [2]))) # (!\comp_unit|data_bus[2]~3_combout  & 
// (\comp_unit|x0 [2]))))

	.dataa(\comp_unit|data_bus[2]~2_combout ),
	.datab(\comp_unit|x0 [2]),
	.datac(\comp_unit|x1 [2]),
	.datad(\comp_unit|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~22 .lut_mask = 16'hFA44;
defparam \comp_unit|data_bus[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N0
cycloneive_lcell_comb \inst_decoder|reg_en[2]~4 (
// Equation(s):
// \inst_decoder|reg_en[2]~4_combout  = (\inst_decoder|ir [7] & (!\inst_decoder|ir [5] & (\inst_decoder|ir [4] & !\inst_decoder|ir [3]))) # (!\inst_decoder|ir [7] & (\inst_decoder|ir [5] & (!\inst_decoder|ir [4])))

	.dataa(\inst_decoder|ir [7]),
	.datab(\inst_decoder|ir [5]),
	.datac(\inst_decoder|ir [4]),
	.datad(\inst_decoder|ir [3]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[2]~4 .lut_mask = 16'h0424;
defparam \inst_decoder|reg_en[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N10
cycloneive_lcell_comb \inst_decoder|reg_en[2]~5 (
// Equation(s):
// \inst_decoder|reg_en[2]~5_combout  = (\sync_reset~reg0_q ) # ((!\inst_decoder|ir [6] & \inst_decoder|reg_en[2]~4_combout ))

	.dataa(\inst_decoder|ir [6]),
	.datab(gnd),
	.datac(\sync_reset~reg0_q ),
	.datad(\inst_decoder|reg_en[2]~4_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[2]~5 .lut_mask = 16'hF5F0;
defparam \inst_decoder|reg_en[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y7_N3
dffeas \comp_unit|y0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[2]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[2] .is_wysiwyg = "true";
defparam \comp_unit|y0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N5
dffeas \comp_unit|y1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[2]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[2] .is_wysiwyg = "true";
defparam \comp_unit|y1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N4
cycloneive_lcell_comb \comp_unit|data_bus[2]~20 (
// Equation(s):
// \comp_unit|data_bus[2]~20_combout  = (\inst_decoder|ir [2] & (((\inst_decoder|ir [0])))) # (!\inst_decoder|ir [2] & ((\inst_decoder|ir [0] & ((\comp_unit|y1 [2]))) # (!\inst_decoder|ir [0] & (\comp_unit|y0 [2]))))

	.dataa(\inst_decoder|ir [2]),
	.datab(\comp_unit|y0 [2]),
	.datac(\comp_unit|y1 [2]),
	.datad(\inst_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~20 .lut_mask = 16'hFA44;
defparam \comp_unit|data_bus[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N6
cycloneive_lcell_comb \comp_unit|y1[3]~feeder (
// Equation(s):
// \comp_unit|y1[3]~feeder_combout  = \comp_unit|data_bus[3]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|data_bus[3]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|y1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y1[3]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|y1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N7
dffeas \comp_unit|y1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|y1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[3] .is_wysiwyg = "true";
defparam \comp_unit|y1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N25
dffeas \comp_unit|y0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[3] .is_wysiwyg = "true";
defparam \comp_unit|y0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N18
cycloneive_lcell_comb \comp_unit|data_bus[3]~27 (
// Equation(s):
// \comp_unit|data_bus[3]~27_combout  = (\inst_decoder|ir [0] & (((\inst_decoder|ir [2])))) # (!\inst_decoder|ir [0] & ((\inst_decoder|ir [2] & ((\comp_unit|i [3]))) # (!\inst_decoder|ir [2] & (\comp_unit|y0 [3]))))

	.dataa(\inst_decoder|ir [0]),
	.datab(\comp_unit|y0 [3]),
	.datac(\comp_unit|i [3]),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~27 .lut_mask = 16'hFA44;
defparam \comp_unit|data_bus[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \data_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst_decoder|reg_en[7]~14_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\comp_unit|data_bus[3]~33_combout ,\comp_unit|data_bus[2]~26_combout ,\comp_unit|data_bus[1]~19_combout ,\comp_unit|data_bus[0]~12_combout }),
	.portaaddr({\comp_unit|i [3],\comp_unit|i [2],\comp_unit|i [1],\comp_unit|i [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_93g1:auto_generated|ALTSYNCRAM";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N28
cycloneive_lcell_comb \comp_unit|data_bus[3]~28 (
// Equation(s):
// \comp_unit|data_bus[3]~28_combout  = (\inst_decoder|ir [0] & ((\comp_unit|data_bus[3]~27_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [3]))) # (!\comp_unit|data_bus[3]~27_combout  & (\comp_unit|y1 [3])))) # (!\inst_decoder|ir [0] & 
// (((\comp_unit|data_bus[3]~27_combout ))))

	.dataa(\comp_unit|y1 [3]),
	.datab(\inst_decoder|ir [0]),
	.datac(\comp_unit|data_bus[3]~27_combout ),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~28 .lut_mask = 16'hF838;
defparam \comp_unit|data_bus[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y7_N9
dffeas \comp_unit|x0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[3] .is_wysiwyg = "true";
defparam \comp_unit|x0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N14
cycloneive_lcell_comb \comp_unit|data_bus[3]~29 (
// Equation(s):
// \comp_unit|data_bus[3]~29_combout  = (\comp_unit|data_bus[2]~3_combout  & (((\comp_unit|data_bus[2]~2_combout )))) # (!\comp_unit|data_bus[2]~3_combout  & ((\comp_unit|data_bus[2]~2_combout  & (\comp_unit|data_bus[3]~28_combout )) # 
// (!\comp_unit|data_bus[2]~2_combout  & ((\comp_unit|x0 [3])))))

	.dataa(\comp_unit|data_bus[2]~3_combout ),
	.datab(\comp_unit|data_bus[3]~28_combout ),
	.datac(\comp_unit|data_bus[2]~2_combout ),
	.datad(\comp_unit|x0 [3]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~29 .lut_mask = 16'hE5E0;
defparam \comp_unit|data_bus[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N25
dffeas \comp_unit|x1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[3] .is_wysiwyg = "true";
defparam \comp_unit|x1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N24
cycloneive_lcell_comb \comp_unit|data_bus[3]~30 (
// Equation(s):
// \comp_unit|data_bus[3]~30_combout  = (\comp_unit|data_bus[3]~29_combout  & ((\comp_unit|m [3]) # ((!\comp_unit|data_bus[2]~3_combout )))) # (!\comp_unit|data_bus[3]~29_combout  & (((\comp_unit|x1 [3] & \comp_unit|data_bus[2]~3_combout ))))

	.dataa(\comp_unit|m [3]),
	.datab(\comp_unit|data_bus[3]~29_combout ),
	.datac(\comp_unit|x1 [3]),
	.datad(\comp_unit|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~30 .lut_mask = 16'hB8CC;
defparam \comp_unit|data_bus[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N22
cycloneive_io_ibuf \i_pins[3]~input (
	.i(i_pins[3]),
	.ibar(gnd),
	.o(\i_pins[3]~input_o ));
// synopsys translate_off
defparam \i_pins[3]~input .bus_hold = "false";
defparam \i_pins[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N2
cycloneive_lcell_comb \comp_unit|data_bus[2]~6 (
// Equation(s):
// \comp_unit|data_bus[2]~6_combout  = ((\inst_decoder|ir [2] & (!\inst_decoder|ir [1] & !\inst_decoder|ir [0]))) # (!\inst_decoder|Equal19~0_combout )

	.dataa(\inst_decoder|ir [2]),
	.datab(\inst_decoder|Equal19~0_combout ),
	.datac(\inst_decoder|ir [1]),
	.datad(\inst_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~6 .lut_mask = 16'h333B;
defparam \comp_unit|data_bus[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N16
cycloneive_lcell_comb \comp_unit|data_bus[2]~7 (
// Equation(s):
// \comp_unit|data_bus[2]~7_combout  = (\comp_unit|data_bus[2]~6_combout  & ((!\inst_decoder|ir [6]) # (!\inst_decoder|ir [7])))

	.dataa(\inst_decoder|ir [7]),
	.datab(gnd),
	.datac(\comp_unit|data_bus[2]~6_combout ),
	.datad(\inst_decoder|ir [6]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~7 .lut_mask = 16'h50F0;
defparam \comp_unit|data_bus[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N20
cycloneive_lcell_comb \inst_decoder|reg_en[4]~8 (
// Equation(s):
// \inst_decoder|reg_en[4]~8_combout  = (\sync_reset~reg0_q ) # ((!\inst_decoder|ir [5] & (\inst_decoder|ir [7] & \inst_decoder|ir [6])))

	.dataa(\sync_reset~reg0_q ),
	.datab(\inst_decoder|ir [5]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [6]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[4]~8 .lut_mask = 16'hBAAA;
defparam \inst_decoder|reg_en[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N6
cycloneive_lcell_comb \comp_unit|always13~0 (
// Equation(s):
// \comp_unit|always13~0_combout  = (\inst_decoder|reg_en[4]~8_combout  & (\inst_decoder|ir [2] & (!\inst_decoder|ir [0] & !\inst_decoder|ir [1])))

	.dataa(\inst_decoder|reg_en[4]~8_combout ),
	.datab(\inst_decoder|ir [2]),
	.datac(\inst_decoder|ir [0]),
	.datad(\inst_decoder|ir [1]),
	.cin(gnd),
	.combout(\comp_unit|always13~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always13~0 .lut_mask = 16'h0008;
defparam \comp_unit|always13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N24
cycloneive_lcell_comb \comp_unit|y[3]~3 (
// Equation(s):
// \comp_unit|y[3]~3_combout  = (\inst_decoder|ir [3] & ((\sync_reset~reg0_q  & ((\comp_unit|y0 [3]))) # (!\sync_reset~reg0_q  & (\comp_unit|y1 [3])))) # (!\inst_decoder|ir [3] & (((\comp_unit|y0 [3]))))

	.dataa(\comp_unit|y1 [3]),
	.datab(\inst_decoder|ir [3]),
	.datac(\comp_unit|y0 [3]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[3]~3 .lut_mask = 16'hF0B8;
defparam \comp_unit|y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N8
cycloneive_lcell_comb \comp_unit|x[3]~3 (
// Equation(s):
// \comp_unit|x[3]~3_combout  = (\inst_decoder|ir [4] & ((\sync_reset~reg0_q  & (\comp_unit|x0 [3])) # (!\sync_reset~reg0_q  & ((\comp_unit|x1 [3]))))) # (!\inst_decoder|ir [4] & (((\comp_unit|x0 [3]))))

	.dataa(\inst_decoder|ir [4]),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|x0 [3]),
	.datad(\comp_unit|x1 [3]),
	.cin(gnd),
	.combout(\comp_unit|x[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[3]~3 .lut_mask = 16'hF2D0;
defparam \comp_unit|x[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N22
cycloneive_lcell_comb \comp_unit|alu_out~31 (
// Equation(s):
// \comp_unit|alu_out~31_combout  = \comp_unit|y[3]~3_combout  $ (\comp_unit|x[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|y[3]~3_combout ),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~31 .lut_mask = 16'h0FF0;
defparam \comp_unit|alu_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N4
cycloneive_lcell_comb \comp_unit|alu_out[2]~14 (
// Equation(s):
// \comp_unit|alu_out[2]~14_combout  = (\inst_decoder|ir [1] & (\inst_decoder|ir [0] & ((\inst_decoder|ir [3]) # (!\inst_decoder|ir [2])))) # (!\inst_decoder|ir [1] & ((\inst_decoder|ir [2]) # ((!\inst_decoder|ir [0] & \inst_decoder|ir [3]))))

	.dataa(\inst_decoder|ir [0]),
	.datab(\inst_decoder|ir [3]),
	.datac(\inst_decoder|ir [1]),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~14 .lut_mask = 16'h8FA4;
defparam \comp_unit|alu_out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N16
cycloneive_lcell_comb \comp_unit|alu_out[3]~36 (
// Equation(s):
// \comp_unit|alu_out[3]~36_combout  = (\inst_decoder|ir [0] & (!\comp_unit|x[3]~3_combout )) # (!\inst_decoder|ir [0] & ((\comp_unit|x[3]~3_combout  & (\comp_unit|y[3]~3_combout  & \inst_decoder|ir [1])) # (!\comp_unit|x[3]~3_combout  & ((!\inst_decoder|ir 
// [1])))))

	.dataa(\inst_decoder|ir [0]),
	.datab(\comp_unit|x[3]~3_combout ),
	.datac(\comp_unit|y[3]~3_combout ),
	.datad(\inst_decoder|ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~36 .lut_mask = 16'h6233;
defparam \comp_unit|alu_out[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N8
cycloneive_lcell_comb \comp_unit|alu_out[3]~37 (
// Equation(s):
// \comp_unit|alu_out[3]~37_combout  = (\inst_decoder|ir [1] & (\comp_unit|alu_out[3]~36_combout  & ((\inst_decoder|ir [0]) # (\inst_decoder|ir [2])))) # (!\inst_decoder|ir [1] & (\inst_decoder|ir [0]))

	.dataa(\inst_decoder|ir [0]),
	.datab(\comp_unit|alu_out[3]~36_combout ),
	.datac(\inst_decoder|ir [1]),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~37 .lut_mask = 16'hCA8A;
defparam \comp_unit|alu_out[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N6
cycloneive_lcell_comb \comp_unit|alu_out[2]~15 (
// Equation(s):
// \comp_unit|alu_out[2]~15_combout  = (\inst_decoder|ir [1] & ((\inst_decoder|ir [2]) # (\inst_decoder|ir [0])))

	.dataa(\inst_decoder|ir [2]),
	.datab(gnd),
	.datac(\inst_decoder|ir [0]),
	.datad(\inst_decoder|ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~15 .lut_mask = 16'hFA00;
defparam \comp_unit|alu_out[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N1
dffeas \comp_unit|x1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[0] .is_wysiwyg = "true";
defparam \comp_unit|x1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N14
cycloneive_lcell_comb \comp_unit|x[0]~0 (
// Equation(s):
// \comp_unit|x[0]~0_combout  = (\inst_decoder|ir [4] & ((\sync_reset~reg0_q  & (\comp_unit|x0 [0])) # (!\sync_reset~reg0_q  & ((\comp_unit|x1 [0]))))) # (!\inst_decoder|ir [4] & (((\comp_unit|x0 [0]))))

	.dataa(\inst_decoder|ir [4]),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|x0 [0]),
	.datad(\comp_unit|x1 [0]),
	.cin(gnd),
	.combout(\comp_unit|x[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[0]~0 .lut_mask = 16'hF2D0;
defparam \comp_unit|x[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N16
cycloneive_lcell_comb \comp_unit|x[1]~2 (
// Equation(s):
// \comp_unit|x[1]~2_combout  = (\inst_decoder|ir [4] & ((\sync_reset~reg0_q  & (\comp_unit|x0 [1])) # (!\sync_reset~reg0_q  & ((\comp_unit|x1 [1]))))) # (!\inst_decoder|ir [4] & (((\comp_unit|x0 [1]))))

	.dataa(\inst_decoder|ir [4]),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|x0 [1]),
	.datad(\comp_unit|x1 [1]),
	.cin(gnd),
	.combout(\comp_unit|x[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[1]~2 .lut_mask = 16'hF2D0;
defparam \comp_unit|x[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N4
cycloneive_lcell_comb \comp_unit|x[2]~1 (
// Equation(s):
// \comp_unit|x[2]~1_combout  = (\inst_decoder|ir [4] & ((\sync_reset~reg0_q  & ((\comp_unit|x0 [2]))) # (!\sync_reset~reg0_q  & (\comp_unit|x1 [2])))) # (!\inst_decoder|ir [4] & (((\comp_unit|x0 [2]))))

	.dataa(\inst_decoder|ir [4]),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|x1 [2]),
	.datad(\comp_unit|x0 [2]),
	.cin(gnd),
	.combout(\comp_unit|x[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[2]~1 .lut_mask = 16'hFD20;
defparam \comp_unit|x[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N2
cycloneive_lcell_comb \comp_unit|alu_out[3]~28 (
// Equation(s):
// \comp_unit|alu_out[3]~28_combout  = (\comp_unit|x[0]~0_combout ) # ((\comp_unit|x[1]~2_combout ) # (\comp_unit|x[2]~1_combout ))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(gnd),
	.datac(\comp_unit|x[1]~2_combout ),
	.datad(\comp_unit|x[2]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~28 .lut_mask = 16'hFFFA;
defparam \comp_unit|alu_out[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N14
cycloneive_lcell_comb \comp_unit|alu_out[2]~16 (
// Equation(s):
// \comp_unit|alu_out[2]~16_combout  = (\inst_decoder|ir [0]) # (!\inst_decoder|ir [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_decoder|ir [0]),
	.datad(\inst_decoder|ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~16 .lut_mask = 16'hF0FF;
defparam \comp_unit|alu_out[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N2
cycloneive_lcell_comb \comp_unit|y[2]~1 (
// Equation(s):
// \comp_unit|y[2]~1_combout  = (\inst_decoder|ir [3] & ((\sync_reset~reg0_q  & ((\comp_unit|y0 [2]))) # (!\sync_reset~reg0_q  & (\comp_unit|y1 [2])))) # (!\inst_decoder|ir [3] & (((\comp_unit|y0 [2]))))

	.dataa(\comp_unit|y1 [2]),
	.datab(\inst_decoder|ir [3]),
	.datac(\comp_unit|y0 [2]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|y[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[2]~1 .lut_mask = 16'hF0B8;
defparam \comp_unit|y[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N11
dffeas \comp_unit|y1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[0] .is_wysiwyg = "true";
defparam \comp_unit|y1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N19
dffeas \comp_unit|y0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[0] .is_wysiwyg = "true";
defparam \comp_unit|y0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N18
cycloneive_lcell_comb \comp_unit|y[0]~0 (
// Equation(s):
// \comp_unit|y[0]~0_combout  = (\inst_decoder|ir [3] & ((\sync_reset~reg0_q  & ((\comp_unit|y0 [0]))) # (!\sync_reset~reg0_q  & (\comp_unit|y1 [0])))) # (!\inst_decoder|ir [3] & (((\comp_unit|y0 [0]))))

	.dataa(\inst_decoder|ir [3]),
	.datab(\comp_unit|y1 [0]),
	.datac(\comp_unit|y0 [0]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[0]~0 .lut_mask = 16'hF0D8;
defparam \comp_unit|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N12
cycloneive_lcell_comb \comp_unit|Add3~0 (
// Equation(s):
// \comp_unit|Add3~0_combout  = (\comp_unit|x[0]~0_combout  & (\comp_unit|y[0]~0_combout  $ (VCC))) # (!\comp_unit|x[0]~0_combout  & (\comp_unit|y[0]~0_combout  & VCC))
// \comp_unit|Add3~1  = CARRY((\comp_unit|x[0]~0_combout  & \comp_unit|y[0]~0_combout ))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(\comp_unit|y[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add3~0_combout ),
	.cout(\comp_unit|Add3~1 ));
// synopsys translate_off
defparam \comp_unit|Add3~0 .lut_mask = 16'h6688;
defparam \comp_unit|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N14
cycloneive_lcell_comb \comp_unit|Add3~2 (
// Equation(s):
// \comp_unit|Add3~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|x[1]~2_combout  & (\comp_unit|Add3~1  & VCC)) # (!\comp_unit|x[1]~2_combout  & (!\comp_unit|Add3~1 )))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// ((\comp_unit|x[1]~2_combout  & (!\comp_unit|Add3~1 )) # (!\comp_unit|x[1]~2_combout  & ((\comp_unit|Add3~1 ) # (GND)))))
// \comp_unit|Add3~3  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|x[1]~2_combout  & !\comp_unit|Add3~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & ((!\comp_unit|Add3~1 ) # (!\comp_unit|x[1]~2_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|x[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add3~1 ),
	.combout(\comp_unit|Add3~2_combout ),
	.cout(\comp_unit|Add3~3 ));
// synopsys translate_off
defparam \comp_unit|Add3~2 .lut_mask = 16'h9617;
defparam \comp_unit|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N16
cycloneive_lcell_comb \comp_unit|Add3~4 (
// Equation(s):
// \comp_unit|Add3~4_combout  = ((\comp_unit|x[2]~1_combout  $ (\comp_unit|y[2]~1_combout  $ (!\comp_unit|Add3~3 )))) # (GND)
// \comp_unit|Add3~5  = CARRY((\comp_unit|x[2]~1_combout  & ((\comp_unit|y[2]~1_combout ) # (!\comp_unit|Add3~3 ))) # (!\comp_unit|x[2]~1_combout  & (\comp_unit|y[2]~1_combout  & !\comp_unit|Add3~3 )))

	.dataa(\comp_unit|x[2]~1_combout ),
	.datab(\comp_unit|y[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add3~3 ),
	.combout(\comp_unit|Add3~4_combout ),
	.cout(\comp_unit|Add3~5 ));
// synopsys translate_off
defparam \comp_unit|Add3~4 .lut_mask = 16'h698E;
defparam \comp_unit|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N18
cycloneive_lcell_comb \comp_unit|Add3~6 (
// Equation(s):
// \comp_unit|Add3~6_combout  = \comp_unit|y[3]~3_combout  $ (\comp_unit|Add3~5  $ (\comp_unit|x[3]~3_combout ))

	.dataa(\comp_unit|y[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(\comp_unit|Add3~5 ),
	.combout(\comp_unit|Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add3~6 .lut_mask = 16'hA55A;
defparam \comp_unit|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N30
cycloneive_lcell_comb \comp_unit|alu_out[3]~29 (
// Equation(s):
// \comp_unit|alu_out[3]~29_combout  = (\comp_unit|alu_out[2]~16_combout  & (\comp_unit|alu_out[3]~28_combout  $ ((\comp_unit|x[3]~3_combout )))) # (!\comp_unit|alu_out[2]~16_combout  & (((\comp_unit|Add3~6_combout ))))

	.dataa(\comp_unit|alu_out[3]~28_combout ),
	.datab(\comp_unit|alu_out[2]~16_combout ),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|Add3~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~29 .lut_mask = 16'h7B48;
defparam \comp_unit|alu_out[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N2
cycloneive_lcell_comb \comp_unit|Add2~0 (
// Equation(s):
// \comp_unit|Add2~0_combout  = (\comp_unit|x[0]~0_combout  & ((GND) # (!\comp_unit|y[0]~0_combout ))) # (!\comp_unit|x[0]~0_combout  & (\comp_unit|y[0]~0_combout  $ (GND)))
// \comp_unit|Add2~1  = CARRY((\comp_unit|x[0]~0_combout ) # (!\comp_unit|y[0]~0_combout ))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(\comp_unit|y[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add2~0_combout ),
	.cout(\comp_unit|Add2~1 ));
// synopsys translate_off
defparam \comp_unit|Add2~0 .lut_mask = 16'h66BB;
defparam \comp_unit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N4
cycloneive_lcell_comb \comp_unit|Add2~2 (
// Equation(s):
// \comp_unit|Add2~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|x[1]~2_combout  & (!\comp_unit|Add2~1 )) # (!\comp_unit|x[1]~2_combout  & ((\comp_unit|Add2~1 ) # (GND))))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// ((\comp_unit|x[1]~2_combout  & (\comp_unit|Add2~1  & VCC)) # (!\comp_unit|x[1]~2_combout  & (!\comp_unit|Add2~1 ))))
// \comp_unit|Add2~3  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & ((!\comp_unit|Add2~1 ) # (!\comp_unit|x[1]~2_combout ))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|x[1]~2_combout  & !\comp_unit|Add2~1 )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|x[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~1 ),
	.combout(\comp_unit|Add2~2_combout ),
	.cout(\comp_unit|Add2~3 ));
// synopsys translate_off
defparam \comp_unit|Add2~2 .lut_mask = 16'h692B;
defparam \comp_unit|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N6
cycloneive_lcell_comb \comp_unit|Add2~4 (
// Equation(s):
// \comp_unit|Add2~4_combout  = ((\comp_unit|x[2]~1_combout  $ (\comp_unit|y[2]~1_combout  $ (\comp_unit|Add2~3 )))) # (GND)
// \comp_unit|Add2~5  = CARRY((\comp_unit|x[2]~1_combout  & ((!\comp_unit|Add2~3 ) # (!\comp_unit|y[2]~1_combout ))) # (!\comp_unit|x[2]~1_combout  & (!\comp_unit|y[2]~1_combout  & !\comp_unit|Add2~3 )))

	.dataa(\comp_unit|x[2]~1_combout ),
	.datab(\comp_unit|y[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~3 ),
	.combout(\comp_unit|Add2~4_combout ),
	.cout(\comp_unit|Add2~5 ));
// synopsys translate_off
defparam \comp_unit|Add2~4 .lut_mask = 16'h962B;
defparam \comp_unit|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N8
cycloneive_lcell_comb \comp_unit|Add2~6 (
// Equation(s):
// \comp_unit|Add2~6_combout  = \comp_unit|y[3]~3_combout  $ (\comp_unit|Add2~5  $ (!\comp_unit|x[3]~3_combout ))

	.dataa(\comp_unit|y[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(\comp_unit|Add2~5 ),
	.combout(\comp_unit|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add2~6 .lut_mask = 16'h5AA5;
defparam \comp_unit|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N22
cycloneive_lcell_comb \comp_unit|alu_out[3]~35 (
// Equation(s):
// \comp_unit|alu_out[3]~35_combout  = (\inst_decoder|ir [1] & (((!\comp_unit|alu_out[2]~14_combout )))) # (!\inst_decoder|ir [1] & ((\inst_decoder|ir [0] & ((\comp_unit|alu_out[2]~14_combout ) # (\comp_unit|Add2~6_combout ))) # (!\inst_decoder|ir [0] & 
// (!\comp_unit|alu_out[2]~14_combout ))))

	.dataa(\inst_decoder|ir [1]),
	.datab(\inst_decoder|ir [0]),
	.datac(\comp_unit|alu_out[2]~14_combout ),
	.datad(\comp_unit|Add2~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~35 .lut_mask = 16'h4F4B;
defparam \comp_unit|alu_out[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N28
cycloneive_lcell_comb \comp_unit|alu_out[3]~30 (
// Equation(s):
// \comp_unit|alu_out[3]~30_combout  = (\comp_unit|alu_out[3]~35_combout  & ((\comp_unit|alu_out[3]~37_combout ) # ((!\comp_unit|alu_out[2]~15_combout  & \comp_unit|alu_out[3]~29_combout ))))

	.dataa(\comp_unit|alu_out[3]~37_combout ),
	.datab(\comp_unit|alu_out[2]~15_combout ),
	.datac(\comp_unit|alu_out[3]~29_combout ),
	.datad(\comp_unit|alu_out[3]~35_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~30 .lut_mask = 16'hBA00;
defparam \comp_unit|alu_out[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N2
cycloneive_lcell_comb \comp_unit|alu_out[3]~32 (
// Equation(s):
// \comp_unit|alu_out[3]~32_combout  = (\comp_unit|alu_out[2]~14_combout  & ((\comp_unit|alu_out[3]~30_combout  & (\comp_unit|alu_out~31_combout )) # (!\comp_unit|alu_out[3]~30_combout  & ((\comp_unit|r [3]))))) # (!\comp_unit|alu_out[2]~14_combout  & 
// (((\comp_unit|alu_out[3]~30_combout ))))

	.dataa(\comp_unit|alu_out~31_combout ),
	.datab(\comp_unit|r [3]),
	.datac(\comp_unit|alu_out[2]~14_combout ),
	.datad(\comp_unit|alu_out[3]~30_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~32 .lut_mask = 16'hAFC0;
defparam \comp_unit|alu_out[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [5] = \comp_unit|y[3]~3_combout  $ (((\comp_unit|y[2]~1_combout  & \comp_unit|Mult0|auto_generated|le3a [5])))

	.dataa(gnd),
	.datab(\comp_unit|y[2]~1_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[5] .lut_mask = 16'h3FC0;
defparam \comp_unit|Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|cs2a[1]~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  = \comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|y[2]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[2]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .lut_mask = 16'h0FF0;
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [1] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & ((\comp_unit|Mult0|auto_generated|le4a [5] $ (\comp_unit|x[1]~2_combout )))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (!\comp_unit|x[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le4a [5])))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datac(\comp_unit|x[1]~2_combout ),
	.datad(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[1] .lut_mask = 16'h3C44;
defparam \comp_unit|Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [3] = (\comp_unit|y[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] $ ((\comp_unit|x[3]~3_combout )))) # (!\comp_unit|y[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] & ((!\comp_unit|x[2]~1_combout 
// ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[0]~0_combout ),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|x[2]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[3] .lut_mask = 16'h486A;
defparam \comp_unit|Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N12
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [2] = (\comp_unit|y[0]~0_combout  & ((\comp_unit|x[2]~1_combout  $ (\comp_unit|Mult0|auto_generated|le3a [5])))) # (!\comp_unit|y[0]~0_combout  & (!\comp_unit|x[1]~2_combout  & ((\comp_unit|Mult0|auto_generated|le3a 
// [5]))))

	.dataa(\comp_unit|x[1]~2_combout ),
	.datab(\comp_unit|y[0]~0_combout ),
	.datac(\comp_unit|x[2]~1_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[2] .lut_mask = 16'h1DC0;
defparam \comp_unit|Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~0_combout  = (\comp_unit|Mult0|auto_generated|le3a [2] & (\comp_unit|Mult0|auto_generated|le4a [5] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le3a [2] & (\comp_unit|Mult0|auto_generated|le4a [5] & VCC))
// \comp_unit|Mult0|auto_generated|op_1~1  = CARRY((\comp_unit|Mult0|auto_generated|le3a [2] & \comp_unit|Mult0|auto_generated|le4a [5]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [2]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [3] & (!\comp_unit|Mult0|auto_generated|op_1~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [3] & ((\comp_unit|Mult0|auto_generated|op_1~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_1~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_1~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [3]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~2 .lut_mask = 16'h5A5F;
defparam \comp_unit|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [0] = \comp_unit|y[3]~3_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|y[2]~1_combout ) # (\comp_unit|x[0]~0_combout ))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|y[2]~1_combout  
// & \comp_unit|x[0]~0_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[3]~3_combout ),
	.datac(\comp_unit|y[2]~1_combout ),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[0] .lut_mask = 16'h366C;
defparam \comp_unit|Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [1] = (\comp_unit|y[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] $ ((\comp_unit|x[1]~2_combout )))) # (!\comp_unit|y[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] & ((!\comp_unit|x[0]~0_combout 
// ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|x[1]~2_combout ),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|y[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[1] .lut_mask = 16'h660A;
defparam \comp_unit|Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [0] = \comp_unit|Mult0|auto_generated|le3a [5] $ (((\comp_unit|y[0]~0_combout  & \comp_unit|x[0]~0_combout )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[0]~0_combout ),
	.datac(gnd),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[0] .lut_mask = 16'h66AA;
defparam \comp_unit|Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~0_combout  = (\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|le3a [0] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|le3a [0] & VCC))
// \comp_unit|Mult0|auto_generated|op_3~1  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|Mult0|auto_generated|le3a [0]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [1] & (!\comp_unit|Mult0|auto_generated|op_3~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [1] & ((\comp_unit|Mult0|auto_generated|op_3~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_3~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_3~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [1]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~2 .lut_mask = 16'h5A5F;
defparam \comp_unit|Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~4_combout  = ((\comp_unit|Mult0|auto_generated|le4a [0] $ (\comp_unit|Mult0|auto_generated|op_1~0_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~5  = CARRY((\comp_unit|Mult0|auto_generated|le4a [0] & ((\comp_unit|Mult0|auto_generated|op_1~0_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~3 ))) # (!\comp_unit|Mult0|auto_generated|le4a [0] & 
// (\comp_unit|Mult0|auto_generated|op_1~0_combout  & !\comp_unit|Mult0|auto_generated|op_3~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [0]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~6_combout  = (\comp_unit|Mult0|auto_generated|le4a [1] & ((\comp_unit|Mult0|auto_generated|op_1~2_combout  & (\comp_unit|Mult0|auto_generated|op_3~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & 
// (!\comp_unit|Mult0|auto_generated|op_3~5 )))) # (!\comp_unit|Mult0|auto_generated|le4a [1] & ((\comp_unit|Mult0|auto_generated|op_1~2_combout  & (!\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & 
// ((\comp_unit|Mult0|auto_generated|op_3~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~7  = CARRY((\comp_unit|Mult0|auto_generated|le4a [1] & (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & !\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [1] & 
// ((!\comp_unit|Mult0|auto_generated|op_3~5 ) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [1]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N2
cycloneive_lcell_comb \comp_unit|always11~0 (
// Equation(s):
// \comp_unit|always11~0_combout  = (\inst_decoder|ir [0] & ((\inst_decoder|ir [2]) # (!\inst_decoder|ir [1]))) # (!\inst_decoder|ir [0] & ((\inst_decoder|ir [1]) # (!\inst_decoder|ir [2])))

	.dataa(\inst_decoder|ir [0]),
	.datab(gnd),
	.datac(\inst_decoder|ir [1]),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|always11~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always11~0 .lut_mask = 16'hFA5F;
defparam \comp_unit|always11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \comp_unit|always11~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\comp_unit|always11~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comp_unit|always11~0clkctrl_outclk ));
// synopsys translate_off
defparam \comp_unit|always11~0clkctrl .clock_type = "global clock";
defparam \comp_unit|always11~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N10
cycloneive_lcell_comb \comp_unit|alu_out_temp[3] (
// Equation(s):
// \comp_unit|alu_out_temp [3] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [3])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~6_combout )))

	.dataa(\comp_unit|alu_out_temp [3]),
	.datab(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.datac(gnd),
	.datad(\comp_unit|always11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[3] .lut_mask = 16'hAACC;
defparam \comp_unit|alu_out_temp[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N30
cycloneive_lcell_comb \comp_unit|r[3]~3 (
// Equation(s):
// \comp_unit|r[3]~3_combout  = (\comp_unit|always13~0_combout  & (((\comp_unit|alu_out_temp [3])))) # (!\comp_unit|always13~0_combout  & (!\sync_reset~reg0_q  & (\comp_unit|alu_out[3]~32_combout )))

	.dataa(\comp_unit|always13~0_combout ),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|alu_out[3]~32_combout ),
	.datad(\comp_unit|alu_out_temp [3]),
	.cin(gnd),
	.combout(\comp_unit|r[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[3]~3 .lut_mask = 16'hBA10;
defparam \comp_unit|r[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N14
cycloneive_lcell_comb \comp_unit|r[3]~feeder (
// Equation(s):
// \comp_unit|r[3]~feeder_combout  = \comp_unit|r[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|r[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[3]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [3] = (\comp_unit|x[3]~3_combout  & ((\comp_unit|y[3]~3_combout ) # ((\comp_unit|y[2]~1_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|y[3]~3_combout ),
	.datab(\comp_unit|y[2]~1_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[3] .lut_mask = 16'hEA00;
defparam \comp_unit|Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [4] = (\comp_unit|x[3]~3_combout  & (\comp_unit|y[3]~3_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|y[2]~1_combout )))) # (!\comp_unit|x[3]~3_combout  & (\comp_unit|y[3]~3_combout  $ 
// (((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~1_combout )))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[2]~1_combout ),
	.datac(\comp_unit|y[3]~3_combout ),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[4] .lut_mask = 16'h6078;
defparam \comp_unit|Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [2] = (\comp_unit|x[2]~1_combout  & ((\comp_unit|y[3]~3_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~1_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[2]~1_combout ),
	.datac(\comp_unit|x[2]~1_combout ),
	.datad(\comp_unit|y[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[2] .lut_mask = 16'hF080;
defparam \comp_unit|Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [1] = (\comp_unit|x[1]~2_combout  & ((\comp_unit|y[3]~3_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~1_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[2]~1_combout ),
	.datac(\comp_unit|x[1]~2_combout ),
	.datad(\comp_unit|y[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[1] .lut_mask = 16'hF080;
defparam \comp_unit|Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [3] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|x[3]~3_combout  $ (((\comp_unit|Mult0|auto_generated|le4a [5]))))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (((!\comp_unit|x[2]~1_combout  & \comp_unit|Mult0|auto_generated|le4a [5]))))

	.dataa(\comp_unit|x[3]~3_combout ),
	.datab(\comp_unit|x[2]~1_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datad(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[3] .lut_mask = 16'h5A30;
defparam \comp_unit|Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [2] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & ((\comp_unit|x[2]~1_combout  $ (\comp_unit|Mult0|auto_generated|le4a [5])))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (!\comp_unit|x[1]~2_combout  & ((\comp_unit|Mult0|auto_generated|le4a [5]))))

	.dataa(\comp_unit|x[1]~2_combout ),
	.datab(\comp_unit|x[2]~1_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datad(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[2] .lut_mask = 16'h3C50;
defparam \comp_unit|Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [4] = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|y[0]~0_combout ) # (!\comp_unit|x[3]~3_combout )))

	.dataa(gnd),
	.datab(\comp_unit|y[0]~0_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[4] .lut_mask = 16'hC0F0;
defparam \comp_unit|Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~4_combout  = ((\comp_unit|Mult0|auto_generated|le4a [2] $ (\comp_unit|Mult0|auto_generated|le3a [4] $ (!\comp_unit|Mult0|auto_generated|op_1~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~5  = CARRY((\comp_unit|Mult0|auto_generated|le4a [2] & ((\comp_unit|Mult0|auto_generated|le3a [4]) # (!\comp_unit|Mult0|auto_generated|op_1~3 ))) # (!\comp_unit|Mult0|auto_generated|le4a [2] & 
// (\comp_unit|Mult0|auto_generated|le3a [4] & !\comp_unit|Mult0|auto_generated|op_1~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [2]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~6_combout  = (\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (\comp_unit|Mult0|auto_generated|op_1~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// (!\comp_unit|Mult0|auto_generated|op_1~5 )))) # (!\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (!\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// ((\comp_unit|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_1~7  = CARRY((\comp_unit|Mult0|auto_generated|le5a [1] & (!\comp_unit|Mult0|auto_generated|le4a [3] & !\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le5a [1] & 
// ((!\comp_unit|Mult0|auto_generated|op_1~5 ) # (!\comp_unit|Mult0|auto_generated|le4a [3]))))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [1]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~8_combout  = ((\comp_unit|Mult0|auto_generated|le4a [4] $ (\comp_unit|Mult0|auto_generated|le5a [2] $ (!\comp_unit|Mult0|auto_generated|op_1~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~9  = CARRY((\comp_unit|Mult0|auto_generated|le4a [4] & ((\comp_unit|Mult0|auto_generated|le5a [2]) # (!\comp_unit|Mult0|auto_generated|op_1~7 ))) # (!\comp_unit|Mult0|auto_generated|le4a [4] & 
// (\comp_unit|Mult0|auto_generated|le5a [2] & !\comp_unit|Mult0|auto_generated|op_1~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [4]),
	.datab(\comp_unit|Mult0|auto_generated|le5a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~10_combout  = \comp_unit|Mult0|auto_generated|le4a [5] $ (\comp_unit|Mult0|auto_generated|op_1~9  $ (!\comp_unit|Mult0|auto_generated|le5a [3]))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cin(\comp_unit|Mult0|auto_generated|op_1~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~10 .lut_mask = 16'h5AA5;
defparam \comp_unit|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [0] = (\comp_unit|x[0]~0_combout  & ((\comp_unit|y[3]~3_combout ) # ((\comp_unit|y[2]~1_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(\comp_unit|y[3]~3_combout ),
	.datac(\comp_unit|y[2]~1_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[0] .lut_mask = 16'hA888;
defparam \comp_unit|Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~8_combout  = ((\comp_unit|Mult0|auto_generated|le5a [0] $ (\comp_unit|Mult0|auto_generated|op_1~4_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~9  = CARRY((\comp_unit|Mult0|auto_generated|le5a [0] & ((\comp_unit|Mult0|auto_generated|op_1~4_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~7 ))) # (!\comp_unit|Mult0|auto_generated|le5a [0] & 
// (\comp_unit|Mult0|auto_generated|op_1~4_combout  & !\comp_unit|Mult0|auto_generated|op_3~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [0]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~10_combout  = (\comp_unit|Mult0|auto_generated|op_1~6_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|op_3~9  & VCC)) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// (!\comp_unit|Mult0|auto_generated|op_3~9 )))) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// ((\comp_unit|Mult0|auto_generated|op_3~9 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~11  = CARRY((\comp_unit|Mult0|auto_generated|op_1~6_combout  & (!\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & 
// ((!\comp_unit|Mult0|auto_generated|op_3~9 ) # (!\comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~12 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~12_combout  = ((\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|Mult0|auto_generated|op_1~8_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~11 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~13  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Mult0|auto_generated|op_1~8_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~11 ))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// (\comp_unit|Mult0|auto_generated|op_1~8_combout  & !\comp_unit|Mult0|auto_generated|op_3~11 )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~11 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~14 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~14_combout  = \comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|Mult0|auto_generated|op_3~13  $ (!\comp_unit|Mult0|auto_generated|op_1~10_combout ))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.cin(\comp_unit|Mult0|auto_generated|op_3~13 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~14 .lut_mask = 16'h5AA5;
defparam \comp_unit|Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N14
cycloneive_lcell_comb \comp_unit|alu_out_temp[7] (
// Equation(s):
// \comp_unit|alu_out_temp [7] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [7])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~14_combout )))

	.dataa(gnd),
	.datab(\comp_unit|alu_out_temp [7]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.datad(\comp_unit|always11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [7]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[7] .lut_mask = 16'hCCF0;
defparam \comp_unit|alu_out_temp[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N4
cycloneive_lcell_comb \comp_unit|always13~1 (
// Equation(s):
// \comp_unit|always13~1_combout  = (\inst_decoder|reg_en[4]~8_combout  & (\inst_decoder|ir [1] & (!\inst_decoder|ir [2] & \inst_decoder|ir [0])))

	.dataa(\inst_decoder|reg_en[4]~8_combout ),
	.datab(\inst_decoder|ir [1]),
	.datac(\inst_decoder|ir [2]),
	.datad(\inst_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|always13~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always13~1 .lut_mask = 16'h0800;
defparam \comp_unit|always13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y7_N15
dffeas \comp_unit|r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[3]~feeder_combout ),
	.asdata(\comp_unit|alu_out_temp [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always13~1_combout ),
	.ena(\inst_decoder|reg_en[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[3] .is_wysiwyg = "true";
defparam \comp_unit|r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N12
cycloneive_lcell_comb \inst_decoder|Equal17~0 (
// Equation(s):
// \inst_decoder|Equal17~0_combout  = \inst_decoder|ir [5] $ (\inst_decoder|ir [2])

	.dataa(gnd),
	.datab(\inst_decoder|ir [5]),
	.datac(gnd),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\inst_decoder|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal17~0 .lut_mask = 16'h33CC;
defparam \inst_decoder|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N6
cycloneive_lcell_comb \comp_unit|data_bus[2]~8 (
// Equation(s):
// \comp_unit|data_bus[2]~8_combout  = (\inst_decoder|ir [1] & (\inst_decoder|ir [4] & (\inst_decoder|ir [3] $ (!\inst_decoder|ir [0])))) # (!\inst_decoder|ir [1] & (!\inst_decoder|ir [4] & (\inst_decoder|ir [3] $ (!\inst_decoder|ir [0]))))

	.dataa(\inst_decoder|ir [1]),
	.datab(\inst_decoder|ir [3]),
	.datac(\inst_decoder|ir [4]),
	.datad(\inst_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~8 .lut_mask = 16'h8421;
defparam \comp_unit|data_bus[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N10
cycloneive_lcell_comb \comp_unit|data_bus[2]~9 (
// Equation(s):
// \comp_unit|data_bus[2]~9_combout  = ((!\inst_decoder|Equal17~0_combout  & (!\comp_unit|data_bus[2]~6_combout  & \comp_unit|data_bus[2]~8_combout ))) # (!\inst_decoder|ir [7])

	.dataa(\inst_decoder|Equal17~0_combout ),
	.datab(\comp_unit|data_bus[2]~6_combout ),
	.datac(\inst_decoder|ir [7]),
	.datad(\comp_unit|data_bus[2]~8_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~9 .lut_mask = 16'h1F0F;
defparam \comp_unit|data_bus[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N8
cycloneive_lcell_comb \comp_unit|data_bus[3]~31 (
// Equation(s):
// \comp_unit|data_bus[3]~31_combout  = (\comp_unit|data_bus[2]~7_combout  & ((\comp_unit|data_bus[2]~9_combout  & ((\inst_decoder|ir [3]))) # (!\comp_unit|data_bus[2]~9_combout  & (\comp_unit|r [3])))) # (!\comp_unit|data_bus[2]~7_combout  & 
// (((\comp_unit|data_bus[2]~9_combout ))))

	.dataa(\comp_unit|data_bus[2]~7_combout ),
	.datab(\comp_unit|r [3]),
	.datac(\inst_decoder|ir [3]),
	.datad(\comp_unit|data_bus[2]~9_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~31 .lut_mask = 16'hF588;
defparam \comp_unit|data_bus[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N18
cycloneive_lcell_comb \comp_unit|data_bus[3]~32 (
// Equation(s):
// \comp_unit|data_bus[3]~32_combout  = (\comp_unit|data_bus[2]~6_combout  & (((\comp_unit|data_bus[3]~31_combout )))) # (!\comp_unit|data_bus[2]~6_combout  & ((\comp_unit|data_bus[3]~31_combout  & ((\i_pins[3]~input_o ))) # 
// (!\comp_unit|data_bus[3]~31_combout  & (\comp_unit|data_bus[3]~30_combout ))))

	.dataa(\comp_unit|data_bus[3]~30_combout ),
	.datab(\i_pins[3]~input_o ),
	.datac(\comp_unit|data_bus[2]~6_combout ),
	.datad(\comp_unit|data_bus[3]~31_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~32 .lut_mask = 16'hFC0A;
defparam \comp_unit|data_bus[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N20
cycloneive_lcell_comb \comp_unit|data_bus[3]~33 (
// Equation(s):
// \comp_unit|data_bus[3]~33_combout  = (!\sync_reset~reg0_q  & \comp_unit|data_bus[3]~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sync_reset~reg0_q ),
	.datad(\comp_unit|data_bus[3]~32_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~33 .lut_mask = 16'h0F00;
defparam \comp_unit|data_bus[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N21
dffeas \comp_unit|m[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|data_bus[3]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[3] .is_wysiwyg = "true";
defparam \comp_unit|m[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N28
cycloneive_lcell_comb \comp_unit|i[2]~8 (
// Equation(s):
// \comp_unit|i[2]~8_combout  = ((\comp_unit|m [2] $ (\comp_unit|i [2] $ (!\comp_unit|i[1]~7 )))) # (GND)
// \comp_unit|i[2]~9  = CARRY((\comp_unit|m [2] & ((\comp_unit|i [2]) # (!\comp_unit|i[1]~7 ))) # (!\comp_unit|m [2] & (\comp_unit|i [2] & !\comp_unit|i[1]~7 )))

	.dataa(\comp_unit|m [2]),
	.datab(\comp_unit|i [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[1]~7 ),
	.combout(\comp_unit|i[2]~8_combout ),
	.cout(\comp_unit|i[2]~9 ));
// synopsys translate_off
defparam \comp_unit|i[2]~8 .lut_mask = 16'h698E;
defparam \comp_unit|i[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N30
cycloneive_lcell_comb \comp_unit|i[3]~10 (
// Equation(s):
// \comp_unit|i[3]~10_combout  = \comp_unit|i [3] $ (\comp_unit|i[2]~9  $ (\comp_unit|m [3]))

	.dataa(gnd),
	.datab(\comp_unit|i [3]),
	.datac(gnd),
	.datad(\comp_unit|m [3]),
	.cin(\comp_unit|i[2]~9 ),
	.combout(\comp_unit|i[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|i[3]~10 .lut_mask = 16'hC33C;
defparam \comp_unit|i[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y4_N31
dffeas \comp_unit|i[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[3]~10_combout ),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always6~1_combout ),
	.ena(\inst_decoder|reg_en[6]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[3] .is_wysiwyg = "true";
defparam \comp_unit|i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N2
cycloneive_lcell_comb \comp_unit|data_bus[2]~21 (
// Equation(s):
// \comp_unit|data_bus[2]~21_combout  = (\comp_unit|data_bus[2]~20_combout  & (((\data_mem|altsyncram_component|auto_generated|q_a [2]) # (!\inst_decoder|ir [2])))) # (!\comp_unit|data_bus[2]~20_combout  & (\comp_unit|i [2] & ((\inst_decoder|ir [2]))))

	.dataa(\comp_unit|i [2]),
	.datab(\comp_unit|data_bus[2]~20_combout ),
	.datac(\data_mem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~21 .lut_mask = 16'hE2CC;
defparam \comp_unit|data_bus[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N30
cycloneive_lcell_comb \comp_unit|data_bus[2]~23 (
// Equation(s):
// \comp_unit|data_bus[2]~23_combout  = (\comp_unit|data_bus[2]~22_combout  & (((\comp_unit|m [2])) # (!\comp_unit|data_bus[2]~2_combout ))) # (!\comp_unit|data_bus[2]~22_combout  & (\comp_unit|data_bus[2]~2_combout  & ((\comp_unit|data_bus[2]~21_combout 
// ))))

	.dataa(\comp_unit|data_bus[2]~22_combout ),
	.datab(\comp_unit|data_bus[2]~2_combout ),
	.datac(\comp_unit|m [2]),
	.datad(\comp_unit|data_bus[2]~21_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~23 .lut_mask = 16'hE6A2;
defparam \comp_unit|data_bus[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N18
cycloneive_lcell_comb \comp_unit|alu_out~20 (
// Equation(s):
// \comp_unit|alu_out~20_combout  = \comp_unit|y[2]~1_combout  $ (\comp_unit|x[2]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|y[2]~1_combout ),
	.datad(\comp_unit|x[2]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~20 .lut_mask = 16'h0FF0;
defparam \comp_unit|alu_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N10
cycloneive_lcell_comb \comp_unit|Add1~0 (
// Equation(s):
// \comp_unit|Add1~0_combout  = \comp_unit|x[2]~1_combout  $ (((\comp_unit|x[1]~2_combout ) # (\comp_unit|x[0]~0_combout )))

	.dataa(gnd),
	.datab(\comp_unit|x[2]~1_combout ),
	.datac(\comp_unit|x[1]~2_combout ),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add1~0 .lut_mask = 16'h333C;
defparam \comp_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N0
cycloneive_lcell_comb \comp_unit|alu_out[2]~17 (
// Equation(s):
// \comp_unit|alu_out[2]~17_combout  = (\comp_unit|alu_out[2]~16_combout  & ((\comp_unit|Add1~0_combout ) # ((\comp_unit|alu_out[2]~15_combout )))) # (!\comp_unit|alu_out[2]~16_combout  & (((\comp_unit|Add3~4_combout  & !\comp_unit|alu_out[2]~15_combout ))))

	.dataa(\comp_unit|Add1~0_combout ),
	.datab(\comp_unit|Add3~4_combout ),
	.datac(\comp_unit|alu_out[2]~16_combout ),
	.datad(\comp_unit|alu_out[2]~15_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~17 .lut_mask = 16'hF0AC;
defparam \comp_unit|alu_out[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N22
cycloneive_lcell_comb \comp_unit|alu_out[2]~18 (
// Equation(s):
// \comp_unit|alu_out[2]~18_combout  = (\comp_unit|x[2]~1_combout  & ((\comp_unit|alu_out[2]~15_combout  & (\comp_unit|y[2]~1_combout  & !\comp_unit|alu_out[2]~17_combout )) # (!\comp_unit|alu_out[2]~15_combout  & ((\comp_unit|alu_out[2]~17_combout ))))) # 
// (!\comp_unit|x[2]~1_combout  & (((\comp_unit|alu_out[2]~17_combout ))))

	.dataa(\comp_unit|y[2]~1_combout ),
	.datab(\comp_unit|x[2]~1_combout ),
	.datac(\comp_unit|alu_out[2]~15_combout ),
	.datad(\comp_unit|alu_out[2]~17_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~18 .lut_mask = 16'h3F80;
defparam \comp_unit|alu_out[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N4
cycloneive_lcell_comb \comp_unit|alu_out[2]~19 (
// Equation(s):
// \comp_unit|alu_out[2]~19_combout  = (\comp_unit|data_bus[2]~3_combout  & ((\comp_unit|Add2~4_combout ) # ((\comp_unit|alu_out[2]~14_combout )))) # (!\comp_unit|data_bus[2]~3_combout  & (((\comp_unit|alu_out[2]~18_combout  & 
// !\comp_unit|alu_out[2]~14_combout ))))

	.dataa(\comp_unit|Add2~4_combout ),
	.datab(\comp_unit|data_bus[2]~3_combout ),
	.datac(\comp_unit|alu_out[2]~18_combout ),
	.datad(\comp_unit|alu_out[2]~14_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~19 .lut_mask = 16'hCCB8;
defparam \comp_unit|alu_out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N16
cycloneive_lcell_comb \comp_unit|alu_out[2]~21 (
// Equation(s):
// \comp_unit|alu_out[2]~21_combout  = (\comp_unit|alu_out[2]~14_combout  & ((\comp_unit|alu_out[2]~19_combout  & (\comp_unit|alu_out~20_combout )) # (!\comp_unit|alu_out[2]~19_combout  & ((\comp_unit|r [2]))))) # (!\comp_unit|alu_out[2]~14_combout  & 
// (((\comp_unit|alu_out[2]~19_combout ))))

	.dataa(\comp_unit|alu_out[2]~14_combout ),
	.datab(\comp_unit|alu_out~20_combout ),
	.datac(\comp_unit|alu_out[2]~19_combout ),
	.datad(\comp_unit|r [2]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~21 .lut_mask = 16'hDAD0;
defparam \comp_unit|alu_out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N18
cycloneive_lcell_comb \comp_unit|alu_out_temp[2] (
// Equation(s):
// \comp_unit|alu_out_temp [2] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|alu_out_temp [2]))) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|Mult0|auto_generated|op_3~4_combout ))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.datac(\comp_unit|alu_out_temp [2]),
	.datad(\comp_unit|always11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[2] .lut_mask = 16'hF0CC;
defparam \comp_unit|alu_out_temp[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N8
cycloneive_lcell_comb \comp_unit|r[2]~2 (
// Equation(s):
// \comp_unit|r[2]~2_combout  = (\comp_unit|always13~0_combout  & (((\comp_unit|alu_out_temp [2])))) # (!\comp_unit|always13~0_combout  & (!\sync_reset~reg0_q  & (\comp_unit|alu_out[2]~21_combout )))

	.dataa(\sync_reset~reg0_q ),
	.datab(\comp_unit|alu_out[2]~21_combout ),
	.datac(\comp_unit|always13~0_combout ),
	.datad(\comp_unit|alu_out_temp [2]),
	.cin(gnd),
	.combout(\comp_unit|r[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[2]~2 .lut_mask = 16'hF404;
defparam \comp_unit|r[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N0
cycloneive_lcell_comb \comp_unit|r[2]~feeder (
// Equation(s):
// \comp_unit|r[2]~feeder_combout  = \comp_unit|r[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|r[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[2]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N4
cycloneive_lcell_comb \comp_unit|alu_out_temp[6] (
// Equation(s):
// \comp_unit|alu_out_temp [6] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [6])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~12_combout )))

	.dataa(gnd),
	.datab(\comp_unit|alu_out_temp [6]),
	.datac(\comp_unit|always11~0clkctrl_outclk ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [6]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[6] .lut_mask = 16'hCFC0;
defparam \comp_unit|alu_out_temp[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y7_N1
dffeas \comp_unit|r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[2]~feeder_combout ),
	.asdata(\comp_unit|alu_out_temp [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always13~1_combout ),
	.ena(\inst_decoder|reg_en[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[2] .is_wysiwyg = "true";
defparam \comp_unit|r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N30
cycloneive_lcell_comb \comp_unit|data_bus[2]~24 (
// Equation(s):
// \comp_unit|data_bus[2]~24_combout  = (\comp_unit|data_bus[2]~9_combout  & ((\inst_decoder|ir [2]) # ((!\comp_unit|data_bus[2]~7_combout )))) # (!\comp_unit|data_bus[2]~9_combout  & (((\comp_unit|r [2] & \comp_unit|data_bus[2]~7_combout ))))

	.dataa(\inst_decoder|ir [2]),
	.datab(\comp_unit|r [2]),
	.datac(\comp_unit|data_bus[2]~9_combout ),
	.datad(\comp_unit|data_bus[2]~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~24 .lut_mask = 16'hACF0;
defparam \comp_unit|data_bus[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \i_pins[2]~input (
	.i(i_pins[2]),
	.ibar(gnd),
	.o(\i_pins[2]~input_o ));
// synopsys translate_off
defparam \i_pins[2]~input .bus_hold = "false";
defparam \i_pins[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N14
cycloneive_lcell_comb \comp_unit|data_bus[2]~25 (
// Equation(s):
// \comp_unit|data_bus[2]~25_combout  = (\comp_unit|data_bus[2]~24_combout  & (((\i_pins[2]~input_o ) # (\comp_unit|data_bus[2]~6_combout )))) # (!\comp_unit|data_bus[2]~24_combout  & (\comp_unit|data_bus[2]~23_combout  & ((!\comp_unit|data_bus[2]~6_combout 
// ))))

	.dataa(\comp_unit|data_bus[2]~23_combout ),
	.datab(\comp_unit|data_bus[2]~24_combout ),
	.datac(\i_pins[2]~input_o ),
	.datad(\comp_unit|data_bus[2]~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~25 .lut_mask = 16'hCCE2;
defparam \comp_unit|data_bus[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N10
cycloneive_lcell_comb \comp_unit|data_bus[2]~26 (
// Equation(s):
// \comp_unit|data_bus[2]~26_combout  = (\comp_unit|data_bus[2]~25_combout  & !\sync_reset~reg0_q )

	.dataa(gnd),
	.datab(\comp_unit|data_bus[2]~25_combout ),
	.datac(\sync_reset~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~26 .lut_mask = 16'h0C0C;
defparam \comp_unit|data_bus[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N11
dffeas \comp_unit|m[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|data_bus[2]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[2] .is_wysiwyg = "true";
defparam \comp_unit|m[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N29
dffeas \comp_unit|i[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[2]~8_combout ),
	.asdata(\comp_unit|data_bus[2]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always6~1_combout ),
	.ena(\inst_decoder|reg_en[6]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[2] .is_wysiwyg = "true";
defparam \comp_unit|i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N16
cycloneive_lcell_comb \comp_unit|data_bus[1]~14 (
// Equation(s):
// \comp_unit|data_bus[1]~14_combout  = (\inst_decoder|ir [2] & ((\comp_unit|data_bus[1]~13_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [1]))) # (!\comp_unit|data_bus[1]~13_combout  & (\comp_unit|i [1])))) # (!\inst_decoder|ir [2] & 
// (\comp_unit|data_bus[1]~13_combout ))

	.dataa(\inst_decoder|ir [2]),
	.datab(\comp_unit|data_bus[1]~13_combout ),
	.datac(\comp_unit|i [1]),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~14 .lut_mask = 16'hEC64;
defparam \comp_unit|data_bus[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N22
cycloneive_lcell_comb \comp_unit|data_bus[1]~15 (
// Equation(s):
// \comp_unit|data_bus[1]~15_combout  = (\comp_unit|data_bus[2]~3_combout  & (((\comp_unit|data_bus[2]~2_combout )))) # (!\comp_unit|data_bus[2]~3_combout  & ((\comp_unit|data_bus[2]~2_combout  & ((\comp_unit|data_bus[1]~14_combout ))) # 
// (!\comp_unit|data_bus[2]~2_combout  & (\comp_unit|x0 [1]))))

	.dataa(\comp_unit|x0 [1]),
	.datab(\comp_unit|data_bus[2]~3_combout ),
	.datac(\comp_unit|data_bus[1]~14_combout ),
	.datad(\comp_unit|data_bus[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~15 .lut_mask = 16'hFC22;
defparam \comp_unit|data_bus[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N4
cycloneive_lcell_comb \comp_unit|data_bus[1]~16 (
// Equation(s):
// \comp_unit|data_bus[1]~16_combout  = (\comp_unit|data_bus[1]~15_combout  & (((\comp_unit|m [1]) # (!\comp_unit|data_bus[2]~3_combout )))) # (!\comp_unit|data_bus[1]~15_combout  & (\comp_unit|x1 [1] & ((\comp_unit|data_bus[2]~3_combout ))))

	.dataa(\comp_unit|x1 [1]),
	.datab(\comp_unit|data_bus[1]~15_combout ),
	.datac(\comp_unit|m [1]),
	.datad(\comp_unit|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~16 .lut_mask = 16'hE2CC;
defparam \comp_unit|data_bus[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X105_Y0_N1
cycloneive_io_ibuf \i_pins[1]~input (
	.i(i_pins[1]),
	.ibar(gnd),
	.o(\i_pins[1]~input_o ));
// synopsys translate_off
defparam \i_pins[1]~input .bus_hold = "false";
defparam \i_pins[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N26
cycloneive_lcell_comb \comp_unit|alu_out_temp[1] (
// Equation(s):
// \comp_unit|alu_out_temp [1] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|alu_out_temp [1]))) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|Mult0|auto_generated|op_3~2_combout ))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.datac(\comp_unit|alu_out_temp [1]),
	.datad(\comp_unit|always11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[1] .lut_mask = 16'hF0CC;
defparam \comp_unit|alu_out_temp[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N30
cycloneive_lcell_comb \comp_unit|alu_out[1]~34 (
// Equation(s):
// \comp_unit|alu_out[1]~34_combout  = (!\sync_reset~reg0_q  & \comp_unit|alu_out[1]~27_combout )

	.dataa(\sync_reset~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|alu_out[1]~27_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~34 .lut_mask = 16'h5500;
defparam \comp_unit|alu_out[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N22
cycloneive_lcell_comb \comp_unit|r[1]~1 (
// Equation(s):
// \comp_unit|r[1]~1_combout  = (\comp_unit|always13~0_combout  & (\comp_unit|alu_out_temp [1])) # (!\comp_unit|always13~0_combout  & ((\comp_unit|alu_out[1]~34_combout )))

	.dataa(\comp_unit|alu_out_temp [1]),
	.datab(\comp_unit|always13~0_combout ),
	.datac(gnd),
	.datad(\comp_unit|alu_out[1]~34_combout ),
	.cin(gnd),
	.combout(\comp_unit|r[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[1]~1 .lut_mask = 16'hBB88;
defparam \comp_unit|r[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N20
cycloneive_lcell_comb \comp_unit|alu_out_temp[5] (
// Equation(s):
// \comp_unit|alu_out_temp [5] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [5])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~10_combout )))

	.dataa(gnd),
	.datab(\comp_unit|alu_out_temp [5]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.datad(\comp_unit|always11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[5] .lut_mask = 16'hCCF0;
defparam \comp_unit|alu_out_temp[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y7_N23
dffeas \comp_unit|r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[1]~1_combout ),
	.asdata(\comp_unit|alu_out_temp [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always13~1_combout ),
	.ena(\inst_decoder|reg_en[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[1] .is_wysiwyg = "true";
defparam \comp_unit|r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N18
cycloneive_lcell_comb \comp_unit|data_bus[1]~17 (
// Equation(s):
// \comp_unit|data_bus[1]~17_combout  = (\comp_unit|data_bus[2]~7_combout  & ((\comp_unit|data_bus[2]~9_combout  & ((\inst_decoder|ir [1]))) # (!\comp_unit|data_bus[2]~9_combout  & (\comp_unit|r [1])))) # (!\comp_unit|data_bus[2]~7_combout  & 
// (\comp_unit|data_bus[2]~9_combout ))

	.dataa(\comp_unit|data_bus[2]~7_combout ),
	.datab(\comp_unit|data_bus[2]~9_combout ),
	.datac(\comp_unit|r [1]),
	.datad(\inst_decoder|ir [1]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~17 .lut_mask = 16'hEC64;
defparam \comp_unit|data_bus[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N12
cycloneive_lcell_comb \comp_unit|data_bus[1]~18 (
// Equation(s):
// \comp_unit|data_bus[1]~18_combout  = (\comp_unit|data_bus[1]~17_combout  & (((\i_pins[1]~input_o ) # (\comp_unit|data_bus[2]~6_combout )))) # (!\comp_unit|data_bus[1]~17_combout  & (\comp_unit|data_bus[1]~16_combout  & ((!\comp_unit|data_bus[2]~6_combout 
// ))))

	.dataa(\comp_unit|data_bus[1]~16_combout ),
	.datab(\i_pins[1]~input_o ),
	.datac(\comp_unit|data_bus[1]~17_combout ),
	.datad(\comp_unit|data_bus[2]~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~18 .lut_mask = 16'hF0CA;
defparam \comp_unit|data_bus[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N8
cycloneive_lcell_comb \comp_unit|data_bus[1]~19 (
// Equation(s):
// \comp_unit|data_bus[1]~19_combout  = (!\sync_reset~reg0_q  & \comp_unit|data_bus[1]~18_combout )

	.dataa(\sync_reset~reg0_q ),
	.datab(gnd),
	.datac(\comp_unit|data_bus[1]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~19 .lut_mask = 16'h5050;
defparam \comp_unit|data_bus[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y7_N5
dffeas \comp_unit|y0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[1] .is_wysiwyg = "true";
defparam \comp_unit|y0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [5] = (\inst_decoder|ir [3] & ((\sync_reset~reg0_q  & (\comp_unit|y0 [1])) # (!\sync_reset~reg0_q  & ((\comp_unit|y1 [1]))))) # (!\inst_decoder|ir [3] & (\comp_unit|y0 [1]))

	.dataa(\inst_decoder|ir [3]),
	.datab(\comp_unit|y0 [1]),
	.datac(\comp_unit|y1 [1]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[5] .lut_mask = 16'hCCE4;
defparam \comp_unit|Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N14
cycloneive_lcell_comb \comp_unit|alu_out~22 (
// Equation(s):
// \comp_unit|alu_out~22_combout  = (\comp_unit|x[1]~2_combout  & \comp_unit|Mult0|auto_generated|le3a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|x[1]~2_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|alu_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~22 .lut_mask = 16'hF000;
defparam \comp_unit|alu_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N8
cycloneive_lcell_comb \comp_unit|alu_out[1]~23 (
// Equation(s):
// \comp_unit|alu_out[1]~23_combout  = (\comp_unit|alu_out[2]~16_combout  & (((\comp_unit|alu_out[2]~15_combout )))) # (!\comp_unit|alu_out[2]~16_combout  & ((\comp_unit|alu_out[2]~15_combout  & ((\comp_unit|alu_out~22_combout ))) # 
// (!\comp_unit|alu_out[2]~15_combout  & (\comp_unit|Add3~2_combout ))))

	.dataa(\comp_unit|Add3~2_combout ),
	.datab(\comp_unit|alu_out~22_combout ),
	.datac(\comp_unit|alu_out[2]~16_combout ),
	.datad(\comp_unit|alu_out[2]~15_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~23 .lut_mask = 16'hFC0A;
defparam \comp_unit|alu_out[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N26
cycloneive_lcell_comb \comp_unit|alu_out[1]~24 (
// Equation(s):
// \comp_unit|alu_out[1]~24_combout  = (\comp_unit|alu_out[2]~16_combout  & (\comp_unit|x[1]~2_combout  $ (((\comp_unit|alu_out[1]~23_combout ) # (\comp_unit|x[0]~0_combout ))))) # (!\comp_unit|alu_out[2]~16_combout  & (((\comp_unit|alu_out[1]~23_combout 
// ))))

	.dataa(\comp_unit|x[1]~2_combout ),
	.datab(\comp_unit|alu_out[2]~16_combout ),
	.datac(\comp_unit|alu_out[1]~23_combout ),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~24 .lut_mask = 16'h7478;
defparam \comp_unit|alu_out[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N24
cycloneive_lcell_comb \comp_unit|alu_out[1]~25 (
// Equation(s):
// \comp_unit|alu_out[1]~25_combout  = (\comp_unit|data_bus[2]~3_combout  & (((\comp_unit|alu_out[2]~14_combout )))) # (!\comp_unit|data_bus[2]~3_combout  & ((\comp_unit|alu_out[2]~14_combout  & (\comp_unit|r [1])) # (!\comp_unit|alu_out[2]~14_combout  & 
// ((\comp_unit|alu_out[1]~24_combout )))))

	.dataa(\comp_unit|r [1]),
	.datab(\comp_unit|data_bus[2]~3_combout ),
	.datac(\comp_unit|alu_out[1]~24_combout ),
	.datad(\comp_unit|alu_out[2]~14_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~25 .lut_mask = 16'hEE30;
defparam \comp_unit|alu_out[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N6
cycloneive_lcell_comb \comp_unit|alu_out~26 (
// Equation(s):
// \comp_unit|alu_out~26_combout  = \comp_unit|x[1]~2_combout  $ (\comp_unit|Mult0|auto_generated|le3a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|x[1]~2_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|alu_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~26 .lut_mask = 16'h0FF0;
defparam \comp_unit|alu_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N28
cycloneive_lcell_comb \comp_unit|alu_out[1]~27 (
// Equation(s):
// \comp_unit|alu_out[1]~27_combout  = (\comp_unit|alu_out[1]~25_combout  & (((\comp_unit|alu_out~26_combout ) # (!\comp_unit|data_bus[2]~3_combout )))) # (!\comp_unit|alu_out[1]~25_combout  & (\comp_unit|Add2~2_combout  & (\comp_unit|data_bus[2]~3_combout 
// )))

	.dataa(\comp_unit|Add2~2_combout ),
	.datab(\comp_unit|alu_out[1]~25_combout ),
	.datac(\comp_unit|data_bus[2]~3_combout ),
	.datad(\comp_unit|alu_out~26_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~27 .lut_mask = 16'hEC2C;
defparam \comp_unit|alu_out[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N20
cycloneive_lcell_comb \comp_unit|alu_out~8 (
// Equation(s):
// \comp_unit|alu_out~8_combout  = (\inst_decoder|ir [0] & (\inst_decoder|ir [2] & ((!\inst_decoder|ir [1]) # (!\inst_decoder|ir [3])))) # (!\inst_decoder|ir [0] & (((\inst_decoder|ir [1]))))

	.dataa(\inst_decoder|ir [2]),
	.datab(\inst_decoder|ir [3]),
	.datac(\inst_decoder|ir [1]),
	.datad(\inst_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~8 .lut_mask = 16'h2AF0;
defparam \comp_unit|alu_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N0
cycloneive_lcell_comb \comp_unit|alu_out~10 (
// Equation(s):
// \comp_unit|alu_out~10_combout  = (\inst_decoder|ir [0] & (\inst_decoder|ir [1])) # (!\inst_decoder|ir [0] & ((\inst_decoder|ir [2]) # ((!\inst_decoder|ir [1] & \inst_decoder|ir [3]))))

	.dataa(\inst_decoder|ir [0]),
	.datab(\inst_decoder|ir [1]),
	.datac(\inst_decoder|ir [2]),
	.datad(\inst_decoder|ir [3]),
	.cin(gnd),
	.combout(\comp_unit|alu_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~10 .lut_mask = 16'hD9D8;
defparam \comp_unit|alu_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N26
cycloneive_lcell_comb \comp_unit|alu_out~11 (
// Equation(s):
// \comp_unit|alu_out~11_combout  = (\inst_decoder|ir [2] & (\comp_unit|y[0]~0_combout )) # (!\inst_decoder|ir [2] & ((\comp_unit|Add2~0_combout )))

	.dataa(gnd),
	.datab(\comp_unit|y[0]~0_combout ),
	.datac(\inst_decoder|ir [2]),
	.datad(\comp_unit|Add2~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~11 .lut_mask = 16'hCFC0;
defparam \comp_unit|alu_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N2
cycloneive_lcell_comb \comp_unit|alu_out~12 (
// Equation(s):
// \comp_unit|alu_out~12_combout  = (\inst_decoder|ir [0] & ((\comp_unit|alu_out~10_combout  & ((!\comp_unit|x[0]~0_combout ))) # (!\comp_unit|alu_out~10_combout  & (\comp_unit|alu_out~11_combout )))) # (!\inst_decoder|ir [0] & (\comp_unit|x[0]~0_combout  & 
// ((\comp_unit|alu_out~11_combout ) # (!\comp_unit|alu_out~10_combout ))))

	.dataa(\inst_decoder|ir [0]),
	.datab(\comp_unit|alu_out~10_combout ),
	.datac(\comp_unit|alu_out~11_combout ),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~12 .lut_mask = 16'h71A8;
defparam \comp_unit|alu_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N24
cycloneive_lcell_comb \comp_unit|alu_out~33 (
// Equation(s):
// \comp_unit|alu_out~33_combout  = (\comp_unit|alu_out~13_combout  & !\sync_reset~reg0_q )

	.dataa(gnd),
	.datab(\comp_unit|alu_out~13_combout ),
	.datac(gnd),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~33 .lut_mask = 16'h00CC;
defparam \comp_unit|alu_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N6
cycloneive_lcell_comb \comp_unit|alu_out_temp[0] (
// Equation(s):
// \comp_unit|alu_out_temp [0] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|alu_out_temp [0]))) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|Mult0|auto_generated|op_3~0_combout ))

	.dataa(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.datab(gnd),
	.datac(\comp_unit|always11~0clkctrl_outclk ),
	.datad(\comp_unit|alu_out_temp [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[0] .lut_mask = 16'hFA0A;
defparam \comp_unit|alu_out_temp[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N16
cycloneive_lcell_comb \comp_unit|r[0]~0 (
// Equation(s):
// \comp_unit|r[0]~0_combout  = (\comp_unit|always13~0_combout  & ((\comp_unit|alu_out_temp [0]))) # (!\comp_unit|always13~0_combout  & (\comp_unit|alu_out~33_combout ))

	.dataa(\comp_unit|alu_out~33_combout ),
	.datab(\comp_unit|always13~0_combout ),
	.datac(gnd),
	.datad(\comp_unit|alu_out_temp [0]),
	.cin(gnd),
	.combout(\comp_unit|r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[0]~0 .lut_mask = 16'hEE22;
defparam \comp_unit|r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N12
cycloneive_lcell_comb \comp_unit|alu_out_temp[4] (
// Equation(s):
// \comp_unit|alu_out_temp [4] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [4])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~8_combout )))

	.dataa(\comp_unit|alu_out_temp [4]),
	.datab(gnd),
	.datac(\comp_unit|always11~0clkctrl_outclk ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[4] .lut_mask = 16'hAFA0;
defparam \comp_unit|alu_out_temp[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y7_N17
dffeas \comp_unit|r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[0]~0_combout ),
	.asdata(\comp_unit|alu_out_temp [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always13~1_combout ),
	.ena(\inst_decoder|reg_en[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[0] .is_wysiwyg = "true";
defparam \comp_unit|r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N18
cycloneive_lcell_comb \comp_unit|alu_out~9 (
// Equation(s):
// \comp_unit|alu_out~9_combout  = (\comp_unit|alu_out~8_combout  & ((\comp_unit|Add3~0_combout ))) # (!\comp_unit|alu_out~8_combout  & (\comp_unit|r [0]))

	.dataa(\comp_unit|r [0]),
	.datab(\comp_unit|alu_out~8_combout ),
	.datac(gnd),
	.datad(\comp_unit|Add3~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~9 .lut_mask = 16'hEE22;
defparam \comp_unit|alu_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N16
cycloneive_lcell_comb \comp_unit|alu_out~13 (
// Equation(s):
// \comp_unit|alu_out~13_combout  = (\comp_unit|alu_out~8_combout  & ((\comp_unit|alu_out~10_combout  & (\comp_unit|alu_out~12_combout )) # (!\comp_unit|alu_out~10_combout  & ((\comp_unit|alu_out~9_combout ))))) # (!\comp_unit|alu_out~8_combout  & 
// ((\comp_unit|alu_out~10_combout  & ((\comp_unit|alu_out~9_combout ))) # (!\comp_unit|alu_out~10_combout  & (\comp_unit|alu_out~12_combout ))))

	.dataa(\comp_unit|alu_out~8_combout ),
	.datab(\comp_unit|alu_out~12_combout ),
	.datac(\comp_unit|alu_out~9_combout ),
	.datad(\comp_unit|alu_out~10_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~13 .lut_mask = 16'hD8E4;
defparam \comp_unit|alu_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N12
cycloneive_lcell_comb \comp_unit|r_eq_0~0 (
// Equation(s):
// \comp_unit|r_eq_0~0_combout  = (\comp_unit|alu_out[1]~27_combout ) # ((\comp_unit|alu_out~13_combout ) # ((\comp_unit|alu_out[2]~21_combout ) # (\comp_unit|alu_out[3]~32_combout )))

	.dataa(\comp_unit|alu_out[1]~27_combout ),
	.datab(\comp_unit|alu_out~13_combout ),
	.datac(\comp_unit|alu_out[2]~21_combout ),
	.datad(\comp_unit|alu_out[3]~32_combout ),
	.cin(gnd),
	.combout(\comp_unit|r_eq_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r_eq_0~0 .lut_mask = 16'hFFFE;
defparam \comp_unit|r_eq_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N20
cycloneive_lcell_comb \comp_unit|r_eq_0~1 (
// Equation(s):
// \comp_unit|r_eq_0~1_combout  = (\inst_decoder|reg_en[4]~8_combout  & (((\sync_reset~reg0_q )) # (!\comp_unit|r_eq_0~0_combout ))) # (!\inst_decoder|reg_en[4]~8_combout  & (((\comp_unit|r_eq_0~q ))))

	.dataa(\comp_unit|r_eq_0~0_combout ),
	.datab(\inst_decoder|reg_en[4]~8_combout ),
	.datac(\comp_unit|r_eq_0~q ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|r_eq_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r_eq_0~1 .lut_mask = 16'hFC74;
defparam \comp_unit|r_eq_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y8_N21
dffeas \comp_unit|r_eq_0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r_eq_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sync_reset~reg0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r_eq_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r_eq_0 .is_wysiwyg = "true";
defparam \comp_unit|r_eq_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N22
cycloneive_lcell_comb \prog_sequencer|always10~0 (
// Equation(s):
// \prog_sequencer|always10~0_combout  = (\inst_decoder|Equal9~0_combout  & (\inst_decoder|ir [5] & ((!\inst_decoder|ir [4]) # (!\comp_unit|r_eq_0~q ))))

	.dataa(\inst_decoder|Equal9~0_combout ),
	.datab(\comp_unit|r_eq_0~q ),
	.datac(\inst_decoder|ir [5]),
	.datad(\inst_decoder|ir [4]),
	.cin(gnd),
	.combout(\prog_sequencer|always10~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always10~0 .lut_mask = 16'h20A0;
defparam \prog_sequencer|always10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N14
cycloneive_lcell_comb \prog_sequencer|Add2~14 (
// Equation(s):
// \prog_sequencer|Add2~14_combout  = (\prog_sequencer|always10~0_combout  & (\inst_decoder|ir [0])) # (!\prog_sequencer|always10~0_combout  & ((\prog_sequencer|Add2~12_combout )))

	.dataa(\prog_sequencer|always10~0_combout ),
	.datab(gnd),
	.datac(\inst_decoder|ir [0]),
	.datad(\prog_sequencer|Add2~12_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add2~14 .lut_mask = 16'hF5A0;
defparam \prog_sequencer|Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N26
cycloneive_lcell_comb \prog_sequencer|pm_addr[4] (
// Equation(s):
// \prog_sequencer|pm_addr [4] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|pm_addr [4])) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|Add2~14_combout )))))

	.dataa(\prog_sequencer|pm_addr [4]),
	.datab(\prog_sequencer|Add2~14_combout ),
	.datac(\prog_sequencer|hold~clkctrl_outclk ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [4]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[4] .lut_mask = 16'h00AC;
defparam \prog_sequencer|pm_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N25
dffeas \prog_sequencer|cache_rdoffset[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_rdoffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[4] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_rdoffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N16
cycloneive_lcell_comb \c|Mux6~7 (
// Equation(s):
// \c|Mux6~7_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|r|altsyncram_component|auto_generated|q_b [217]) # ((\prog_sequencer|cache_rdoffset [2])))) # (!\prog_sequencer|cache_rdoffset [3] & (((!\prog_sequencer|cache_rdoffset [2] & 
// \c|r|altsyncram_component|auto_generated|q_b [153]))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [217]),
	.datac(\prog_sequencer|cache_rdoffset [2]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [153]),
	.cin(gnd),
	.combout(\c|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~7 .lut_mask = 16'hADA8;
defparam \c|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N26
cycloneive_lcell_comb \c|Mux6~8 (
// Equation(s):
// \c|Mux6~8_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux6~7_combout  & (\c|r|altsyncram_component|auto_generated|q_b [249])) # (!\c|Mux6~7_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [185]))))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux6~7_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [249]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [185]),
	.datad(\c|Mux6~7_combout ),
	.cin(gnd),
	.combout(\c|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~8 .lut_mask = 16'hDDA0;
defparam \c|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N18
cycloneive_lcell_comb \c|Mux6~0 (
// Equation(s):
// \c|Mux6~0_combout  = (\prog_sequencer|cache_rdoffset [2] & (((\prog_sequencer|cache_rdoffset [3])))) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3] & (\c|r|altsyncram_component|auto_generated|q_b [201])) # 
// (!\prog_sequencer|cache_rdoffset [3] & ((\c|r|altsyncram_component|auto_generated|q_b [137])))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [201]),
	.datac(\prog_sequencer|cache_rdoffset [3]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [137]),
	.cin(gnd),
	.combout(\c|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~0 .lut_mask = 16'hE5E0;
defparam \c|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N4
cycloneive_lcell_comb \c|Mux6~1 (
// Equation(s):
// \c|Mux6~1_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux6~0_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [233]))) # (!\c|Mux6~0_combout  & (\c|r|altsyncram_component|auto_generated|q_b [169])))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (\c|Mux6~0_combout ))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|Mux6~0_combout ),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [169]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [233]),
	.cin(gnd),
	.combout(\c|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~1 .lut_mask = 16'hEC64;
defparam \c|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N16
cycloneive_lcell_comb \c|Mux6~2 (
// Equation(s):
// \c|Mux6~2_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3]) # ((\c|r|altsyncram_component|auto_generated|q_b [177])))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [3] & 
// ((\c|r|altsyncram_component|auto_generated|q_b [145]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [177]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [145]),
	.cin(gnd),
	.combout(\c|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~2 .lut_mask = 16'hB9A8;
defparam \c|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N26
cycloneive_lcell_comb \c|Mux6~3 (
// Equation(s):
// \c|Mux6~3_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux6~2_combout  & (\c|r|altsyncram_component|auto_generated|q_b [241])) # (!\c|Mux6~2_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [209]))))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux6~2_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [241]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [209]),
	.datad(\c|Mux6~2_combout ),
	.cin(gnd),
	.combout(\c|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~3 .lut_mask = 16'hDDA0;
defparam \c|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N28
cycloneive_lcell_comb \c|Mux6~4 (
// Equation(s):
// \c|Mux6~4_combout  = (\prog_sequencer|cache_rdoffset [3] & (\prog_sequencer|cache_rdoffset [2])) # (!\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2] & (\c|r|altsyncram_component|auto_generated|q_b [161])) # 
// (!\prog_sequencer|cache_rdoffset [2] & ((\c|r|altsyncram_component|auto_generated|q_b [129])))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [161]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [129]),
	.cin(gnd),
	.combout(\c|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~4 .lut_mask = 16'hD9C8;
defparam \c|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N12
cycloneive_lcell_comb \c|Mux6~5 (
// Equation(s):
// \c|Mux6~5_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux6~4_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [225]))) # (!\c|Mux6~4_combout  & (\c|r|altsyncram_component|auto_generated|q_b [193])))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux6~4_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [193]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [225]),
	.datad(\c|Mux6~4_combout ),
	.cin(gnd),
	.combout(\c|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~5 .lut_mask = 16'hF588;
defparam \c|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N10
cycloneive_lcell_comb \c|Mux6~6 (
// Equation(s):
// \c|Mux6~6_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [1])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & (\c|Mux6~3_combout )) # (!\prog_sequencer|cache_rdoffset [1] & 
// ((\c|Mux6~5_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|Mux6~3_combout ),
	.datad(\c|Mux6~5_combout ),
	.cin(gnd),
	.combout(\c|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~6 .lut_mask = 16'hD9C8;
defparam \c|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N22
cycloneive_lcell_comb \c|Mux6~9 (
// Equation(s):
// \c|Mux6~9_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux6~6_combout  & (\c|Mux6~8_combout )) # (!\c|Mux6~6_combout  & ((\c|Mux6~1_combout ))))) # (!\prog_sequencer|cache_rdoffset [0] & (((\c|Mux6~6_combout ))))

	.dataa(\c|Mux6~8_combout ),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|Mux6~1_combout ),
	.datad(\c|Mux6~6_combout ),
	.cin(gnd),
	.combout(\c|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~9 .lut_mask = 16'hBBC0;
defparam \c|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N0
cycloneive_lcell_comb \c|Mux6~10 (
// Equation(s):
// \c|Mux6~10_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\prog_sequencer|cache_rdoffset [0])))) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0] & ((\c|r|altsyncram_component|auto_generated|q_b [41]))) # 
// (!\prog_sequencer|cache_rdoffset [0] & (\c|r|altsyncram_component|auto_generated|q_b [33]))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [33]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [41]),
	.datad(\prog_sequencer|cache_rdoffset [0]),
	.cin(gnd),
	.combout(\c|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~10 .lut_mask = 16'hFC22;
defparam \c|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N6
cycloneive_lcell_comb \c|Mux6~11 (
// Equation(s):
// \c|Mux6~11_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux6~10_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [57]))) # (!\c|Mux6~10_combout  & (\c|r|altsyncram_component|auto_generated|q_b [49])))) # (!\prog_sequencer|cache_rdoffset 
// [1] & (((\c|Mux6~10_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [49]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [57]),
	.datad(\c|Mux6~10_combout ),
	.cin(gnd),
	.combout(\c|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~11 .lut_mask = 16'hF588;
defparam \c|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N26
cycloneive_lcell_comb \c|Mux6~17 (
// Equation(s):
// \c|Mux6~17_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1]) # ((\c|r|altsyncram_component|auto_generated|q_b [105])))) # (!\prog_sequencer|cache_rdoffset [0] & (!\prog_sequencer|cache_rdoffset [1] & 
// (\c|r|altsyncram_component|auto_generated|q_b [97])))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [97]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [105]),
	.cin(gnd),
	.combout(\c|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~17 .lut_mask = 16'hBA98;
defparam \c|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N28
cycloneive_lcell_comb \c|Mux6~18 (
// Equation(s):
// \c|Mux6~18_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux6~17_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [121]))) # (!\c|Mux6~17_combout  & (\c|r|altsyncram_component|auto_generated|q_b [113])))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (((\c|Mux6~17_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [113]),
	.datac(\c|Mux6~17_combout ),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [121]),
	.cin(gnd),
	.combout(\c|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~18 .lut_mask = 16'hF858;
defparam \c|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N4
cycloneive_lcell_comb \c|Mux6~14 (
// Equation(s):
// \c|Mux6~14_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [1])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & (\c|r|altsyncram_component|auto_generated|q_b [17])) # 
// (!\prog_sequencer|cache_rdoffset [1] & ((\c|r|altsyncram_component|auto_generated|q_b [1])))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [17]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\c|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~14 .lut_mask = 16'hD9C8;
defparam \c|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N30
cycloneive_lcell_comb \c|Mux6~15 (
// Equation(s):
// \c|Mux6~15_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux6~14_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [25]))) # (!\c|Mux6~14_combout  & (\c|r|altsyncram_component|auto_generated|q_b [9])))) # (!\prog_sequencer|cache_rdoffset 
// [0] & (((\c|Mux6~14_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [9]),
	.datac(\c|Mux6~14_combout ),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\c|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~15 .lut_mask = 16'hF858;
defparam \c|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N24
cycloneive_lcell_comb \c|Mux6~12 (
// Equation(s):
// \c|Mux6~12_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [1])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & (\c|r|altsyncram_component|auto_generated|q_b [81])) # 
// (!\prog_sequencer|cache_rdoffset [1] & ((\c|r|altsyncram_component|auto_generated|q_b [65])))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [81]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [65]),
	.cin(gnd),
	.combout(\c|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~12 .lut_mask = 16'hD9C8;
defparam \c|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N2
cycloneive_lcell_comb \c|Mux6~13 (
// Equation(s):
// \c|Mux6~13_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux6~12_combout  & (\c|r|altsyncram_component|auto_generated|q_b [89])) # (!\c|Mux6~12_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [73]))))) # (!\prog_sequencer|cache_rdoffset 
// [0] & (((\c|Mux6~12_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [89]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [73]),
	.datad(\c|Mux6~12_combout ),
	.cin(gnd),
	.combout(\c|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~13 .lut_mask = 16'hDDA0;
defparam \c|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N12
cycloneive_lcell_comb \c|Mux6~16 (
// Equation(s):
// \c|Mux6~16_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2]) # ((\c|Mux6~13_combout )))) # (!\prog_sequencer|cache_rdoffset [3] & (!\prog_sequencer|cache_rdoffset [2] & (\c|Mux6~15_combout )))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|Mux6~15_combout ),
	.datad(\c|Mux6~13_combout ),
	.cin(gnd),
	.combout(\c|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~16 .lut_mask = 16'hBA98;
defparam \c|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N10
cycloneive_lcell_comb \c|Mux6~19 (
// Equation(s):
// \c|Mux6~19_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux6~16_combout  & ((\c|Mux6~18_combout ))) # (!\c|Mux6~16_combout  & (\c|Mux6~11_combout )))) # (!\prog_sequencer|cache_rdoffset [2] & (((\c|Mux6~16_combout ))))

	.dataa(\c|Mux6~11_combout ),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|Mux6~18_combout ),
	.datad(\c|Mux6~16_combout ),
	.cin(gnd),
	.combout(\c|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~19 .lut_mask = 16'hF388;
defparam \c|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N8
cycloneive_lcell_comb \inst_decoder|ir~6 (
// Equation(s):
// \inst_decoder|ir~6_combout  = (!\prog_sequencer|hold_out~0_combout  & ((\prog_sequencer|cache_rdoffset [4] & (\c|Mux6~9_combout )) # (!\prog_sequencer|cache_rdoffset [4] & ((\c|Mux6~19_combout )))))

	.dataa(\prog_sequencer|hold_out~0_combout ),
	.datab(\prog_sequencer|cache_rdoffset [4]),
	.datac(\c|Mux6~9_combout ),
	.datad(\c|Mux6~19_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~6 .lut_mask = 16'h5140;
defparam \inst_decoder|ir~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y6_N9
dffeas \inst_decoder|ir[1] (
	.clk(\clk~input_o ),
	.d(\inst_decoder|ir~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[1] .is_wysiwyg = "true";
defparam \inst_decoder|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N4
cycloneive_lcell_comb \prog_sequencer|Add2~17 (
// Equation(s):
// \prog_sequencer|Add2~17_combout  = (\prog_sequencer|always10~0_combout  & (\inst_decoder|ir [1])) # (!\prog_sequencer|always10~0_combout  & ((\prog_sequencer|Add2~15_combout )))

	.dataa(\inst_decoder|ir [1]),
	.datab(\prog_sequencer|always10~0_combout ),
	.datac(gnd),
	.datad(\prog_sequencer|Add2~15_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add2~17 .lut_mask = 16'hBB88;
defparam \prog_sequencer|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N8
cycloneive_lcell_comb \prog_sequencer|pm_addr[5] (
// Equation(s):
// \prog_sequencer|pm_addr [5] = (!\sync_reset~reg0_q  & ((GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & ((\prog_sequencer|pm_addr [5]))) # (!GLOBAL(\prog_sequencer|hold~clkctrl_outclk ) & (\prog_sequencer|Add2~17_combout ))))

	.dataa(\prog_sequencer|Add2~17_combout ),
	.datab(\prog_sequencer|pm_addr [5]),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|hold~clkctrl_outclk ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr [5]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[5] .lut_mask = 16'h0C0A;
defparam \prog_sequencer|pm_addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N27
dffeas \prog_sequencer|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[5] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N2
cycloneive_lcell_comb \prog_sequencer|Equal1~0 (
// Equation(s):
// \prog_sequencer|Equal1~0_combout  = (\prog_sequencer|pc [7] & (\prog_sequencer|pm_addr [7] & (\prog_sequencer|pc [6] $ (!\prog_sequencer|pm_addr [6])))) # (!\prog_sequencer|pc [7] & (!\prog_sequencer|pm_addr [7] & (\prog_sequencer|pc [6] $ 
// (!\prog_sequencer|pm_addr [6]))))

	.dataa(\prog_sequencer|pc [7]),
	.datab(\prog_sequencer|pc [6]),
	.datac(\prog_sequencer|pm_addr [7]),
	.datad(\prog_sequencer|pm_addr [6]),
	.cin(gnd),
	.combout(\prog_sequencer|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Equal1~0 .lut_mask = 16'h8421;
defparam \prog_sequencer|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N28
cycloneive_lcell_comb \prog_sequencer|Equal1~1 (
// Equation(s):
// \prog_sequencer|Equal1~1_combout  = (\prog_sequencer|pc [5] $ (\prog_sequencer|pm_addr [5])) # (!\prog_sequencer|Equal1~0_combout )

	.dataa(\prog_sequencer|pc [5]),
	.datab(\prog_sequencer|pm_addr [5]),
	.datac(gnd),
	.datad(\prog_sequencer|Equal1~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Equal1~1 .lut_mask = 16'h66FF;
defparam \prog_sequencer|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y6_N29
dffeas \prog_sequencer|start_hold (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\prog_sequencer|reset_1shot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|start_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|start_hold .is_wysiwyg = "true";
defparam \prog_sequencer|start_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N12
cycloneive_lcell_comb \prog_sequencer|hold_out~0 (
// Equation(s):
// \prog_sequencer|hold_out~0_combout  = (!\prog_sequencer|end_hold~q  & ((\prog_sequencer|start_hold~q ) # (\prog_sequencer|hold~q )))

	.dataa(gnd),
	.datab(\prog_sequencer|end_hold~q ),
	.datac(\prog_sequencer|start_hold~q ),
	.datad(\prog_sequencer|hold~q ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_out~0 .lut_mask = 16'h3330;
defparam \prog_sequencer|hold_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N4
cycloneive_lcell_comb \c|Mux2~10 (
// Equation(s):
// \c|Mux2~10_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1]) # ((\c|r|altsyncram_component|auto_generated|q_b [45])))) # (!\prog_sequencer|cache_rdoffset [0] & (!\prog_sequencer|cache_rdoffset [1] & 
// (\c|r|altsyncram_component|auto_generated|q_b [37])))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [37]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [45]),
	.cin(gnd),
	.combout(\c|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~10 .lut_mask = 16'hBA98;
defparam \c|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N30
cycloneive_lcell_comb \c|Mux2~11 (
// Equation(s):
// \c|Mux2~11_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux2~10_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [61]))) # (!\c|Mux2~10_combout  & (\c|r|altsyncram_component|auto_generated|q_b [53])))) # (!\prog_sequencer|cache_rdoffset 
// [1] & (((\c|Mux2~10_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [53]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [61]),
	.datad(\c|Mux2~10_combout ),
	.cin(gnd),
	.combout(\c|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~11 .lut_mask = 16'hF588;
defparam \c|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N6
cycloneive_lcell_comb \c|Mux2~17 (
// Equation(s):
// \c|Mux2~17_combout  = (\prog_sequencer|cache_rdoffset [1] & (\prog_sequencer|cache_rdoffset [0])) # (!\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0] & (\c|r|altsyncram_component|auto_generated|q_b [109])) # 
// (!\prog_sequencer|cache_rdoffset [0] & ((\c|r|altsyncram_component|auto_generated|q_b [101])))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [109]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [101]),
	.cin(gnd),
	.combout(\c|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~17 .lut_mask = 16'hD9C8;
defparam \c|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N20
cycloneive_lcell_comb \c|Mux2~18 (
// Equation(s):
// \c|Mux2~18_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\c|Mux2~17_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [125]))) # (!\c|Mux2~17_combout  & (\c|r|altsyncram_component|auto_generated|q_b [117])))) # 
// (!\prog_sequencer|cache_rdoffset [1] & (((\c|Mux2~17_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [117]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [125]),
	.datad(\c|Mux2~17_combout ),
	.cin(gnd),
	.combout(\c|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~18 .lut_mask = 16'hF588;
defparam \c|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N24
cycloneive_lcell_comb \c|Mux2~12 (
// Equation(s):
// \c|Mux2~12_combout  = (\prog_sequencer|cache_rdoffset [1] & (((\prog_sequencer|cache_rdoffset [0]) # (\c|r|altsyncram_component|auto_generated|q_b [85])))) # (!\prog_sequencer|cache_rdoffset [1] & (\c|r|altsyncram_component|auto_generated|q_b [69] & 
// (!\prog_sequencer|cache_rdoffset [0])))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [69]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\prog_sequencer|cache_rdoffset [0]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [85]),
	.cin(gnd),
	.combout(\c|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~12 .lut_mask = 16'hCEC2;
defparam \c|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N12
cycloneive_lcell_comb \c|Mux2~13 (
// Equation(s):
// \c|Mux2~13_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux2~12_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [93]))) # (!\c|Mux2~12_combout  & (\c|r|altsyncram_component|auto_generated|q_b [77])))) # (!\prog_sequencer|cache_rdoffset 
// [0] & (((\c|Mux2~12_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [77]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [93]),
	.datad(\c|Mux2~12_combout ),
	.cin(gnd),
	.combout(\c|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~13 .lut_mask = 16'hF588;
defparam \c|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N6
cycloneive_lcell_comb \c|Mux2~14 (
// Equation(s):
// \c|Mux2~14_combout  = (\prog_sequencer|cache_rdoffset [0] & (\prog_sequencer|cache_rdoffset [1])) # (!\prog_sequencer|cache_rdoffset [0] & ((\prog_sequencer|cache_rdoffset [1] & (\c|r|altsyncram_component|auto_generated|q_b [21])) # 
// (!\prog_sequencer|cache_rdoffset [1] & ((\c|r|altsyncram_component|auto_generated|q_b [5])))))

	.dataa(\prog_sequencer|cache_rdoffset [0]),
	.datab(\prog_sequencer|cache_rdoffset [1]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [21]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\c|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~14 .lut_mask = 16'hD9C8;
defparam \c|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N12
cycloneive_lcell_comb \c|Mux2~15 (
// Equation(s):
// \c|Mux2~15_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux2~14_combout  & (\c|r|altsyncram_component|auto_generated|q_b [29])) # (!\c|Mux2~14_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [13]))))) # (!\prog_sequencer|cache_rdoffset 
// [0] & (((\c|Mux2~14_combout ))))

	.dataa(\c|r|altsyncram_component|auto_generated|q_b [29]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [13]),
	.datad(\c|Mux2~14_combout ),
	.cin(gnd),
	.combout(\c|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~15 .lut_mask = 16'hBBC0;
defparam \c|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N28
cycloneive_lcell_comb \c|Mux2~16 (
// Equation(s):
// \c|Mux2~16_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2]) # ((\c|Mux2~13_combout )))) # (!\prog_sequencer|cache_rdoffset [3] & (!\prog_sequencer|cache_rdoffset [2] & ((\c|Mux2~15_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|Mux2~13_combout ),
	.datad(\c|Mux2~15_combout ),
	.cin(gnd),
	.combout(\c|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~16 .lut_mask = 16'hB9A8;
defparam \c|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N22
cycloneive_lcell_comb \c|Mux2~19 (
// Equation(s):
// \c|Mux2~19_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux2~16_combout  & ((\c|Mux2~18_combout ))) # (!\c|Mux2~16_combout  & (\c|Mux2~11_combout )))) # (!\prog_sequencer|cache_rdoffset [2] & (((\c|Mux2~16_combout ))))

	.dataa(\c|Mux2~11_combout ),
	.datab(\c|Mux2~18_combout ),
	.datac(\prog_sequencer|cache_rdoffset [2]),
	.datad(\c|Mux2~16_combout ),
	.cin(gnd),
	.combout(\c|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~19 .lut_mask = 16'hCFA0;
defparam \c|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N10
cycloneive_lcell_comb \c|Mux2~7 (
// Equation(s):
// \c|Mux2~7_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2]) # ((\c|r|altsyncram_component|auto_generated|q_b [221])))) # (!\prog_sequencer|cache_rdoffset [3] & (!\prog_sequencer|cache_rdoffset [2] & 
// (\c|r|altsyncram_component|auto_generated|q_b [157])))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [157]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [221]),
	.cin(gnd),
	.combout(\c|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~7 .lut_mask = 16'hBA98;
defparam \c|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N28
cycloneive_lcell_comb \c|Mux2~8 (
// Equation(s):
// \c|Mux2~8_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux2~7_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [253]))) # (!\c|Mux2~7_combout  & (\c|r|altsyncram_component|auto_generated|q_b [189])))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux2~7_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [189]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [253]),
	.datad(\c|Mux2~7_combout ),
	.cin(gnd),
	.combout(\c|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~8 .lut_mask = 16'hF588;
defparam \c|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N12
cycloneive_lcell_comb \c|Mux2~0 (
// Equation(s):
// \c|Mux2~0_combout  = (\prog_sequencer|cache_rdoffset [2] & (\prog_sequencer|cache_rdoffset [3])) # (!\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3] & ((\c|r|altsyncram_component|auto_generated|q_b [205]))) # 
// (!\prog_sequencer|cache_rdoffset [3] & (\c|r|altsyncram_component|auto_generated|q_b [141]))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [141]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [205]),
	.cin(gnd),
	.combout(\c|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~0 .lut_mask = 16'hDC98;
defparam \c|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N10
cycloneive_lcell_comb \c|Mux2~1 (
// Equation(s):
// \c|Mux2~1_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\c|Mux2~0_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [237]))) # (!\c|Mux2~0_combout  & (\c|r|altsyncram_component|auto_generated|q_b [173])))) # (!\prog_sequencer|cache_rdoffset 
// [2] & (((\c|Mux2~0_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [173]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [237]),
	.datad(\c|Mux2~0_combout ),
	.cin(gnd),
	.combout(\c|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~1 .lut_mask = 16'hF588;
defparam \c|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N12
cycloneive_lcell_comb \c|Mux2~2 (
// Equation(s):
// \c|Mux2~2_combout  = (\prog_sequencer|cache_rdoffset [2] & ((\prog_sequencer|cache_rdoffset [3]) # ((\c|r|altsyncram_component|auto_generated|q_b [181])))) # (!\prog_sequencer|cache_rdoffset [2] & (!\prog_sequencer|cache_rdoffset [3] & 
// (\c|r|altsyncram_component|auto_generated|q_b [149])))

	.dataa(\prog_sequencer|cache_rdoffset [2]),
	.datab(\prog_sequencer|cache_rdoffset [3]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [149]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [181]),
	.cin(gnd),
	.combout(\c|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~2 .lut_mask = 16'hBA98;
defparam \c|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N26
cycloneive_lcell_comb \c|Mux2~3 (
// Equation(s):
// \c|Mux2~3_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux2~2_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [245]))) # (!\c|Mux2~2_combout  & (\c|r|altsyncram_component|auto_generated|q_b [213])))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux2~2_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [213]),
	.datac(\c|Mux2~2_combout ),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [245]),
	.cin(gnd),
	.combout(\c|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~3 .lut_mask = 16'hF858;
defparam \c|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N24
cycloneive_lcell_comb \c|Mux2~4 (
// Equation(s):
// \c|Mux2~4_combout  = (\prog_sequencer|cache_rdoffset [3] & (\prog_sequencer|cache_rdoffset [2])) # (!\prog_sequencer|cache_rdoffset [3] & ((\prog_sequencer|cache_rdoffset [2] & ((\c|r|altsyncram_component|auto_generated|q_b [165]))) # 
// (!\prog_sequencer|cache_rdoffset [2] & (\c|r|altsyncram_component|auto_generated|q_b [133]))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\prog_sequencer|cache_rdoffset [2]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [133]),
	.datad(\c|r|altsyncram_component|auto_generated|q_b [165]),
	.cin(gnd),
	.combout(\c|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~4 .lut_mask = 16'hDC98;
defparam \c|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N16
cycloneive_lcell_comb \c|Mux2~5 (
// Equation(s):
// \c|Mux2~5_combout  = (\prog_sequencer|cache_rdoffset [3] & ((\c|Mux2~4_combout  & (\c|r|altsyncram_component|auto_generated|q_b [229])) # (!\c|Mux2~4_combout  & ((\c|r|altsyncram_component|auto_generated|q_b [197]))))) # (!\prog_sequencer|cache_rdoffset 
// [3] & (((\c|Mux2~4_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [3]),
	.datab(\c|r|altsyncram_component|auto_generated|q_b [229]),
	.datac(\c|r|altsyncram_component|auto_generated|q_b [197]),
	.datad(\c|Mux2~4_combout ),
	.cin(gnd),
	.combout(\c|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~5 .lut_mask = 16'hDDA0;
defparam \c|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N10
cycloneive_lcell_comb \c|Mux2~6 (
// Equation(s):
// \c|Mux2~6_combout  = (\prog_sequencer|cache_rdoffset [1] & ((\prog_sequencer|cache_rdoffset [0]) # ((\c|Mux2~3_combout )))) # (!\prog_sequencer|cache_rdoffset [1] & (!\prog_sequencer|cache_rdoffset [0] & ((\c|Mux2~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset [1]),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|Mux2~3_combout ),
	.datad(\c|Mux2~5_combout ),
	.cin(gnd),
	.combout(\c|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~6 .lut_mask = 16'hB9A8;
defparam \c|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N12
cycloneive_lcell_comb \c|Mux2~9 (
// Equation(s):
// \c|Mux2~9_combout  = (\prog_sequencer|cache_rdoffset [0] & ((\c|Mux2~6_combout  & (\c|Mux2~8_combout )) # (!\c|Mux2~6_combout  & ((\c|Mux2~1_combout ))))) # (!\prog_sequencer|cache_rdoffset [0] & (((\c|Mux2~6_combout ))))

	.dataa(\c|Mux2~8_combout ),
	.datab(\prog_sequencer|cache_rdoffset [0]),
	.datac(\c|Mux2~1_combout ),
	.datad(\c|Mux2~6_combout ),
	.cin(gnd),
	.combout(\c|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~9 .lut_mask = 16'hBBC0;
defparam \c|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N8
cycloneive_lcell_comb \inst_decoder|ir~3 (
// Equation(s):
// \inst_decoder|ir~3_combout  = (!\prog_sequencer|hold_out~0_combout  & ((\prog_sequencer|cache_rdoffset [4] & ((\c|Mux2~9_combout ))) # (!\prog_sequencer|cache_rdoffset [4] & (\c|Mux2~19_combout ))))

	.dataa(\prog_sequencer|hold_out~0_combout ),
	.datab(\prog_sequencer|cache_rdoffset [4]),
	.datac(\c|Mux2~19_combout ),
	.datad(\c|Mux2~9_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir~3 .lut_mask = 16'h5410;
defparam \inst_decoder|ir~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y6_N9
dffeas \inst_decoder|ir[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_decoder|ir~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_decoder|ir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_decoder|ir[5] .is_wysiwyg = "true";
defparam \inst_decoder|ir[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N8
cycloneive_lcell_comb \inst_decoder|reg_en[0]~0 (
// Equation(s):
// \inst_decoder|reg_en[0]~0_combout  = (!\inst_decoder|ir [5] & (!\inst_decoder|ir [6] & ((!\inst_decoder|ir [7]) # (!\inst_decoder|ir [3]))))

	.dataa(\inst_decoder|ir [5]),
	.datab(\inst_decoder|ir [6]),
	.datac(\inst_decoder|ir [3]),
	.datad(\inst_decoder|ir [7]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[0]~0 .lut_mask = 16'h0111;
defparam \inst_decoder|reg_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N30
cycloneive_lcell_comb \inst_decoder|reg_en[0]~1 (
// Equation(s):
// \inst_decoder|reg_en[0]~1_combout  = (\sync_reset~reg0_q ) # ((\inst_decoder|reg_en[0]~0_combout  & !\inst_decoder|ir [4]))

	.dataa(\sync_reset~reg0_q ),
	.datab(gnd),
	.datac(\inst_decoder|reg_en[0]~0_combout ),
	.datad(\inst_decoder|ir [4]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[0]~1 .lut_mask = 16'hAAFA;
defparam \inst_decoder|reg_en[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y7_N15
dffeas \comp_unit|x0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[0] .is_wysiwyg = "true";
defparam \comp_unit|x0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N22
cycloneive_lcell_comb \comp_unit|data_bus[0]~4 (
// Equation(s):
// \comp_unit|data_bus[0]~4_combout  = (\comp_unit|data_bus[2]~2_combout  & (((\comp_unit|data_bus[2]~3_combout )))) # (!\comp_unit|data_bus[2]~2_combout  & ((\comp_unit|data_bus[2]~3_combout  & ((\comp_unit|x1 [0]))) # (!\comp_unit|data_bus[2]~3_combout  & 
// (\comp_unit|x0 [0]))))

	.dataa(\comp_unit|x0 [0]),
	.datab(\comp_unit|x1 [0]),
	.datac(\comp_unit|data_bus[2]~2_combout ),
	.datad(\comp_unit|data_bus[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~4 .lut_mask = 16'hFC0A;
defparam \comp_unit|data_bus[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N10
cycloneive_lcell_comb \comp_unit|data_bus[0]~0 (
// Equation(s):
// \comp_unit|data_bus[0]~0_combout  = (\inst_decoder|ir [0] & (((\comp_unit|y1 [0]) # (\inst_decoder|ir [2])))) # (!\inst_decoder|ir [0] & (\comp_unit|y0 [0] & ((!\inst_decoder|ir [2]))))

	.dataa(\inst_decoder|ir [0]),
	.datab(\comp_unit|y0 [0]),
	.datac(\comp_unit|y1 [0]),
	.datad(\inst_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~0 .lut_mask = 16'hAAE4;
defparam \comp_unit|data_bus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N16
cycloneive_lcell_comb \comp_unit|data_bus[0]~1 (
// Equation(s):
// \comp_unit|data_bus[0]~1_combout  = (\inst_decoder|ir [2] & ((\comp_unit|data_bus[0]~0_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [0]))) # (!\comp_unit|data_bus[0]~0_combout  & (\comp_unit|i [0])))) # (!\inst_decoder|ir [2] & 
// (((\comp_unit|data_bus[0]~0_combout ))))

	.dataa(\inst_decoder|ir [2]),
	.datab(\comp_unit|i [0]),
	.datac(\comp_unit|data_bus[0]~0_combout ),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~1 .lut_mask = 16'hF858;
defparam \comp_unit|data_bus[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N20
cycloneive_lcell_comb \comp_unit|data_bus[0]~5 (
// Equation(s):
// \comp_unit|data_bus[0]~5_combout  = (\comp_unit|data_bus[0]~4_combout  & (((\comp_unit|m [0])) # (!\comp_unit|data_bus[2]~2_combout ))) # (!\comp_unit|data_bus[0]~4_combout  & (\comp_unit|data_bus[2]~2_combout  & ((\comp_unit|data_bus[0]~1_combout ))))

	.dataa(\comp_unit|data_bus[0]~4_combout ),
	.datab(\comp_unit|data_bus[2]~2_combout ),
	.datac(\comp_unit|m [0]),
	.datad(\comp_unit|data_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~5 .lut_mask = 16'hE6A2;
defparam \comp_unit|data_bus[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \i_pins[0]~input (
	.i(i_pins[0]),
	.ibar(gnd),
	.o(\i_pins[0]~input_o ));
// synopsys translate_off
defparam \i_pins[0]~input .bus_hold = "false";
defparam \i_pins[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N24
cycloneive_lcell_comb \comp_unit|data_bus[0]~10 (
// Equation(s):
// \comp_unit|data_bus[0]~10_combout  = (\comp_unit|data_bus[2]~7_combout  & ((\comp_unit|data_bus[2]~9_combout  & (\inst_decoder|ir [0])) # (!\comp_unit|data_bus[2]~9_combout  & ((\comp_unit|r [0]))))) # (!\comp_unit|data_bus[2]~7_combout  & 
// (((\comp_unit|data_bus[2]~9_combout ))))

	.dataa(\inst_decoder|ir [0]),
	.datab(\comp_unit|data_bus[2]~7_combout ),
	.datac(\comp_unit|r [0]),
	.datad(\comp_unit|data_bus[2]~9_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~10 .lut_mask = 16'hBBC0;
defparam \comp_unit|data_bus[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N10
cycloneive_lcell_comb \comp_unit|data_bus[0]~11 (
// Equation(s):
// \comp_unit|data_bus[0]~11_combout  = (\comp_unit|data_bus[2]~6_combout  & (((\comp_unit|data_bus[0]~10_combout )))) # (!\comp_unit|data_bus[2]~6_combout  & ((\comp_unit|data_bus[0]~10_combout  & ((\i_pins[0]~input_o ))) # 
// (!\comp_unit|data_bus[0]~10_combout  & (\comp_unit|data_bus[0]~5_combout ))))

	.dataa(\comp_unit|data_bus[0]~5_combout ),
	.datab(\comp_unit|data_bus[2]~6_combout ),
	.datac(\i_pins[0]~input_o ),
	.datad(\comp_unit|data_bus[0]~10_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~11 .lut_mask = 16'hFC22;
defparam \comp_unit|data_bus[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N16
cycloneive_lcell_comb \comp_unit|data_bus[0]~12 (
// Equation(s):
// \comp_unit|data_bus[0]~12_combout  = (!\sync_reset~reg0_q  & \comp_unit|data_bus[0]~11_combout )

	.dataa(\sync_reset~reg0_q ),
	.datab(gnd),
	.datac(\comp_unit|data_bus[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~12 .lut_mask = 16'h5050;
defparam \comp_unit|data_bus[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N4
cycloneive_lcell_comb \comp_unit|o_reg[0]~feeder (
// Equation(s):
// \comp_unit|o_reg[0]~feeder_combout  = \comp_unit|data_bus[0]~12_combout 

	.dataa(gnd),
	.datab(\comp_unit|data_bus[0]~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[0]~feeder .lut_mask = 16'hCCCC;
defparam \comp_unit|o_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N12
cycloneive_lcell_comb \inst_decoder|reg_en[8]~15 (
// Equation(s):
// \inst_decoder|reg_en[8]~15_combout  = (\inst_decoder|ir [5] & (!\inst_decoder|ir [6] & (!\inst_decoder|ir [3] & \inst_decoder|ir [7]))) # (!\inst_decoder|ir [5] & (\inst_decoder|ir [6] & ((!\inst_decoder|ir [7]))))

	.dataa(\inst_decoder|ir [5]),
	.datab(\inst_decoder|ir [6]),
	.datac(\inst_decoder|ir [3]),
	.datad(\inst_decoder|ir [7]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[8]~15 .lut_mask = 16'h0244;
defparam \inst_decoder|reg_en[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N26
cycloneive_lcell_comb \inst_decoder|reg_en[8]~16 (
// Equation(s):
// \inst_decoder|reg_en[8]~16_combout  = (\sync_reset~reg0_q ) # ((!\inst_decoder|ir [4] & \inst_decoder|reg_en[8]~15_combout ))

	.dataa(\inst_decoder|ir [4]),
	.datab(gnd),
	.datac(\sync_reset~reg0_q ),
	.datad(\inst_decoder|reg_en[8]~15_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[8]~16 .lut_mask = 16'hF5F0;
defparam \inst_decoder|reg_en[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N5
dffeas \comp_unit|o_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[0] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N28
cycloneive_lcell_comb \comp_unit|o_reg[1]~feeder (
// Equation(s):
// \comp_unit|o_reg[1]~feeder_combout  = \comp_unit|data_bus[1]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|data_bus[1]~19_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y4_N29
dffeas \comp_unit|o_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[1] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N2
cycloneive_lcell_comb \comp_unit|o_reg[2]~feeder (
// Equation(s):
// \comp_unit|o_reg[2]~feeder_combout  = \comp_unit|data_bus[2]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|data_bus[2]~26_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N3
dffeas \comp_unit|o_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[2] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y4_N19
dffeas \comp_unit|o_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[3] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N24
cycloneive_lcell_comb \inst_decoder|Equal24~0 (
// Equation(s):
// \inst_decoder|Equal24~0_combout  = (\inst_decoder|ir [6] & (!\inst_decoder|ir [5] & (\inst_decoder|ir [7] & \inst_decoder|ir [3])))

	.dataa(\inst_decoder|ir [6]),
	.datab(\inst_decoder|ir [5]),
	.datac(\inst_decoder|ir [7]),
	.datad(\inst_decoder|ir [3]),
	.cin(gnd),
	.combout(\inst_decoder|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal24~0 .lut_mask = 16'h2000;
defparam \inst_decoder|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N28
cycloneive_lcell_comb \inst_decoder|Equal24~1 (
// Equation(s):
// \inst_decoder|Equal24~1_combout  = (!\inst_decoder|ir [2] & (!\inst_decoder|ir [1] & (!\inst_decoder|ir [0] & \inst_decoder|Equal24~0_combout )))

	.dataa(\inst_decoder|ir [2]),
	.datab(\inst_decoder|ir [1]),
	.datac(\inst_decoder|ir [0]),
	.datad(\inst_decoder|Equal24~0_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal24~1 .lut_mask = 16'h0100;
defparam \inst_decoder|Equal24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N2
cycloneive_lcell_comb \inst_decoder|Equal24~2 (
// Equation(s):
// \inst_decoder|Equal24~2_combout  = (!\inst_decoder|ir [4] & \inst_decoder|Equal24~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_decoder|ir [4]),
	.datad(\inst_decoder|Equal24~1_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal24~2 .lut_mask = 16'h0F00;
defparam \inst_decoder|Equal24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N8
cycloneive_lcell_comb \inst_decoder|Equal25~1 (
// Equation(s):
// \inst_decoder|Equal25~1_combout  = (\inst_decoder|Equal25~0_combout  & (!\inst_decoder|ir [4] & \inst_decoder|Equal24~0_combout ))

	.dataa(\inst_decoder|Equal25~0_combout ),
	.datab(gnd),
	.datac(\inst_decoder|ir [4]),
	.datad(\inst_decoder|Equal24~0_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal25~1 .lut_mask = 16'h0A00;
defparam \inst_decoder|Equal25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N26
cycloneive_lcell_comb \inst_decoder|Equal26~0 (
// Equation(s):
// \inst_decoder|Equal26~0_combout  = (\inst_decoder|ir [4] & \inst_decoder|Equal24~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_decoder|ir [4]),
	.datad(\inst_decoder|Equal24~1_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal26~0 .lut_mask = 16'hF000;
defparam \inst_decoder|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N16
cycloneive_lcell_comb \inst_decoder|Equal27~0 (
// Equation(s):
// \inst_decoder|Equal27~0_combout  = (\inst_decoder|Equal25~0_combout  & (\inst_decoder|ir [4] & \inst_decoder|Equal24~0_combout ))

	.dataa(\inst_decoder|Equal25~0_combout ),
	.datab(gnd),
	.datac(\inst_decoder|ir [4]),
	.datad(\inst_decoder|Equal24~0_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal27~0 .lut_mask = 16'hA000;
defparam \inst_decoder|Equal27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N10
cycloneive_lcell_comb \c|Mux7~20 (
// Equation(s):
// \c|Mux7~20_combout  = (\prog_sequencer|cache_rdoffset [4] & (\c|Mux7~9_combout )) # (!\prog_sequencer|cache_rdoffset [4] & ((\c|Mux7~19_combout )))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdoffset [4]),
	.datac(\c|Mux7~9_combout ),
	.datad(\c|Mux7~19_combout ),
	.cin(gnd),
	.combout(\c|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux7~20 .lut_mask = 16'hF3C0;
defparam \c|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N14
cycloneive_lcell_comb \c|Mux6~20 (
// Equation(s):
// \c|Mux6~20_combout  = (\prog_sequencer|cache_rdoffset [4] & (\c|Mux6~9_combout )) # (!\prog_sequencer|cache_rdoffset [4] & ((\c|Mux6~19_combout )))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdoffset [4]),
	.datac(\c|Mux6~9_combout ),
	.datad(\c|Mux6~19_combout ),
	.cin(gnd),
	.combout(\c|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux6~20 .lut_mask = 16'hF3C0;
defparam \c|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N16
cycloneive_lcell_comb \c|Mux5~20 (
// Equation(s):
// \c|Mux5~20_combout  = (\prog_sequencer|cache_rdoffset [4] & ((\c|Mux5~9_combout ))) # (!\prog_sequencer|cache_rdoffset [4] & (\c|Mux5~19_combout ))

	.dataa(\c|Mux5~19_combout ),
	.datab(\c|Mux5~9_combout ),
	.datac(gnd),
	.datad(\prog_sequencer|cache_rdoffset [4]),
	.cin(gnd),
	.combout(\c|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux5~20 .lut_mask = 16'hCCAA;
defparam \c|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N16
cycloneive_lcell_comb \c|Mux4~20 (
// Equation(s):
// \c|Mux4~20_combout  = (\prog_sequencer|cache_rdoffset [4] & ((\c|Mux4~9_combout ))) # (!\prog_sequencer|cache_rdoffset [4] & (\c|Mux4~19_combout ))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdoffset [4]),
	.datac(\c|Mux4~19_combout ),
	.datad(\c|Mux4~9_combout ),
	.cin(gnd),
	.combout(\c|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux4~20 .lut_mask = 16'hFC30;
defparam \c|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N10
cycloneive_lcell_comb \c|Mux3~20 (
// Equation(s):
// \c|Mux3~20_combout  = (\prog_sequencer|cache_rdoffset [4] & ((\c|Mux3~9_combout ))) # (!\prog_sequencer|cache_rdoffset [4] & (\c|Mux3~19_combout ))

	.dataa(\c|Mux3~19_combout ),
	.datab(\c|Mux3~9_combout ),
	.datac(gnd),
	.datad(\prog_sequencer|cache_rdoffset [4]),
	.cin(gnd),
	.combout(\c|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux3~20 .lut_mask = 16'hCCAA;
defparam \c|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N4
cycloneive_lcell_comb \c|Mux2~20 (
// Equation(s):
// \c|Mux2~20_combout  = (\prog_sequencer|cache_rdoffset [4] & (\c|Mux2~9_combout )) # (!\prog_sequencer|cache_rdoffset [4] & ((\c|Mux2~19_combout )))

	.dataa(gnd),
	.datab(\c|Mux2~9_combout ),
	.datac(\prog_sequencer|cache_rdoffset [4]),
	.datad(\c|Mux2~19_combout ),
	.cin(gnd),
	.combout(\c|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux2~20 .lut_mask = 16'hCFC0;
defparam \c|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N14
cycloneive_lcell_comb \c|Mux1~20 (
// Equation(s):
// \c|Mux1~20_combout  = (\prog_sequencer|cache_rdoffset [4] & ((\c|Mux1~9_combout ))) # (!\prog_sequencer|cache_rdoffset [4] & (\c|Mux1~19_combout ))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdoffset [4]),
	.datac(\c|Mux1~19_combout ),
	.datad(\c|Mux1~9_combout ),
	.cin(gnd),
	.combout(\c|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux1~20 .lut_mask = 16'hFC30;
defparam \c|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N6
cycloneive_lcell_comb \c|Mux0~20 (
// Equation(s):
// \c|Mux0~20_combout  = (\prog_sequencer|cache_rdoffset [4] & ((\c|Mux0~9_combout ))) # (!\prog_sequencer|cache_rdoffset [4] & (\c|Mux0~19_combout ))

	.dataa(\c|Mux0~19_combout ),
	.datab(gnd),
	.datac(\c|Mux0~9_combout ),
	.datad(\prog_sequencer|cache_rdoffset [4]),
	.cin(gnd),
	.combout(\c|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \c|Mux0~20 .lut_mask = 16'hF0AA;
defparam \c|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

assign o_reg[0] = \o_reg[0]~output_o ;

assign o_reg[1] = \o_reg[1]~output_o ;

assign o_reg[2] = \o_reg[2]~output_o ;

assign o_reg[3] = \o_reg[3]~output_o ;

assign zero_flag = \zero_flag~output_o ;

assign pm_data[0] = \pm_data[0]~output_o ;

assign pm_data[1] = \pm_data[1]~output_o ;

assign pm_data[2] = \pm_data[2]~output_o ;

assign pm_data[3] = \pm_data[3]~output_o ;

assign pm_data[4] = \pm_data[4]~output_o ;

assign pm_data[5] = \pm_data[5]~output_o ;

assign pm_data[6] = \pm_data[6]~output_o ;

assign pm_data[7] = \pm_data[7]~output_o ;

assign reg_enables[0] = \reg_enables[0]~output_o ;

assign reg_enables[1] = \reg_enables[1]~output_o ;

assign reg_enables[2] = \reg_enables[2]~output_o ;

assign reg_enables[3] = \reg_enables[3]~output_o ;

assign reg_enables[4] = \reg_enables[4]~output_o ;

assign reg_enables[5] = \reg_enables[5]~output_o ;

assign reg_enables[6] = \reg_enables[6]~output_o ;

assign reg_enables[7] = \reg_enables[7]~output_o ;

assign reg_enables[8] = \reg_enables[8]~output_o ;

assign from_CU[0] = \from_CU[0]~output_o ;

assign from_CU[1] = \from_CU[1]~output_o ;

assign from_CU[2] = \from_CU[2]~output_o ;

assign from_CU[3] = \from_CU[3]~output_o ;

assign from_CU[4] = \from_CU[4]~output_o ;

assign from_CU[5] = \from_CU[5]~output_o ;

assign from_CU[6] = \from_CU[6]~output_o ;

assign from_CU[7] = \from_CU[7]~output_o ;

assign x0[0] = \x0[0]~output_o ;

assign x0[1] = \x0[1]~output_o ;

assign x0[2] = \x0[2]~output_o ;

assign x0[3] = \x0[3]~output_o ;

assign x1[0] = \x1[0]~output_o ;

assign x1[1] = \x1[1]~output_o ;

assign x1[2] = \x1[2]~output_o ;

assign x1[3] = \x1[3]~output_o ;

assign y0[0] = \y0[0]~output_o ;

assign y0[1] = \y0[1]~output_o ;

assign y0[2] = \y0[2]~output_o ;

assign y0[3] = \y0[3]~output_o ;

assign y1[0] = \y1[0]~output_o ;

assign y1[1] = \y1[1]~output_o ;

assign y1[2] = \y1[2]~output_o ;

assign y1[3] = \y1[3]~output_o ;

assign m[0] = \m[0]~output_o ;

assign m[1] = \m[1]~output_o ;

assign m[2] = \m[2]~output_o ;

assign m[3] = \m[3]~output_o ;

assign r[0] = \r[0]~output_o ;

assign r[1] = \r[1]~output_o ;

assign r[2] = \r[2]~output_o ;

assign r[3] = \r[3]~output_o ;

assign i[0] = \i[0]~output_o ;

assign i[1] = \i[1]~output_o ;

assign i[2] = \i[2]~output_o ;

assign i[3] = \i[3]~output_o ;

assign ir[0] = \ir[0]~output_o ;

assign ir[1] = \ir[1]~output_o ;

assign ir[2] = \ir[2]~output_o ;

assign ir[3] = \ir[3]~output_o ;

assign ir[4] = \ir[4]~output_o ;

assign ir[5] = \ir[5]~output_o ;

assign ir[6] = \ir[6]~output_o ;

assign ir[7] = \ir[7]~output_o ;

assign from_ID[0] = \from_ID[0]~output_o ;

assign from_ID[1] = \from_ID[1]~output_o ;

assign from_ID[2] = \from_ID[2]~output_o ;

assign from_ID[3] = \from_ID[3]~output_o ;

assign from_ID[4] = \from_ID[4]~output_o ;

assign from_ID[5] = \from_ID[5]~output_o ;

assign from_ID[6] = \from_ID[6]~output_o ;

assign from_ID[7] = \from_ID[7]~output_o ;

assign NOPC8 = \NOPC8~output_o ;

assign NOPCF = \NOPCF~output_o ;

assign NOPD8 = \NOPD8~output_o ;

assign NOPDF = \NOPDF~output_o ;

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign from_PS[0] = \from_PS[0]~output_o ;

assign from_PS[1] = \from_PS[1]~output_o ;

assign from_PS[2] = \from_PS[2]~output_o ;

assign from_PS[3] = \from_PS[3]~output_o ;

assign from_PS[4] = \from_PS[4]~output_o ;

assign from_PS[5] = \from_PS[5]~output_o ;

assign from_PS[6] = \from_PS[6]~output_o ;

assign from_PS[7] = \from_PS[7]~output_o ;

assign rom_address[0] = \rom_address[0]~output_o ;

assign rom_address[1] = \rom_address[1]~output_o ;

assign rom_address[2] = \rom_address[2]~output_o ;

assign rom_address[3] = \rom_address[3]~output_o ;

assign rom_address[4] = \rom_address[4]~output_o ;

assign rom_address[5] = \rom_address[5]~output_o ;

assign rom_address[6] = \rom_address[6]~output_o ;

assign rom_address[7] = \rom_address[7]~output_o ;

assign wroffset[0] = \wroffset[0]~output_o ;

assign wroffset[1] = \wroffset[1]~output_o ;

assign wroffset[2] = \wroffset[2]~output_o ;

assign wroffset[3] = \wroffset[3]~output_o ;

assign wroffset[4] = \wroffset[4]~output_o ;

assign rdoffset[0] = \rdoffset[0]~output_o ;

assign rdoffset[1] = \rdoffset[1]~output_o ;

assign rdoffset[2] = \rdoffset[2]~output_o ;

assign rdoffset[3] = \rdoffset[3]~output_o ;

assign rdoffset[4] = \rdoffset[4]~output_o ;

assign wren = \wren~output_o ;

assign cache_out[0] = \cache_out[0]~output_o ;

assign cache_out[1] = \cache_out[1]~output_o ;

assign cache_out[2] = \cache_out[2]~output_o ;

assign cache_out[3] = \cache_out[3]~output_o ;

assign cache_out[4] = \cache_out[4]~output_o ;

assign cache_out[5] = \cache_out[5]~output_o ;

assign cache_out[6] = \cache_out[6]~output_o ;

assign cache_out[7] = \cache_out[7]~output_o ;

assign pc_count[0] = \pc_count[0]~output_o ;

assign pc_count[1] = \pc_count[1]~output_o ;

assign run = \run~output_o ;

assign show_hold_on = \show_hold_on~output_o ;

assign show_start_hold = \show_start_hold~output_o ;

assign show_end_hold = \show_end_hold~output_o ;

assign show_hold = \show_hold~output_o ;

assign show_hold_count[0] = \show_hold_count[0]~output_o ;

assign show_hold_count[1] = \show_hold_count[1]~output_o ;

assign show_hold_count[2] = \show_hold_count[2]~output_o ;

assign show_hold_count[3] = \show_hold_count[3]~output_o ;

assign show_hold_count[4] = \show_hold_count[4]~output_o ;

assign show_hold_count[5] = \show_hold_count[5]~output_o ;

assign show_hold_count[6] = \show_hold_count[6]~output_o ;

assign show_sync_reset_1 = \show_sync_reset_1~output_o ;

assign show_reset_1shot = \show_reset_1shot~output_o ;

assign sync_reset = \sync_reset~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
