Analysis & Synthesis report for pojeto2
Fri Oct 19 10:15:54 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated
 12. Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated
 13. Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated
 14. Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated
 15. Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM
 16. Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_One
 17. Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_Two
 18. Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_Three
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 19 10:15:54 2018   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; pojeto2                                 ;
; Top-level Entity Name              ; CPU                                     ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 0                                       ;
;     Total combinational functions  ; 0                                       ;
;     Dedicated logic registers      ; 0                                       ;
; Total registers                    ; 0                                       ;
; Total pins                         ; 1                                       ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C7       ;                    ;
; Top-level entity name                                                      ; CPU                ; pojeto2            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------+
; Banco_reg.vhd                    ; yes             ; User VHDL File                     ; c:/altera/91/quartus/pojeto2/Banco_reg.vhd                  ;
; CaixaLui.v                       ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/CaixaLui.v                     ;
; Controle.v                       ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/Controle.v                     ;
; CPU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; c:/altera/91/quartus/pojeto2/CPU.bdf                        ;
; Div.v                            ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/Div.v                          ;
; EPC.v                            ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/EPC.v                          ;
; ExtensorBits1.v                  ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/ExtensorBits1.v                ;
; ExtensorSinal16.v                ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/ExtensorSinal16.v              ;
; ExtensorSinal26.v                ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/ExtensorSinal26.v              ;
; Instr_Reg.vhd                    ; yes             ; User VHDL File                     ; c:/altera/91/quartus/pojeto2/Instr_Reg.vhd                  ;
; J20B.v                           ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/J20B.v                         ;
; J26B.v                           ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/J26B.v                         ;
; Juncao.v                         ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/Juncao.v                       ;
; Memoria.vhd                      ; yes             ; User VHDL File                     ; c:/altera/91/quartus/pojeto2/Memoria.vhd                    ;
; Mult.v                           ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/Mult.v                         ;
; MuxHi.v                          ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/MuxHi.v                        ;
; MuxHiLo.v                        ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/MuxHiLo.v                      ;
; MuxLo.v                          ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/MuxLo.v                        ;
; MuxMDR.v                         ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/MuxMDR.v                       ;
; MuxMemoriaEndereco.v             ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/MuxMemoriaEndereco.v           ;
; MuxPC.v                          ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/MuxPC.v                        ;
; MuxPCWriteCond.v                 ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/MuxPCWriteCond.v               ;
; MuxRegDesl.v                     ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/MuxRegDesl.v                   ;
; MuxULA1.v                        ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/MuxULA1.v                      ;
; MuxULA2.v                        ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/MuxULA2.v                      ;
; MUXWriteData.v                   ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/MUXWriteData.v                 ;
; MuxWriteR.v                      ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/MuxWriteR.v                    ;
; MuxxMemoriaDado.v                ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/MuxxMemoriaDado.v              ;
; PCCond.v                         ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/PCCond.v                       ;
; QuantidadeDeBits.v               ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/QuantidadeDeBits.v             ;
; RegDesloc.vhd                    ; yes             ; User VHDL File                     ; c:/altera/91/quartus/pojeto2/RegDesloc.vhd                  ;
; Registrador.vhd                  ; yes             ; User VHDL File                     ; c:/altera/91/quartus/pojeto2/Registrador.vhd                ;
; ShiftLeft28.v                    ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/ShiftLeft28.v                  ;
; ShiftLeft32.v                    ; yes             ; User Verilog HDL File              ; c:/altera/91/quartus/pojeto2/ShiftLeft32.v                  ;
; ula32.vhd                        ; yes             ; User VHDL File                     ; c:/altera/91/quartus/pojeto2/ula32.vhd                      ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf ;
; altram.tdf                       ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/altram.tdf     ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_e1a1.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/altera/91/quartus/pojeto2/db/altsyncram_e1a1.tdf         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |CPU                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |CPU                ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+------------------------------------------+---------------------------------------------+
; Register name                            ; Reason for Removal                          ;
+------------------------------------------+---------------------------------------------+
; RegDesloc:inst28|temp[0..31]             ; Stuck at GND due to stuck port clock        ;
; Registrador:inst19|Saida[0..31]          ; Stuck at GND due to stuck port clear        ;
; Registrador:inst20|Saida[0..31]          ; Stuck at GND due to stuck port clear        ;
; Registrador:inst8|Saida[0..31]           ; Stuck at GND due to stuck port clear        ;
; Registrador:inst26|Saida[0..31]          ; Stuck at GND due to stuck port clock_enable ;
; Banco_reg:inst5|Reg0[0..31]              ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg1[0..31]              ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg2[0..31]              ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg3[0..31]              ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg4[0..31]              ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg5[0..31]              ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg6[0..31]              ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg7[0..31]              ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg8[0..31]              ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg9[0..31]              ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg10[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg11[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg12[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg13[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg14[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg15[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg16[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg17[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg18[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg19[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg20[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg21[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg22[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg23[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg24[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg25[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg26[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg27[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg28[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg29[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg30[0..31]             ; Stuck at GND due to stuck port clear        ;
; Banco_reg:inst5|Reg31[31]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[31]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[30]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[30]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[29]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[29]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[28]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[28]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[27]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[27]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[26]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[26]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[25]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[25]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[24]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[24]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[23]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[23]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[22]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[22]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[21]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[21]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[20]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[20]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[19]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[19]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[18]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[18]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[17]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[17]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[16]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[16]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[15]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[15]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[14]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[14]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[13]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[13]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[12]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[12]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[11]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[11]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[10]                ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[10]             ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[9]                 ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[9]              ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[8]                 ; Stuck at GND due to stuck port clear        ;
; Registrador:inst13|Saida[8]              ; Lost fanout                                 ;
; Banco_reg:inst5|Reg31[0..7]              ; Stuck at GND due to stuck port clear        ;
; Registrador:inst9|Saida[0..31]           ; Stuck at GND due to stuck port clock_enable ;
; Registrador:inst13|Saida[0..7]           ; Stuck at GND due to stuck port clear        ;
; Registrador:inst|Saida[0..31]            ; Stuck at GND due to stuck port clear        ;
; Instr_Reg:inst3|Instr25_21[0..4]         ; Lost fanout                                 ;
; Instr_Reg:inst3|Instr20_16[0..4]         ; Lost fanout                                 ;
; Instr_Reg:inst3|Instr15_0[0..15]         ; Lost fanout                                 ;
; Total Number of Removed Registers = 1306 ;                                             ;
+------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+-----------------------------+-------------------------+---------------------------------------------------------------------------------------+
; Register name               ; Reason for Removal      ; Registers Removed due to This Register                                                ;
+-----------------------------+-------------------------+---------------------------------------------------------------------------------------+
; RegDesloc:inst28|temp[7]    ; Stuck at GND            ; Registrador:inst26|Saida[31], Registrador:inst26|Saida[30],                           ;
;                             ; due to stuck port clock ; Registrador:inst26|Saida[29], Registrador:inst26|Saida[28],                           ;
;                             ;                         ; Registrador:inst26|Saida[27], Registrador:inst26|Saida[26],                           ;
;                             ;                         ; Registrador:inst26|Saida[25], Registrador:inst26|Saida[24],                           ;
;                             ;                         ; Registrador:inst26|Saida[23], Registrador:inst26|Saida[22],                           ;
;                             ;                         ; Registrador:inst26|Saida[21], Registrador:inst26|Saida[20],                           ;
;                             ;                         ; Registrador:inst26|Saida[19], Registrador:inst26|Saida[18],                           ;
;                             ;                         ; Registrador:inst26|Saida[17], Registrador:inst26|Saida[16],                           ;
;                             ;                         ; Registrador:inst26|Saida[15], Registrador:inst26|Saida[14],                           ;
;                             ;                         ; Registrador:inst26|Saida[13], Registrador:inst26|Saida[12],                           ;
;                             ;                         ; Registrador:inst26|Saida[11], Registrador:inst26|Saida[10],                           ;
;                             ;                         ; Registrador:inst26|Saida[9], Registrador:inst26|Saida[8],                             ;
;                             ;                         ; Registrador:inst26|Saida[7], Registrador:inst26|Saida[6],                             ;
;                             ;                         ; Registrador:inst26|Saida[5], Registrador:inst26|Saida[4],                             ;
;                             ;                         ; Registrador:inst26|Saida[3], Registrador:inst26|Saida[2],                             ;
;                             ;                         ; Registrador:inst26|Saida[1], Registrador:inst26|Saida[0],                             ;
;                             ;                         ; Registrador:inst13|Saida[7], Registrador:inst13|Saida[6],                             ;
;                             ;                         ; Registrador:inst13|Saida[5], Registrador:inst13|Saida[4],                             ;
;                             ;                         ; Registrador:inst13|Saida[3], Registrador:inst13|Saida[2],                             ;
;                             ;                         ; Registrador:inst13|Saida[1], Registrador:inst13|Saida[0], Registrador:inst|Saida[31], ;
;                             ;                         ; Registrador:inst|Saida[22], Registrador:inst|Saida[21], Registrador:inst|Saida[20],   ;
;                             ;                         ; Registrador:inst|Saida[19], Registrador:inst|Saida[18], Registrador:inst|Saida[17],   ;
;                             ;                         ; Registrador:inst|Saida[16], Registrador:inst|Saida[15], Registrador:inst|Saida[14],   ;
;                             ;                         ; Registrador:inst|Saida[13], Registrador:inst|Saida[12], Registrador:inst|Saida[11],   ;
;                             ;                         ; Registrador:inst|Saida[10], Registrador:inst|Saida[9], Registrador:inst|Saida[8],     ;
;                             ;                         ; Registrador:inst|Saida[7], Registrador:inst|Saida[6], Registrador:inst|Saida[5],      ;
;                             ;                         ; Registrador:inst|Saida[4], Registrador:inst|Saida[3], Registrador:inst|Saida[2],      ;
;                             ;                         ; Registrador:inst|Saida[1], Registrador:inst|Saida[0]                                  ;
; RegDesloc:inst28|temp[31]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[31], Banco_reg:inst5|Reg1[31], Banco_reg:inst5|Reg2[31],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[31], Banco_reg:inst5|Reg4[31], Banco_reg:inst5|Reg5[31],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[31], Banco_reg:inst5|Reg7[31], Banco_reg:inst5|Reg8[31],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[31], Banco_reg:inst5|Reg10[31], Banco_reg:inst5|Reg11[31],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[31], Banco_reg:inst5|Reg13[31], Banco_reg:inst5|Reg14[31],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[31], Banco_reg:inst5|Reg16[31], Banco_reg:inst5|Reg17[31],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[31], Banco_reg:inst5|Reg19[31], Banco_reg:inst5|Reg20[31],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[31], Banco_reg:inst5|Reg22[31], Banco_reg:inst5|Reg23[31],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[31], Banco_reg:inst5|Reg25[31], Banco_reg:inst5|Reg26[31],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[31], Banco_reg:inst5|Reg28[31], Banco_reg:inst5|Reg29[31],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[31], Banco_reg:inst5|Reg31[31], Registrador:inst13|Saida[31],   ;
;                             ;                         ; Registrador:inst9|Saida[31], Instr_Reg:inst3|Instr25_21[4],                           ;
;                             ;                         ; Instr_Reg:inst3|Instr25_21[3], Instr_Reg:inst3|Instr25_21[2],                         ;
;                             ;                         ; Instr_Reg:inst3|Instr25_21[1], Instr_Reg:inst3|Instr25_21[0],                         ;
;                             ;                         ; Instr_Reg:inst3|Instr20_16[4], Instr_Reg:inst3|Instr20_16[3],                         ;
;                             ;                         ; Instr_Reg:inst3|Instr20_16[2], Instr_Reg:inst3|Instr20_16[1],                         ;
;                             ;                         ; Instr_Reg:inst3|Instr20_16[0]                                                         ;
; RegDesloc:inst28|temp[30]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[30], Banco_reg:inst5|Reg1[30], Banco_reg:inst5|Reg2[30],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[30], Banco_reg:inst5|Reg4[30], Banco_reg:inst5|Reg5[30],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[30], Banco_reg:inst5|Reg7[30], Banco_reg:inst5|Reg8[30],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[30], Banco_reg:inst5|Reg10[30], Banco_reg:inst5|Reg11[30],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[30], Banco_reg:inst5|Reg13[30], Banco_reg:inst5|Reg14[30],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[30], Banco_reg:inst5|Reg16[30], Banco_reg:inst5|Reg17[30],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[30], Banco_reg:inst5|Reg19[30], Banco_reg:inst5|Reg20[30],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[30], Banco_reg:inst5|Reg22[30], Banco_reg:inst5|Reg23[30],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[30], Banco_reg:inst5|Reg25[30], Banco_reg:inst5|Reg26[30],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[30], Banco_reg:inst5|Reg28[30], Banco_reg:inst5|Reg29[30],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[30], Banco_reg:inst5|Reg31[30], Registrador:inst13|Saida[30],   ;
;                             ;                         ; Registrador:inst9|Saida[30]                                                           ;
; RegDesloc:inst28|temp[29]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[29], Banco_reg:inst5|Reg1[29], Banco_reg:inst5|Reg2[29],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[29], Banco_reg:inst5|Reg4[29], Banco_reg:inst5|Reg5[29],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[29], Banco_reg:inst5|Reg7[29], Banco_reg:inst5|Reg8[29],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[29], Banco_reg:inst5|Reg10[29], Banco_reg:inst5|Reg11[29],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[29], Banco_reg:inst5|Reg13[29], Banco_reg:inst5|Reg14[29],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[29], Banco_reg:inst5|Reg16[29], Banco_reg:inst5|Reg17[29],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[29], Banco_reg:inst5|Reg19[29], Banco_reg:inst5|Reg20[29],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[29], Banco_reg:inst5|Reg22[29], Banco_reg:inst5|Reg23[29],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[29], Banco_reg:inst5|Reg25[29], Banco_reg:inst5|Reg26[29],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[29], Banco_reg:inst5|Reg28[29], Banco_reg:inst5|Reg29[29],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[29], Banco_reg:inst5|Reg31[29], Registrador:inst13|Saida[29],   ;
;                             ;                         ; Registrador:inst9|Saida[29]                                                           ;
; RegDesloc:inst28|temp[28]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[28], Banco_reg:inst5|Reg1[28], Banco_reg:inst5|Reg2[28],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[28], Banco_reg:inst5|Reg4[28], Banco_reg:inst5|Reg5[28],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[28], Banco_reg:inst5|Reg7[28], Banco_reg:inst5|Reg8[28],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[28], Banco_reg:inst5|Reg10[28], Banco_reg:inst5|Reg11[28],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[28], Banco_reg:inst5|Reg13[28], Banco_reg:inst5|Reg14[28],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[28], Banco_reg:inst5|Reg16[28], Banco_reg:inst5|Reg17[28],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[28], Banco_reg:inst5|Reg19[28], Banco_reg:inst5|Reg20[28],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[28], Banco_reg:inst5|Reg22[28], Banco_reg:inst5|Reg23[28],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[28], Banco_reg:inst5|Reg25[28], Banco_reg:inst5|Reg26[28],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[28], Banco_reg:inst5|Reg28[28], Banco_reg:inst5|Reg29[28],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[28], Banco_reg:inst5|Reg31[28], Registrador:inst13|Saida[28],   ;
;                             ;                         ; Registrador:inst9|Saida[28]                                                           ;
; RegDesloc:inst28|temp[27]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[27], Banco_reg:inst5|Reg1[27], Banco_reg:inst5|Reg2[27],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[27], Banco_reg:inst5|Reg4[27], Banco_reg:inst5|Reg5[27],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[27], Banco_reg:inst5|Reg7[27], Banco_reg:inst5|Reg8[27],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[27], Banco_reg:inst5|Reg10[27], Banco_reg:inst5|Reg11[27],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[27], Banco_reg:inst5|Reg13[27], Banco_reg:inst5|Reg14[27],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[27], Banco_reg:inst5|Reg16[27], Banco_reg:inst5|Reg17[27],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[27], Banco_reg:inst5|Reg19[27], Banco_reg:inst5|Reg20[27],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[27], Banco_reg:inst5|Reg22[27], Banco_reg:inst5|Reg23[27],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[27], Banco_reg:inst5|Reg25[27], Banco_reg:inst5|Reg26[27],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[27], Banco_reg:inst5|Reg28[27], Banco_reg:inst5|Reg29[27],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[27], Banco_reg:inst5|Reg31[27], Registrador:inst13|Saida[27],   ;
;                             ;                         ; Registrador:inst9|Saida[27]                                                           ;
; RegDesloc:inst28|temp[26]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[26], Banco_reg:inst5|Reg1[26], Banco_reg:inst5|Reg2[26],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[26], Banco_reg:inst5|Reg4[26], Banco_reg:inst5|Reg5[26],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[26], Banco_reg:inst5|Reg7[26], Banco_reg:inst5|Reg8[26],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[26], Banco_reg:inst5|Reg10[26], Banco_reg:inst5|Reg11[26],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[26], Banco_reg:inst5|Reg13[26], Banco_reg:inst5|Reg14[26],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[26], Banco_reg:inst5|Reg16[26], Banco_reg:inst5|Reg17[26],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[26], Banco_reg:inst5|Reg19[26], Banco_reg:inst5|Reg20[26],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[26], Banco_reg:inst5|Reg22[26], Banco_reg:inst5|Reg23[26],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[26], Banco_reg:inst5|Reg25[26], Banco_reg:inst5|Reg26[26],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[26], Banco_reg:inst5|Reg28[26], Banco_reg:inst5|Reg29[26],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[26], Banco_reg:inst5|Reg31[26], Registrador:inst13|Saida[26],   ;
;                             ;                         ; Registrador:inst9|Saida[26]                                                           ;
; RegDesloc:inst28|temp[25]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[25], Banco_reg:inst5|Reg1[25], Banco_reg:inst5|Reg2[25],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[25], Banco_reg:inst5|Reg4[25], Banco_reg:inst5|Reg5[25],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[25], Banco_reg:inst5|Reg7[25], Banco_reg:inst5|Reg8[25],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[25], Banco_reg:inst5|Reg10[25], Banco_reg:inst5|Reg11[25],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[25], Banco_reg:inst5|Reg13[25], Banco_reg:inst5|Reg14[25],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[25], Banco_reg:inst5|Reg16[25], Banco_reg:inst5|Reg17[25],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[25], Banco_reg:inst5|Reg19[25], Banco_reg:inst5|Reg20[25],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[25], Banco_reg:inst5|Reg22[25], Banco_reg:inst5|Reg23[25],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[25], Banco_reg:inst5|Reg25[25], Banco_reg:inst5|Reg26[25],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[25], Banco_reg:inst5|Reg28[25], Banco_reg:inst5|Reg29[25],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[25], Banco_reg:inst5|Reg31[25], Registrador:inst13|Saida[25],   ;
;                             ;                         ; Registrador:inst9|Saida[25]                                                           ;
; RegDesloc:inst28|temp[24]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[24], Banco_reg:inst5|Reg1[24], Banco_reg:inst5|Reg2[24],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[24], Banco_reg:inst5|Reg4[24], Banco_reg:inst5|Reg5[24],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[24], Banco_reg:inst5|Reg7[24], Banco_reg:inst5|Reg8[24],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[24], Banco_reg:inst5|Reg10[24], Banco_reg:inst5|Reg11[24],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[24], Banco_reg:inst5|Reg13[24], Banco_reg:inst5|Reg14[24],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[24], Banco_reg:inst5|Reg16[24], Banco_reg:inst5|Reg17[24],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[24], Banco_reg:inst5|Reg19[24], Banco_reg:inst5|Reg20[24],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[24], Banco_reg:inst5|Reg22[24], Banco_reg:inst5|Reg23[24],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[24], Banco_reg:inst5|Reg25[24], Banco_reg:inst5|Reg26[24],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[24], Banco_reg:inst5|Reg28[24], Banco_reg:inst5|Reg29[24],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[24], Banco_reg:inst5|Reg31[24], Registrador:inst13|Saida[24],   ;
;                             ;                         ; Registrador:inst9|Saida[24]                                                           ;
; RegDesloc:inst28|temp[23]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[23], Banco_reg:inst5|Reg1[23], Banco_reg:inst5|Reg2[23],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[23], Banco_reg:inst5|Reg4[23], Banco_reg:inst5|Reg5[23],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[23], Banco_reg:inst5|Reg7[23], Banco_reg:inst5|Reg8[23],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[23], Banco_reg:inst5|Reg10[23], Banco_reg:inst5|Reg11[23],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[23], Banco_reg:inst5|Reg13[23], Banco_reg:inst5|Reg14[23],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[23], Banco_reg:inst5|Reg16[23], Banco_reg:inst5|Reg17[23],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[23], Banco_reg:inst5|Reg19[23], Banco_reg:inst5|Reg20[23],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[23], Banco_reg:inst5|Reg22[23], Banco_reg:inst5|Reg23[23],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[23], Banco_reg:inst5|Reg25[23], Banco_reg:inst5|Reg26[23],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[23], Banco_reg:inst5|Reg28[23], Banco_reg:inst5|Reg29[23],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[23], Banco_reg:inst5|Reg31[23], Registrador:inst13|Saida[23],   ;
;                             ;                         ; Registrador:inst9|Saida[23]                                                           ;
; RegDesloc:inst28|temp[22]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[22], Banco_reg:inst5|Reg1[22], Banco_reg:inst5|Reg2[22],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[22], Banco_reg:inst5|Reg4[22], Banco_reg:inst5|Reg5[22],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[22], Banco_reg:inst5|Reg7[22], Banco_reg:inst5|Reg8[22],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[22], Banco_reg:inst5|Reg10[22], Banco_reg:inst5|Reg11[22],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[22], Banco_reg:inst5|Reg13[22], Banco_reg:inst5|Reg14[22],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[22], Banco_reg:inst5|Reg16[22], Banco_reg:inst5|Reg17[22],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[22], Banco_reg:inst5|Reg19[22], Banco_reg:inst5|Reg20[22],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[22], Banco_reg:inst5|Reg22[22], Banco_reg:inst5|Reg23[22],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[22], Banco_reg:inst5|Reg25[22], Banco_reg:inst5|Reg26[22],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[22], Banco_reg:inst5|Reg28[22], Banco_reg:inst5|Reg29[22],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[22], Banco_reg:inst5|Reg31[22], Registrador:inst13|Saida[22],   ;
;                             ;                         ; Registrador:inst9|Saida[22]                                                           ;
; RegDesloc:inst28|temp[21]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[21], Banco_reg:inst5|Reg1[21], Banco_reg:inst5|Reg2[21],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[21], Banco_reg:inst5|Reg4[21], Banco_reg:inst5|Reg5[21],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[21], Banco_reg:inst5|Reg7[21], Banco_reg:inst5|Reg8[21],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[21], Banco_reg:inst5|Reg10[21], Banco_reg:inst5|Reg11[21],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[21], Banco_reg:inst5|Reg13[21], Banco_reg:inst5|Reg14[21],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[21], Banco_reg:inst5|Reg16[21], Banco_reg:inst5|Reg17[21],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[21], Banco_reg:inst5|Reg19[21], Banco_reg:inst5|Reg20[21],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[21], Banco_reg:inst5|Reg22[21], Banco_reg:inst5|Reg23[21],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[21], Banco_reg:inst5|Reg25[21], Banco_reg:inst5|Reg26[21],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[21], Banco_reg:inst5|Reg28[21], Banco_reg:inst5|Reg29[21],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[21], Banco_reg:inst5|Reg31[21], Registrador:inst13|Saida[21],   ;
;                             ;                         ; Registrador:inst9|Saida[21]                                                           ;
; RegDesloc:inst28|temp[20]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[20], Banco_reg:inst5|Reg1[20], Banco_reg:inst5|Reg2[20],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[20], Banco_reg:inst5|Reg4[20], Banco_reg:inst5|Reg5[20],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[20], Banco_reg:inst5|Reg7[20], Banco_reg:inst5|Reg8[20],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[20], Banco_reg:inst5|Reg10[20], Banco_reg:inst5|Reg11[20],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[20], Banco_reg:inst5|Reg13[20], Banco_reg:inst5|Reg14[20],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[20], Banco_reg:inst5|Reg16[20], Banco_reg:inst5|Reg17[20],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[20], Banco_reg:inst5|Reg19[20], Banco_reg:inst5|Reg20[20],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[20], Banco_reg:inst5|Reg22[20], Banco_reg:inst5|Reg23[20],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[20], Banco_reg:inst5|Reg25[20], Banco_reg:inst5|Reg26[20],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[20], Banco_reg:inst5|Reg28[20], Banco_reg:inst5|Reg29[20],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[20], Banco_reg:inst5|Reg31[20], Registrador:inst13|Saida[20],   ;
;                             ;                         ; Registrador:inst9|Saida[20]                                                           ;
; RegDesloc:inst28|temp[19]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[19], Banco_reg:inst5|Reg1[19], Banco_reg:inst5|Reg2[19],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[19], Banco_reg:inst5|Reg4[19], Banco_reg:inst5|Reg5[19],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[19], Banco_reg:inst5|Reg7[19], Banco_reg:inst5|Reg8[19],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[19], Banco_reg:inst5|Reg10[19], Banco_reg:inst5|Reg11[19],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[19], Banco_reg:inst5|Reg13[19], Banco_reg:inst5|Reg14[19],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[19], Banco_reg:inst5|Reg16[19], Banco_reg:inst5|Reg17[19],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[19], Banco_reg:inst5|Reg19[19], Banco_reg:inst5|Reg20[19],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[19], Banco_reg:inst5|Reg22[19], Banco_reg:inst5|Reg23[19],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[19], Banco_reg:inst5|Reg25[19], Banco_reg:inst5|Reg26[19],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[19], Banco_reg:inst5|Reg28[19], Banco_reg:inst5|Reg29[19],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[19], Banco_reg:inst5|Reg31[19], Registrador:inst13|Saida[19],   ;
;                             ;                         ; Registrador:inst9|Saida[19]                                                           ;
; RegDesloc:inst28|temp[18]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[18], Banco_reg:inst5|Reg1[18], Banco_reg:inst5|Reg2[18],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[18], Banco_reg:inst5|Reg4[18], Banco_reg:inst5|Reg5[18],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[18], Banco_reg:inst5|Reg7[18], Banco_reg:inst5|Reg8[18],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[18], Banco_reg:inst5|Reg10[18], Banco_reg:inst5|Reg11[18],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[18], Banco_reg:inst5|Reg13[18], Banco_reg:inst5|Reg14[18],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[18], Banco_reg:inst5|Reg16[18], Banco_reg:inst5|Reg17[18],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[18], Banco_reg:inst5|Reg19[18], Banco_reg:inst5|Reg20[18],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[18], Banco_reg:inst5|Reg22[18], Banco_reg:inst5|Reg23[18],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[18], Banco_reg:inst5|Reg25[18], Banco_reg:inst5|Reg26[18],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[18], Banco_reg:inst5|Reg28[18], Banco_reg:inst5|Reg29[18],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[18], Banco_reg:inst5|Reg31[18], Registrador:inst13|Saida[18],   ;
;                             ;                         ; Registrador:inst9|Saida[18]                                                           ;
; RegDesloc:inst28|temp[17]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[17], Banco_reg:inst5|Reg1[17], Banco_reg:inst5|Reg2[17],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[17], Banco_reg:inst5|Reg4[17], Banco_reg:inst5|Reg5[17],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[17], Banco_reg:inst5|Reg7[17], Banco_reg:inst5|Reg8[17],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[17], Banco_reg:inst5|Reg10[17], Banco_reg:inst5|Reg11[17],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[17], Banco_reg:inst5|Reg13[17], Banco_reg:inst5|Reg14[17],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[17], Banco_reg:inst5|Reg16[17], Banco_reg:inst5|Reg17[17],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[17], Banco_reg:inst5|Reg19[17], Banco_reg:inst5|Reg20[17],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[17], Banco_reg:inst5|Reg22[17], Banco_reg:inst5|Reg23[17],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[17], Banco_reg:inst5|Reg25[17], Banco_reg:inst5|Reg26[17],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[17], Banco_reg:inst5|Reg28[17], Banco_reg:inst5|Reg29[17],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[17], Banco_reg:inst5|Reg31[17], Registrador:inst13|Saida[17],   ;
;                             ;                         ; Registrador:inst9|Saida[17]                                                           ;
; RegDesloc:inst28|temp[16]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[16], Banco_reg:inst5|Reg1[16], Banco_reg:inst5|Reg2[16],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[16], Banco_reg:inst5|Reg4[16], Banco_reg:inst5|Reg5[16],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[16], Banco_reg:inst5|Reg7[16], Banco_reg:inst5|Reg8[16],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[16], Banco_reg:inst5|Reg10[16], Banco_reg:inst5|Reg11[16],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[16], Banco_reg:inst5|Reg13[16], Banco_reg:inst5|Reg14[16],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[16], Banco_reg:inst5|Reg16[16], Banco_reg:inst5|Reg17[16],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[16], Banco_reg:inst5|Reg19[16], Banco_reg:inst5|Reg20[16],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[16], Banco_reg:inst5|Reg22[16], Banco_reg:inst5|Reg23[16],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[16], Banco_reg:inst5|Reg25[16], Banco_reg:inst5|Reg26[16],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[16], Banco_reg:inst5|Reg28[16], Banco_reg:inst5|Reg29[16],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[16], Banco_reg:inst5|Reg31[16], Registrador:inst13|Saida[16],   ;
;                             ;                         ; Registrador:inst9|Saida[16]                                                           ;
; RegDesloc:inst28|temp[15]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[15], Banco_reg:inst5|Reg1[15], Banco_reg:inst5|Reg2[15],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[15], Banco_reg:inst5|Reg4[15], Banco_reg:inst5|Reg5[15],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[15], Banco_reg:inst5|Reg7[15], Banco_reg:inst5|Reg8[15],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[15], Banco_reg:inst5|Reg10[15], Banco_reg:inst5|Reg11[15],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[15], Banco_reg:inst5|Reg13[15], Banco_reg:inst5|Reg14[15],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[15], Banco_reg:inst5|Reg16[15], Banco_reg:inst5|Reg17[15],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[15], Banco_reg:inst5|Reg19[15], Banco_reg:inst5|Reg20[15],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[15], Banco_reg:inst5|Reg22[15], Banco_reg:inst5|Reg23[15],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[15], Banco_reg:inst5|Reg25[15], Banco_reg:inst5|Reg26[15],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[15], Banco_reg:inst5|Reg28[15], Banco_reg:inst5|Reg29[15],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[15], Banco_reg:inst5|Reg31[15], Registrador:inst13|Saida[15],   ;
;                             ;                         ; Registrador:inst9|Saida[15]                                                           ;
; RegDesloc:inst28|temp[14]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[14], Banco_reg:inst5|Reg1[14], Banco_reg:inst5|Reg2[14],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[14], Banco_reg:inst5|Reg4[14], Banco_reg:inst5|Reg5[14],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[14], Banco_reg:inst5|Reg7[14], Banco_reg:inst5|Reg8[14],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[14], Banco_reg:inst5|Reg10[14], Banco_reg:inst5|Reg11[14],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[14], Banco_reg:inst5|Reg13[14], Banco_reg:inst5|Reg14[14],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[14], Banco_reg:inst5|Reg16[14], Banco_reg:inst5|Reg17[14],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[14], Banco_reg:inst5|Reg19[14], Banco_reg:inst5|Reg20[14],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[14], Banco_reg:inst5|Reg22[14], Banco_reg:inst5|Reg23[14],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[14], Banco_reg:inst5|Reg25[14], Banco_reg:inst5|Reg26[14],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[14], Banco_reg:inst5|Reg28[14], Banco_reg:inst5|Reg29[14],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[14], Banco_reg:inst5|Reg31[14], Registrador:inst13|Saida[14],   ;
;                             ;                         ; Registrador:inst9|Saida[14]                                                           ;
; RegDesloc:inst28|temp[13]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[13], Banco_reg:inst5|Reg1[13], Banco_reg:inst5|Reg2[13],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[13], Banco_reg:inst5|Reg4[13], Banco_reg:inst5|Reg5[13],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[13], Banco_reg:inst5|Reg7[13], Banco_reg:inst5|Reg8[13],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[13], Banco_reg:inst5|Reg10[13], Banco_reg:inst5|Reg11[13],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[13], Banco_reg:inst5|Reg13[13], Banco_reg:inst5|Reg14[13],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[13], Banco_reg:inst5|Reg16[13], Banco_reg:inst5|Reg17[13],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[13], Banco_reg:inst5|Reg19[13], Banco_reg:inst5|Reg20[13],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[13], Banco_reg:inst5|Reg22[13], Banco_reg:inst5|Reg23[13],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[13], Banco_reg:inst5|Reg25[13], Banco_reg:inst5|Reg26[13],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[13], Banco_reg:inst5|Reg28[13], Banco_reg:inst5|Reg29[13],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[13], Banco_reg:inst5|Reg31[13], Registrador:inst13|Saida[13],   ;
;                             ;                         ; Registrador:inst9|Saida[13]                                                           ;
; RegDesloc:inst28|temp[12]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[12], Banco_reg:inst5|Reg1[12], Banco_reg:inst5|Reg2[12],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[12], Banco_reg:inst5|Reg4[12], Banco_reg:inst5|Reg5[12],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[12], Banco_reg:inst5|Reg7[12], Banco_reg:inst5|Reg8[12],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[12], Banco_reg:inst5|Reg10[12], Banco_reg:inst5|Reg11[12],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[12], Banco_reg:inst5|Reg13[12], Banco_reg:inst5|Reg14[12],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[12], Banco_reg:inst5|Reg16[12], Banco_reg:inst5|Reg17[12],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[12], Banco_reg:inst5|Reg19[12], Banco_reg:inst5|Reg20[12],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[12], Banco_reg:inst5|Reg22[12], Banco_reg:inst5|Reg23[12],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[12], Banco_reg:inst5|Reg25[12], Banco_reg:inst5|Reg26[12],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[12], Banco_reg:inst5|Reg28[12], Banco_reg:inst5|Reg29[12],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[12], Banco_reg:inst5|Reg31[12], Registrador:inst13|Saida[12],   ;
;                             ;                         ; Registrador:inst9|Saida[12]                                                           ;
; RegDesloc:inst28|temp[11]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[11], Banco_reg:inst5|Reg1[11], Banco_reg:inst5|Reg2[11],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[11], Banco_reg:inst5|Reg4[11], Banco_reg:inst5|Reg5[11],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[11], Banco_reg:inst5|Reg7[11], Banco_reg:inst5|Reg8[11],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[11], Banco_reg:inst5|Reg10[11], Banco_reg:inst5|Reg11[11],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[11], Banco_reg:inst5|Reg13[11], Banco_reg:inst5|Reg14[11],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[11], Banco_reg:inst5|Reg16[11], Banco_reg:inst5|Reg17[11],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[11], Banco_reg:inst5|Reg19[11], Banco_reg:inst5|Reg20[11],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[11], Banco_reg:inst5|Reg22[11], Banco_reg:inst5|Reg23[11],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[11], Banco_reg:inst5|Reg25[11], Banco_reg:inst5|Reg26[11],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[11], Banco_reg:inst5|Reg28[11], Banco_reg:inst5|Reg29[11],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[11], Banco_reg:inst5|Reg31[11], Registrador:inst13|Saida[11],   ;
;                             ;                         ; Registrador:inst9|Saida[11]                                                           ;
; RegDesloc:inst28|temp[10]   ; Stuck at GND            ; Banco_reg:inst5|Reg0[10], Banco_reg:inst5|Reg1[10], Banco_reg:inst5|Reg2[10],         ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[10], Banco_reg:inst5|Reg4[10], Banco_reg:inst5|Reg5[10],         ;
;                             ;                         ; Banco_reg:inst5|Reg6[10], Banco_reg:inst5|Reg7[10], Banco_reg:inst5|Reg8[10],         ;
;                             ;                         ; Banco_reg:inst5|Reg9[10], Banco_reg:inst5|Reg10[10], Banco_reg:inst5|Reg11[10],       ;
;                             ;                         ; Banco_reg:inst5|Reg12[10], Banco_reg:inst5|Reg13[10], Banco_reg:inst5|Reg14[10],      ;
;                             ;                         ; Banco_reg:inst5|Reg15[10], Banco_reg:inst5|Reg16[10], Banco_reg:inst5|Reg17[10],      ;
;                             ;                         ; Banco_reg:inst5|Reg18[10], Banco_reg:inst5|Reg19[10], Banco_reg:inst5|Reg20[10],      ;
;                             ;                         ; Banco_reg:inst5|Reg21[10], Banco_reg:inst5|Reg22[10], Banco_reg:inst5|Reg23[10],      ;
;                             ;                         ; Banco_reg:inst5|Reg24[10], Banco_reg:inst5|Reg25[10], Banco_reg:inst5|Reg26[10],      ;
;                             ;                         ; Banco_reg:inst5|Reg27[10], Banco_reg:inst5|Reg28[10], Banco_reg:inst5|Reg29[10],      ;
;                             ;                         ; Banco_reg:inst5|Reg30[10], Banco_reg:inst5|Reg31[10], Registrador:inst13|Saida[10],   ;
;                             ;                         ; Registrador:inst9|Saida[10]                                                           ;
; RegDesloc:inst28|temp[9]    ; Stuck at GND            ; Banco_reg:inst5|Reg0[9], Banco_reg:inst5|Reg1[9], Banco_reg:inst5|Reg2[9],            ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[9], Banco_reg:inst5|Reg4[9], Banco_reg:inst5|Reg5[9],            ;
;                             ;                         ; Banco_reg:inst5|Reg6[9], Banco_reg:inst5|Reg7[9], Banco_reg:inst5|Reg8[9],            ;
;                             ;                         ; Banco_reg:inst5|Reg9[9], Banco_reg:inst5|Reg10[9], Banco_reg:inst5|Reg11[9],          ;
;                             ;                         ; Banco_reg:inst5|Reg12[9], Banco_reg:inst5|Reg13[9], Banco_reg:inst5|Reg14[9],         ;
;                             ;                         ; Banco_reg:inst5|Reg15[9], Banco_reg:inst5|Reg16[9], Banco_reg:inst5|Reg17[9],         ;
;                             ;                         ; Banco_reg:inst5|Reg18[9], Banco_reg:inst5|Reg19[9], Banco_reg:inst5|Reg20[9],         ;
;                             ;                         ; Banco_reg:inst5|Reg21[9], Banco_reg:inst5|Reg22[9], Banco_reg:inst5|Reg23[9],         ;
;                             ;                         ; Banco_reg:inst5|Reg24[9], Banco_reg:inst5|Reg25[9], Banco_reg:inst5|Reg26[9],         ;
;                             ;                         ; Banco_reg:inst5|Reg27[9], Banco_reg:inst5|Reg28[9], Banco_reg:inst5|Reg29[9],         ;
;                             ;                         ; Banco_reg:inst5|Reg30[9], Banco_reg:inst5|Reg31[9], Registrador:inst13|Saida[9],      ;
;                             ;                         ; Registrador:inst9|Saida[9]                                                            ;
; RegDesloc:inst28|temp[8]    ; Stuck at GND            ; Banco_reg:inst5|Reg0[8], Banco_reg:inst5|Reg1[8], Banco_reg:inst5|Reg2[8],            ;
;                             ; due to stuck port clock ; Banco_reg:inst5|Reg3[8], Banco_reg:inst5|Reg4[8], Banco_reg:inst5|Reg5[8],            ;
;                             ;                         ; Banco_reg:inst5|Reg6[8], Banco_reg:inst5|Reg7[8], Banco_reg:inst5|Reg8[8],            ;
;                             ;                         ; Banco_reg:inst5|Reg9[8], Banco_reg:inst5|Reg10[8], Banco_reg:inst5|Reg11[8],          ;
;                             ;                         ; Banco_reg:inst5|Reg12[8], Banco_reg:inst5|Reg13[8], Banco_reg:inst5|Reg14[8],         ;
;                             ;                         ; Banco_reg:inst5|Reg15[8], Banco_reg:inst5|Reg16[8], Banco_reg:inst5|Reg17[8],         ;
;                             ;                         ; Banco_reg:inst5|Reg18[8], Banco_reg:inst5|Reg19[8], Banco_reg:inst5|Reg20[8],         ;
;                             ;                         ; Banco_reg:inst5|Reg21[8], Banco_reg:inst5|Reg22[8], Banco_reg:inst5|Reg23[8],         ;
;                             ;                         ; Banco_reg:inst5|Reg24[8], Banco_reg:inst5|Reg25[8], Banco_reg:inst5|Reg26[8],         ;
;                             ;                         ; Banco_reg:inst5|Reg27[8], Banco_reg:inst5|Reg28[8], Banco_reg:inst5|Reg29[8],         ;
;                             ;                         ; Banco_reg:inst5|Reg30[8], Banco_reg:inst5|Reg31[8], Registrador:inst13|Saida[8],      ;
;                             ;                         ; Registrador:inst9|Saida[8]                                                            ;
; Registrador:inst19|Saida[7] ; Stuck at GND            ; Banco_reg:inst5|Reg0[7], Banco_reg:inst5|Reg1[7], Banco_reg:inst5|Reg2[7],            ;
;                             ; due to stuck port clear ; Banco_reg:inst5|Reg3[7], Banco_reg:inst5|Reg4[7], Banco_reg:inst5|Reg5[7],            ;
;                             ;                         ; Banco_reg:inst5|Reg6[7], Banco_reg:inst5|Reg7[7], Banco_reg:inst5|Reg8[7],            ;
;                             ;                         ; Banco_reg:inst5|Reg9[7], Banco_reg:inst5|Reg10[7], Banco_reg:inst5|Reg11[7],          ;
;                             ;                         ; Banco_reg:inst5|Reg12[7], Banco_reg:inst5|Reg13[7], Banco_reg:inst5|Reg14[7],         ;
;                             ;                         ; Banco_reg:inst5|Reg15[7], Banco_reg:inst5|Reg16[7], Banco_reg:inst5|Reg17[7],         ;
;                             ;                         ; Banco_reg:inst5|Reg18[7], Banco_reg:inst5|Reg19[7], Banco_reg:inst5|Reg20[7],         ;
;                             ;                         ; Banco_reg:inst5|Reg21[7], Banco_reg:inst5|Reg22[7], Banco_reg:inst5|Reg23[7],         ;
;                             ;                         ; Banco_reg:inst5|Reg24[7], Banco_reg:inst5|Reg25[7], Banco_reg:inst5|Reg26[7],         ;
;                             ;                         ; Banco_reg:inst5|Reg27[7], Banco_reg:inst5|Reg28[7], Banco_reg:inst5|Reg29[7],         ;
;                             ;                         ; Banco_reg:inst5|Reg30[7], Banco_reg:inst5|Reg31[7], Registrador:inst9|Saida[7]        ;
; Registrador:inst19|Saida[6] ; Stuck at GND            ; Banco_reg:inst5|Reg0[6], Banco_reg:inst5|Reg1[6], Banco_reg:inst5|Reg2[6],            ;
;                             ; due to stuck port clear ; Banco_reg:inst5|Reg3[6], Banco_reg:inst5|Reg4[6], Banco_reg:inst5|Reg5[6],            ;
;                             ;                         ; Banco_reg:inst5|Reg6[6], Banco_reg:inst5|Reg7[6], Banco_reg:inst5|Reg8[6],            ;
;                             ;                         ; Banco_reg:inst5|Reg9[6], Banco_reg:inst5|Reg10[6], Banco_reg:inst5|Reg11[6],          ;
;                             ;                         ; Banco_reg:inst5|Reg12[6], Banco_reg:inst5|Reg13[6], Banco_reg:inst5|Reg14[6],         ;
;                             ;                         ; Banco_reg:inst5|Reg15[6], Banco_reg:inst5|Reg16[6], Banco_reg:inst5|Reg17[6],         ;
;                             ;                         ; Banco_reg:inst5|Reg18[6], Banco_reg:inst5|Reg19[6], Banco_reg:inst5|Reg20[6],         ;
;                             ;                         ; Banco_reg:inst5|Reg21[6], Banco_reg:inst5|Reg22[6], Banco_reg:inst5|Reg23[6],         ;
;                             ;                         ; Banco_reg:inst5|Reg24[6], Banco_reg:inst5|Reg25[6], Banco_reg:inst5|Reg26[6],         ;
;                             ;                         ; Banco_reg:inst5|Reg27[6], Banco_reg:inst5|Reg28[6], Banco_reg:inst5|Reg29[6],         ;
;                             ;                         ; Banco_reg:inst5|Reg30[6], Banco_reg:inst5|Reg31[6], Registrador:inst9|Saida[6]        ;
; Registrador:inst19|Saida[5] ; Stuck at GND            ; Banco_reg:inst5|Reg0[5], Banco_reg:inst5|Reg1[5], Banco_reg:inst5|Reg2[5],            ;
;                             ; due to stuck port clear ; Banco_reg:inst5|Reg3[5], Banco_reg:inst5|Reg4[5], Banco_reg:inst5|Reg5[5],            ;
;                             ;                         ; Banco_reg:inst5|Reg6[5], Banco_reg:inst5|Reg7[5], Banco_reg:inst5|Reg8[5],            ;
;                             ;                         ; Banco_reg:inst5|Reg9[5], Banco_reg:inst5|Reg10[5], Banco_reg:inst5|Reg11[5],          ;
;                             ;                         ; Banco_reg:inst5|Reg12[5], Banco_reg:inst5|Reg13[5], Banco_reg:inst5|Reg14[5],         ;
;                             ;                         ; Banco_reg:inst5|Reg15[5], Banco_reg:inst5|Reg16[5], Banco_reg:inst5|Reg17[5],         ;
;                             ;                         ; Banco_reg:inst5|Reg18[5], Banco_reg:inst5|Reg19[5], Banco_reg:inst5|Reg20[5],         ;
;                             ;                         ; Banco_reg:inst5|Reg21[5], Banco_reg:inst5|Reg22[5], Banco_reg:inst5|Reg23[5],         ;
;                             ;                         ; Banco_reg:inst5|Reg24[5], Banco_reg:inst5|Reg25[5], Banco_reg:inst5|Reg26[5],         ;
;                             ;                         ; Banco_reg:inst5|Reg27[5], Banco_reg:inst5|Reg28[5], Banco_reg:inst5|Reg29[5],         ;
;                             ;                         ; Banco_reg:inst5|Reg30[5], Banco_reg:inst5|Reg31[5], Registrador:inst9|Saida[5]        ;
; Registrador:inst19|Saida[4] ; Stuck at GND            ; Banco_reg:inst5|Reg0[4], Banco_reg:inst5|Reg1[4], Banco_reg:inst5|Reg2[4],            ;
;                             ; due to stuck port clear ; Banco_reg:inst5|Reg3[4], Banco_reg:inst5|Reg4[4], Banco_reg:inst5|Reg5[4],            ;
;                             ;                         ; Banco_reg:inst5|Reg6[4], Banco_reg:inst5|Reg7[4], Banco_reg:inst5|Reg8[4],            ;
;                             ;                         ; Banco_reg:inst5|Reg9[4], Banco_reg:inst5|Reg10[4], Banco_reg:inst5|Reg11[4],          ;
;                             ;                         ; Banco_reg:inst5|Reg12[4], Banco_reg:inst5|Reg13[4], Banco_reg:inst5|Reg14[4],         ;
;                             ;                         ; Banco_reg:inst5|Reg15[4], Banco_reg:inst5|Reg16[4], Banco_reg:inst5|Reg17[4],         ;
;                             ;                         ; Banco_reg:inst5|Reg18[4], Banco_reg:inst5|Reg19[4], Banco_reg:inst5|Reg20[4],         ;
;                             ;                         ; Banco_reg:inst5|Reg21[4], Banco_reg:inst5|Reg22[4], Banco_reg:inst5|Reg23[4],         ;
;                             ;                         ; Banco_reg:inst5|Reg24[4], Banco_reg:inst5|Reg25[4], Banco_reg:inst5|Reg26[4],         ;
;                             ;                         ; Banco_reg:inst5|Reg27[4], Banco_reg:inst5|Reg28[4], Banco_reg:inst5|Reg29[4],         ;
;                             ;                         ; Banco_reg:inst5|Reg30[4], Banco_reg:inst5|Reg31[4], Registrador:inst9|Saida[4]        ;
; Registrador:inst19|Saida[3] ; Stuck at GND            ; Banco_reg:inst5|Reg0[3], Banco_reg:inst5|Reg1[3], Banco_reg:inst5|Reg2[3],            ;
;                             ; due to stuck port clear ; Banco_reg:inst5|Reg3[3], Banco_reg:inst5|Reg4[3], Banco_reg:inst5|Reg5[3],            ;
;                             ;                         ; Banco_reg:inst5|Reg6[3], Banco_reg:inst5|Reg7[3], Banco_reg:inst5|Reg8[3],            ;
;                             ;                         ; Banco_reg:inst5|Reg9[3], Banco_reg:inst5|Reg10[3], Banco_reg:inst5|Reg11[3],          ;
;                             ;                         ; Banco_reg:inst5|Reg12[3], Banco_reg:inst5|Reg13[3], Banco_reg:inst5|Reg14[3],         ;
;                             ;                         ; Banco_reg:inst5|Reg15[3], Banco_reg:inst5|Reg16[3], Banco_reg:inst5|Reg17[3],         ;
;                             ;                         ; Banco_reg:inst5|Reg18[3], Banco_reg:inst5|Reg19[3], Banco_reg:inst5|Reg20[3],         ;
;                             ;                         ; Banco_reg:inst5|Reg21[3], Banco_reg:inst5|Reg22[3], Banco_reg:inst5|Reg23[3],         ;
;                             ;                         ; Banco_reg:inst5|Reg24[3], Banco_reg:inst5|Reg25[3], Banco_reg:inst5|Reg26[3],         ;
;                             ;                         ; Banco_reg:inst5|Reg27[3], Banco_reg:inst5|Reg28[3], Banco_reg:inst5|Reg29[3],         ;
;                             ;                         ; Banco_reg:inst5|Reg30[3], Banco_reg:inst5|Reg31[3], Registrador:inst9|Saida[3]        ;
; Registrador:inst19|Saida[2] ; Stuck at GND            ; Banco_reg:inst5|Reg0[2], Banco_reg:inst5|Reg1[2], Banco_reg:inst5|Reg2[2],            ;
;                             ; due to stuck port clear ; Banco_reg:inst5|Reg3[2], Banco_reg:inst5|Reg4[2], Banco_reg:inst5|Reg5[2],            ;
;                             ;                         ; Banco_reg:inst5|Reg6[2], Banco_reg:inst5|Reg7[2], Banco_reg:inst5|Reg8[2],            ;
;                             ;                         ; Banco_reg:inst5|Reg9[2], Banco_reg:inst5|Reg10[2], Banco_reg:inst5|Reg11[2],          ;
;                             ;                         ; Banco_reg:inst5|Reg12[2], Banco_reg:inst5|Reg13[2], Banco_reg:inst5|Reg14[2],         ;
;                             ;                         ; Banco_reg:inst5|Reg15[2], Banco_reg:inst5|Reg16[2], Banco_reg:inst5|Reg17[2],         ;
;                             ;                         ; Banco_reg:inst5|Reg18[2], Banco_reg:inst5|Reg19[2], Banco_reg:inst5|Reg20[2],         ;
;                             ;                         ; Banco_reg:inst5|Reg21[2], Banco_reg:inst5|Reg22[2], Banco_reg:inst5|Reg23[2],         ;
;                             ;                         ; Banco_reg:inst5|Reg24[2], Banco_reg:inst5|Reg25[2], Banco_reg:inst5|Reg26[2],         ;
;                             ;                         ; Banco_reg:inst5|Reg27[2], Banco_reg:inst5|Reg28[2], Banco_reg:inst5|Reg29[2],         ;
;                             ;                         ; Banco_reg:inst5|Reg30[2], Banco_reg:inst5|Reg31[2], Registrador:inst9|Saida[2]        ;
; Registrador:inst19|Saida[1] ; Stuck at GND            ; Banco_reg:inst5|Reg0[1], Banco_reg:inst5|Reg1[1], Banco_reg:inst5|Reg2[1],            ;
;                             ; due to stuck port clear ; Banco_reg:inst5|Reg3[1], Banco_reg:inst5|Reg4[1], Banco_reg:inst5|Reg5[1],            ;
;                             ;                         ; Banco_reg:inst5|Reg6[1], Banco_reg:inst5|Reg7[1], Banco_reg:inst5|Reg8[1],            ;
;                             ;                         ; Banco_reg:inst5|Reg9[1], Banco_reg:inst5|Reg10[1], Banco_reg:inst5|Reg11[1],          ;
;                             ;                         ; Banco_reg:inst5|Reg12[1], Banco_reg:inst5|Reg13[1], Banco_reg:inst5|Reg14[1],         ;
;                             ;                         ; Banco_reg:inst5|Reg15[1], Banco_reg:inst5|Reg16[1], Banco_reg:inst5|Reg17[1],         ;
;                             ;                         ; Banco_reg:inst5|Reg18[1], Banco_reg:inst5|Reg19[1], Banco_reg:inst5|Reg20[1],         ;
;                             ;                         ; Banco_reg:inst5|Reg21[1], Banco_reg:inst5|Reg22[1], Banco_reg:inst5|Reg23[1],         ;
;                             ;                         ; Banco_reg:inst5|Reg24[1], Banco_reg:inst5|Reg25[1], Banco_reg:inst5|Reg26[1],         ;
;                             ;                         ; Banco_reg:inst5|Reg27[1], Banco_reg:inst5|Reg28[1], Banco_reg:inst5|Reg29[1],         ;
;                             ;                         ; Banco_reg:inst5|Reg30[1], Banco_reg:inst5|Reg31[1], Registrador:inst9|Saida[1]        ;
; Registrador:inst19|Saida[0] ; Stuck at GND            ; Banco_reg:inst5|Reg0[0], Banco_reg:inst5|Reg1[0], Banco_reg:inst5|Reg2[0],            ;
;                             ; due to stuck port clear ; Banco_reg:inst5|Reg3[0], Banco_reg:inst5|Reg4[0], Banco_reg:inst5|Reg5[0],            ;
;                             ;                         ; Banco_reg:inst5|Reg6[0], Banco_reg:inst5|Reg7[0], Banco_reg:inst5|Reg8[0],            ;
;                             ;                         ; Banco_reg:inst5|Reg9[0], Banco_reg:inst5|Reg10[0], Banco_reg:inst5|Reg11[0],          ;
;                             ;                         ; Banco_reg:inst5|Reg12[0], Banco_reg:inst5|Reg13[0], Banco_reg:inst5|Reg14[0],         ;
;                             ;                         ; Banco_reg:inst5|Reg15[0], Banco_reg:inst5|Reg16[0], Banco_reg:inst5|Reg17[0],         ;
;                             ;                         ; Banco_reg:inst5|Reg18[0], Banco_reg:inst5|Reg19[0], Banco_reg:inst5|Reg20[0],         ;
;                             ;                         ; Banco_reg:inst5|Reg21[0], Banco_reg:inst5|Reg22[0], Banco_reg:inst5|Reg23[0],         ;
;                             ;                         ; Banco_reg:inst5|Reg24[0], Banco_reg:inst5|Reg25[0], Banco_reg:inst5|Reg26[0],         ;
;                             ;                         ; Banco_reg:inst5|Reg27[0], Banco_reg:inst5|Reg28[0], Banco_reg:inst5|Reg29[0],         ;
;                             ;                         ; Banco_reg:inst5|Reg30[0], Banco_reg:inst5|Reg31[0], Registrador:inst9|Saida[0]        ;
; Registrador:inst8|Saida[30] ; Stuck at GND            ; Registrador:inst|Saida[30]                                                            ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[29] ; Stuck at GND            ; Registrador:inst|Saida[29]                                                            ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[28] ; Stuck at GND            ; Registrador:inst|Saida[28]                                                            ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[27] ; Stuck at GND            ; Registrador:inst|Saida[27]                                                            ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[26] ; Stuck at GND            ; Registrador:inst|Saida[26]                                                            ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[25] ; Stuck at GND            ; Registrador:inst|Saida[25]                                                            ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[24] ; Stuck at GND            ; Registrador:inst|Saida[24]                                                            ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[23] ; Stuck at GND            ; Registrador:inst|Saida[23]                                                            ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[15] ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[15]                                                         ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[14] ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[14]                                                         ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[13] ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[13]                                                         ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[12] ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[12]                                                         ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[11] ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[11]                                                         ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[10] ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[10]                                                         ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[9]  ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[9]                                                          ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[8]  ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[8]                                                          ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[7]  ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[7]                                                          ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[6]  ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[6]                                                          ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[5]  ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[5]                                                          ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[4]  ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[4]                                                          ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[3]  ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[3]                                                          ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[2]  ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[2]                                                          ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[1]  ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[1]                                                          ;
;                             ; due to stuck port clear ;                                                                                       ;
; Registrador:inst8|Saida[0]  ; Stuck at GND            ; Instr_Reg:inst3|Instr15_0[0]                                                          ;
;                             ; due to stuck port clear ;                                                                                       ;
+-----------------------------+-------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                  ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                  ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                  ;
; LPM_INDATA             ; REGISTERED     ; Untyped                         ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                         ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                         ;
; LPM_FILE               ; instrucoes.mif ; Untyped                         ;
; USE_EAB                ; ON             ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone II     ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_One ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                           ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                           ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                           ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                  ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                  ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                  ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                  ;
; USE_EAB                ; ON             ; Untyped                                  ;
; DEVICE_FAMILY          ; Cyclone II     ; Untyped                                  ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_Two ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                           ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                           ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                           ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                  ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                  ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                  ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                  ;
; USE_EAB                ; ON             ; Untyped                                  ;
; DEVICE_FAMILY          ; Cyclone II     ; Untyped                                  ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_Three ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                             ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                             ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                             ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                    ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                    ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                    ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                    ;
; USE_EAB                ; ON             ; Untyped                                    ;
; DEVICE_FAMILY          ; Cyclone II     ; Untyped                                    ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Oct 19 10:15:48 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pojeto2 -c pojeto2
Info: Found 1 design units, including 1 entities, in source file aluout.v
    Info: Found entity 1: ALUOut
Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd
    Info: Found design unit 1: Banco_reg-behavioral_arch
    Info: Found entity 1: Banco_reg
Info: Found 1 design units, including 1 entities, in source file caixalui.v
    Info: Found entity 1: CaixaLui
Info: Found 1 design units, including 1 entities, in source file controle.v
    Info: Found entity 1: Controle
Info: Found 1 design units, including 1 entities, in source file cpu.bdf
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file div.v
    Info: Found entity 1: Div
Info: Found 1 design units, including 1 entities, in source file epc.v
    Info: Found entity 1: EPC
Info: Found 1 design units, including 1 entities, in source file extensorbits1.v
    Info: Found entity 1: ExtensorBits1
Info: Found 1 design units, including 1 entities, in source file extensorsinal16.v
    Info: Found entity 1: ExtensorSinal16
Info: Found 1 design units, including 1 entities, in source file extensorsinal26.v
    Info: Found entity 1: ExtensorSinal26
Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd
    Info: Found design unit 1: Instr_Reg-behavioral_arch
    Info: Found entity 1: Instr_Reg
Info: Found 1 design units, including 1 entities, in source file j20b.v
    Info: Found entity 1: J20B
Info: Found 1 design units, including 1 entities, in source file j26b.v
    Info: Found entity 1: J26B
Info: Found 1 design units, including 1 entities, in source file juncao.v
    Info: Found entity 1: Juncao
Info: Found 3 design units, including 1 entities, in source file memoria.vhd
    Info: Found design unit 1: ram_constants
    Info: Found design unit 2: Memoria-behavioral_arch
    Info: Found entity 1: Memoria
Info: Found 1 design units, including 1 entities, in source file mult.v
    Info: Found entity 1: Mult
Info: Found 1 design units, including 1 entities, in source file muxhi.v
    Info: Found entity 1: MuxHi
Info: Found 1 design units, including 1 entities, in source file muxhilo.v
    Info: Found entity 1: MuxHiLo
Info: Found 1 design units, including 1 entities, in source file muxlo.v
    Info: Found entity 1: MuxLo
Info: Found 1 design units, including 1 entities, in source file muxmdr.v
    Info: Found entity 1: MuxMDR
Info: Found 1 design units, including 1 entities, in source file muxmemoriaendereco.v
    Info: Found entity 1: MuxMemoriaEndereco
Info: Found 1 design units, including 1 entities, in source file muxpc.v
    Info: Found entity 1: MuxPC
Info: Found 1 design units, including 1 entities, in source file muxpcwritecond.v
    Info: Found entity 1: MuxPCWriteCond
Info: Found 1 design units, including 1 entities, in source file muxregdesl.v
    Info: Found entity 1: MuxRegDesl
Info: Found 1 design units, including 1 entities, in source file muxula1.v
    Info: Found entity 1: MuxULA1
Warning (10229): Verilog HDL Expression warning at MuxULA2.v(14): truncated literal to match 3 bits
Info: Found 1 design units, including 1 entities, in source file muxula2.v
    Info: Found entity 1: MuxULA2
Info: Found 1 design units, including 1 entities, in source file muxwritedata.v
    Info: Found entity 1: MUXWriteData
Info: Found 1 design units, including 1 entities, in source file muxwriter.v
    Info: Found entity 1: MuxWriteR
Info: Found 1 design units, including 1 entities, in source file muxxmemoriadado.v
    Info: Found entity 1: MuxxMemoriaDado
Info: Found 1 design units, including 1 entities, in source file pc.v
    Info: Found entity 1: PC
Info: Found 1 design units, including 1 entities, in source file pccond.v
    Info: Found entity 1: PCCond
Info: Found 1 design units, including 1 entities, in source file quantidadedebits.v
    Info: Found entity 1: QuantidadeDeBits
Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd
    Info: Found design unit 1: RegDesloc-behavioral_arch
    Info: Found entity 1: RegDesloc
Info: Found 2 design units, including 1 entities, in source file registrador.vhd
    Info: Found design unit 1: Registrador-behavioral_arch
    Info: Found entity 1: Registrador
Info: Found 1 design units, including 1 entities, in source file shiftleft28.v
    Info: Found entity 1: ShiftLeft28
Info: Found 1 design units, including 1 entities, in source file shiftleft32.v
    Info: Found entity 1: ShiftLeft32
Info: Found 2 design units, including 1 entities, in source file ula32.vhd
    Info: Found design unit 1: Ula32-behavioral
    Info: Found entity 1: Ula32
Info: Elaborating entity "CPU" for the top level hierarchy
Warning: Port "Clk" of type RegDesloc and instance "inst28" is missing source signal
Info: Elaborating entity "Registrador" for hierarchy "Registrador:inst"
Info: Elaborating entity "Controle" for hierarchy "Controle:inst21"
Warning (10230): Verilog HDL assignment warning at Controle.v(70): truncated value with size 3 to match size of target (1)
Warning (10270): Verilog HDL Case Statement warning at Controle.v(50): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at Controle.v(50): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "AReset", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "PCReset", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "InstRegReset", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "BancoRegReset", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "BReset", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "ALUOutReset", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "HiReset", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "LoReset", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "MuxULA1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "MuxULA2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "MuxMemoriaEnd", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "ALUControl", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "MemRead", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "PCWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controle.v(50): inferring latch(es) for variable "IRWrite", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "PCWriteCond[0]" at Controle.v(4) has no driver
Warning (10034): Output port "PCWriteCondMux" at Controle.v(5) has no driver
Warning (10034): Output port "MuxBranch" at Controle.v(6) has no driver
Warning (10034): Output port "RegWrite[0]" at Controle.v(9) has no driver
Warning (10034): Output port "RegDst" at Controle.v(10) has no driver
Warning (10034): Output port "ALUOutControl[0]" at Controle.v(13) has no driver
Warning (10034): Output port "DivControl[0]" at Controle.v(14) has no driver
Warning (10034): Output port "MuxMemoriaDado" at Controle.v(16) has no driver
Warning (10034): Output port "AControl[0]" at Controle.v(17) has no driver
Warning (10034): Output port "BControl[0]" at Controle.v(18) has no driver
Warning (10034): Output port "EPCCont[0]" at Controle.v(19) has no driver
Warning (10034): Output port "MultControl[0]" at Controle.v(20) has no driver
Warning (10034): Output port "RDControl" at Controle.v(21) has no driver
Warning (10034): Output port "MuxRD[0]" at Controle.v(22) has no driver
Warning (10034): Output port "MuxSaidaLO[0]" at Controle.v(23) has no driver
Warning (10034): Output port "MuxSaidaHI[0]" at Controle.v(24) has no driver
Warning (10034): Output port "ContShifts" at Controle.v(25) has no driver
Warning (10034): Output port "MuxWriteData" at Controle.v(26) has no driver
Warning (10034): Output port "MuxHILO[0]" at Controle.v(27) has no driver
Warning (10034): Output port "LuiControl[0]" at Controle.v(28) has no driver
Warning (10034): Output port "MuxMDR[0]" at Controle.v(29) has no driver
Warning (10034): Output port "ControleBits" at Controle.v(30) has no driver
Warning (10034): Output port "CHi[0]" at Controle.v(31) has no driver
Warning (10034): Output port "CLo[0]" at Controle.v(32) has no driver
Warning (10034): Output port "MDRReset[0]" at Controle.v(42) has no driver
Warning (10034): Output port "RegDReset[0]" at Controle.v(43) has no driver
Warning (10034): Output port "MDRControl[0]" at Controle.v(44) has no driver
Info (10041): Inferred latch for "IRWrite[0]" at Controle.v(50)
Info (10041): Inferred latch for "PCWrite[0]" at Controle.v(50)
Info (10041): Inferred latch for "MemRead[0]" at Controle.v(50)
Info (10041): Inferred latch for "ALUControl[0]" at Controle.v(50)
Info (10041): Inferred latch for "ALUControl[1]" at Controle.v(50)
Info (10041): Inferred latch for "ALUControl[2]" at Controle.v(50)
Info (10041): Inferred latch for "MuxMemoriaEnd[0]" at Controle.v(50)
Info (10041): Inferred latch for "MuxMemoriaEnd[1]" at Controle.v(50)
Info (10041): Inferred latch for "MuxMemoriaEnd[2]" at Controle.v(50)
Info (10041): Inferred latch for "MuxULA2[0]" at Controle.v(50)
Info (10041): Inferred latch for "MuxULA2[1]" at Controle.v(50)
Info (10041): Inferred latch for "MuxULA2[2]" at Controle.v(50)
Info (10041): Inferred latch for "MuxULA1[0]" at Controle.v(50)
Info (10041): Inferred latch for "MuxULA1[1]" at Controle.v(50)
Info (10041): Inferred latch for "MuxULA1[2]" at Controle.v(50)
Info (10041): Inferred latch for "state.00000000000000000000000000000100" at Controle.v(50)
Info (10041): Inferred latch for "state.00000000000000000000000000000011" at Controle.v(50)
Info (10041): Inferred latch for "state.00000000000000000000000000000010" at Controle.v(50)
Info (10041): Inferred latch for "state.00000000000000000000000000000001" at Controle.v(50)
Info (10041): Inferred latch for "state.00000000000000000000000000000000" at Controle.v(50)
Info (10041): Inferred latch for "LoReset[0]" at Controle.v(50)
Info (10041): Inferred latch for "HiReset[0]" at Controle.v(50)
Info (10041): Inferred latch for "ALUOutReset[0]" at Controle.v(50)
Info (10041): Inferred latch for "BReset[0]" at Controle.v(50)
Info (10041): Inferred latch for "BancoRegReset[0]" at Controle.v(50)
Info (10041): Inferred latch for "InstRegReset[0]" at Controle.v(50)
Info (10041): Inferred latch for "PCReset[0]" at Controle.v(50)
Info (10041): Inferred latch for "AReset[0]" at Controle.v(50)
Info: Elaborating entity "Instr_Reg" for hierarchy "Instr_Reg:inst3"
Info: Elaborating entity "Memoria" for hierarchy "Memoria:inst2"
Info: Elaborating entity "LPM_RAM_DQ" for hierarchy "Memoria:inst2|LPM_RAM_DQ:MEM"
Info: Elaborated megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM"
Info: Instantiated megafunction "Memoria:inst2|LPM_RAM_DQ:MEM" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "instrucoes.mif"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info: Parameter "USE_EAB" = "ON"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altram" for hierarchy "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram", which is child of megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM"
Info: Elaborating entity "altsyncram" for hierarchy "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e1a1.tdf
    Info: Found entity 1: altsyncram_e1a1
Info: Elaborating entity "altsyncram_e1a1" for hierarchy "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated"
Info: Elaborating entity "MuxMemoriaEndereco" for hierarchy "MuxMemoriaEndereco:inst1"
Warning (10270): Verilog HDL Case Statement warning at MuxMemoriaEndereco.v(8): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxMemoriaEndereco.v(8): inferring latch(es) for variable "MuxMemFio", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MuxMemFio[0]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[1]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[2]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[3]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[4]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[5]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[6]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[7]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[8]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[9]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[10]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[11]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[12]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[13]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[14]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[15]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[16]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[17]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[18]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[19]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[20]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[21]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[22]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[23]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[24]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[25]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[26]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[27]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[28]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[29]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[30]" at MuxMemoriaEndereco.v(8)
Info (10041): Inferred latch for "MuxMemFio[31]" at MuxMemoriaEndereco.v(8)
Info: Elaborating entity "Ula32" for hierarchy "Ula32:inst12"
Info: Elaborating entity "MuxULA1" for hierarchy "MuxULA1:inst10"
Warning (10270): Verilog HDL Case Statement warning at MuxULA1.v(5): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxULA1.v(5): inferring latch(es) for variable "MuxULA1Fio", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MuxULA1Fio[0]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[1]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[2]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[3]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[4]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[5]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[6]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[7]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[8]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[9]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[10]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[11]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[12]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[13]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[14]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[15]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[16]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[17]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[18]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[19]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[20]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[21]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[22]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[23]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[24]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[25]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[26]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[27]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[28]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[29]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[30]" at MuxULA1.v(5)
Info (10041): Inferred latch for "MuxULA1Fio[31]" at MuxULA1.v(5)
Info: Elaborating entity "Banco_reg" for hierarchy "Banco_reg:inst5"
Info: Elaborating entity "MUXWriteData" for hierarchy "MUXWriteData:inst32"
Warning (10270): Verilog HDL Case Statement warning at MUXWriteData.v(7): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MUXWriteData.v(7): inferring latch(es) for variable "WriteDataFio", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "WriteDataFio[0]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[1]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[2]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[3]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[4]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[5]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[6]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[7]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[8]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[9]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[10]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[11]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[12]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[13]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[14]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[15]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[16]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[17]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[18]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[19]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[20]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[21]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[22]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[23]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[24]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[25]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[26]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[27]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[28]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[29]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[30]" at MUXWriteData.v(7)
Info (10041): Inferred latch for "WriteDataFio[31]" at MUXWriteData.v(7)
Info: Elaborating entity "EPC" for hierarchy "EPC:inst35"
Warning (10270): Verilog HDL Case Statement warning at EPC.v(5): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at EPC.v(5): inferring latch(es) for variable "EPCFio", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "EPCFio[0]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[1]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[2]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[3]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[4]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[5]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[6]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[7]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[8]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[9]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[10]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[11]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[12]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[13]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[14]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[15]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[16]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[17]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[18]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[19]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[20]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[21]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[22]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[23]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[24]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[25]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[26]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[27]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[28]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[29]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[30]" at EPC.v(5)
Info (10041): Inferred latch for "EPCFio[31]" at EPC.v(5)
Info: Elaborating entity "CaixaLui" for hierarchy "CaixaLui:inst31"
Info (10041): Inferred latch for "LuiFio[0]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[1]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[2]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[3]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[4]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[5]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[6]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[7]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[8]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[9]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[10]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[11]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[12]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[13]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[14]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[15]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[16]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[17]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[18]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[19]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[20]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[21]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[22]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[23]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[24]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[25]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[26]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[27]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[28]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[29]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[30]" at CaixaLui.v(3)
Info (10041): Inferred latch for "LuiFio[31]" at CaixaLui.v(3)
Info: Elaborating entity "MuxMDR" for hierarchy "MuxMDR:inst27"
Info: Elaborating entity "ExtensorSinal16" for hierarchy "ExtensorSinal16:inst36"
Info: Elaborating entity "QuantidadeDeBits" for hierarchy "QuantidadeDeBits:inst24"
Warning (10270): Verilog HDL Case Statement warning at QuantidadeDeBits.v(5): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at QuantidadeDeBits.v(5): inferring latch(es) for variable "QtdBitsDadoFio", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "QtdBitsDadoFio[0]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[1]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[2]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[3]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[4]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[5]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[6]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[7]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[8]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[9]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[10]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[11]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[12]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[13]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[14]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[15]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[16]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[17]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[18]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[19]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[20]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[21]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[22]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[23]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[24]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[25]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[26]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[27]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[28]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[29]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[30]" at QuantidadeDeBits.v(5)
Info (10041): Inferred latch for "QtdBitsDadoFio[31]" at QuantidadeDeBits.v(5)
Info: Elaborating entity "ExtensorBits1" for hierarchy "ExtensorBits1:inst34"
Info: Elaborating entity "MuxHiLo" for hierarchy "MuxHiLo:inst18"
Info: Elaborating entity "MuxHi" for hierarchy "MuxHi:inst15"
Info: Elaborating entity "Div" for hierarchy "Div:inst46"
Info: Elaborating entity "Mult" for hierarchy "Mult:inst45"
Info: Elaborating entity "MuxLo" for hierarchy "MuxLo:inst17"
Info: Elaborating entity "RegDesloc" for hierarchy "RegDesloc:inst28"
Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "MuxULA2" for hierarchy "MuxULA2:inst11"
Warning (10270): Verilog HDL Case Statement warning at MuxULA2.v(6): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxULA2.v(6): inferring latch(es) for variable "MuxULA2Fio", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MuxULA2Fio[0]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[1]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[2]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[3]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[4]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[5]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[6]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[7]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[8]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[9]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[10]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[11]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[12]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[13]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[14]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[15]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[16]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[17]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[18]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[19]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[20]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[21]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[22]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[23]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[24]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[25]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[26]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[27]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[28]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[29]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[30]" at MuxULA2.v(6)
Info (10041): Inferred latch for "MuxULA2Fio[31]" at MuxULA2.v(6)
Info: Elaborating entity "ShiftLeft32" for hierarchy "ShiftLeft32:inst38"
Info: Elaborating entity "MuxRegDesl" for hierarchy "MuxRegDesl:inst29"
Warning (10270): Verilog HDL Case Statement warning at MuxRegDesl.v(7): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxRegDesl.v(7): inferring latch(es) for variable "RegWriteFio", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "RegWriteFio[0]" at MuxRegDesl.v(7)
Info (10041): Inferred latch for "RegWriteFio[1]" at MuxRegDesl.v(7)
Info (10041): Inferred latch for "RegWriteFio[2]" at MuxRegDesl.v(7)
Info (10041): Inferred latch for "RegWriteFio[3]" at MuxRegDesl.v(7)
Info (10041): Inferred latch for "RegWriteFio[4]" at MuxRegDesl.v(7)
Info: Elaborating entity "MuxWriteR" for hierarchy "MuxWriteR:inst16"
Info: Elaborating entity "ExtensorSinal26" for hierarchy "ExtensorSinal26:inst44"
Info: Elaborating entity "J26B" for hierarchy "J26B:inst40"
Info: Elaborating entity "J20B" for hierarchy "J20B:inst39"
Info: Elaborating entity "MuxxMemoriaDado" for hierarchy "MuxxMemoriaDado:inst25"
Warning (10270): Verilog HDL Case Statement warning at MuxxMemoriaDado.v(5): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxxMemoriaDado.v(5): inferring latch(es) for variable "MuxDadoFio", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MuxDadoFio[0]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[1]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[2]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[3]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[4]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[5]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[6]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[7]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[8]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[9]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[10]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[11]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[12]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[13]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[14]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[15]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[16]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[17]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[18]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[19]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[20]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[21]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[22]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[23]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[24]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[25]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[26]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[27]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[28]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[29]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[30]" at MuxxMemoriaDado.v(5)
Info (10041): Inferred latch for "MuxDadoFio[31]" at MuxxMemoriaDado.v(5)
Info: Elaborating entity "PCCond" for hierarchy "PCCond:inst22"
Info: Elaborating entity "MuxPCWriteCond" for hierarchy "MuxPCWriteCond:inst37"
Info: Elaborating entity "MuxPC" for hierarchy "MuxPC:inst4"
Warning (10270): Verilog HDL Case Statement warning at MuxPC.v(7): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxPC.v(7): inferring latch(es) for variable "PCFio", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "PCFio[0]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[1]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[2]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[3]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[4]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[5]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[6]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[7]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[8]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[9]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[10]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[11]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[12]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[13]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[14]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[15]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[16]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[17]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[18]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[19]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[20]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[21]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[22]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[23]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[24]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[25]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[26]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[27]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[28]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[29]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[30]" at MuxPC.v(7)
Info (10041): Inferred latch for "PCFio[31]" at MuxPC.v(7)
Info: Elaborating entity "Juncao" for hierarchy "Juncao:inst43"
Info: Elaborating entity "ShiftLeft28" for hierarchy "ShiftLeft28:inst42"
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[16]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[17]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[18]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[19]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[20]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[21]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[22]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[23]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[24]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[25]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[26]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[27]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[28]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[29]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[30]" is permanently disabled
Warning: LATCH primitive "CaixaLui:inst31|LuiFio[31]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[1]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[2]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[3]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[4]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[5]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[6]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[7]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[8]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[9]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[10]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[11]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[12]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[13]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[14]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[15]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[16]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[17]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[18]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[19]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[20]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[21]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[22]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[23]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[24]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[25]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[26]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[27]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[28]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[29]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[30]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[31]" is permanently disabled
Warning: LATCH primitive "EPC:inst35|EPCFio[0]" is permanently disabled
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]"
Info: 50 registers lost all their fanouts during netlist optimizations. The first 50 are displayed below.
    Info: Register "Registrador:inst13|Saida[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Registrador:inst13|Saida[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr25_21[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr25_21[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr25_21[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr25_21[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr25_21[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr20_16[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr20_16[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr20_16[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr20_16[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr20_16[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Instr_Reg:inst3|Instr15_0[0]" lost all its fanouts during netlist optimizations.
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock"
Info: Implemented 1 device resources after synthesis - the final resource count might be different
    Info: Implemented 1 input pins
    Info: Implemented 0 output pins
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 151 warnings
    Info: Peak virtual memory: 266 megabytes
    Info: Processing ended: Fri Oct 19 10:15:54 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


