#ifdef ZZ_INCLUDE_CODE
ZZ_14524:
	SP -= 56;
	V1 = 0x80060000;
	V1 += 31720;
	EMU_Write32(SP + 48,RA); //+ 0x30
	EMU_Write32(SP + 44,S3); //+ 0x2C
	EMU_Write32(SP + 40,S2); //+ 0x28
	EMU_Write32(SP + 36,S1); //+ 0x24
	EMU_Write32(SP + 32,S0); //+ 0x20
	V0 = EMU_ReadU32(V1);
	if ((int32_t)V0 <= 0)
	{
		S1 = R0;
		ZZ_CLOCKCYCLES(12,0x80014590);
		goto ZZ_14524_6C;
	}
	S1 = R0;
	S3 = 0x1;
	S2 = V1 + 4;
	A0 = S2;
	ZZ_CLOCKCYCLES(15,0x80014560);
ZZ_14524_3C:
	S0 = A0;
	V0 = EMU_ReadS16(S0 + 4); //+ 0x4
	if (V0 == S3)
	{
		ZZ_CLOCKCYCLES(5,0x8001457C);
		goto ZZ_14524_58;
	}
	RA = 0x8001457C; //ZZ_14524_58
	ZZ_CLOCKCYCLES(7,0x80013FB4);
	goto ZZ_13FB4;
ZZ_14524_58:
	V0 = EMU_ReadU32(S2 - 4); //+ 0xFFFFFFFC
	S1 += 1;
	V0 = (int32_t)S1 < (int32_t)V0;
	if (V0)
	{
		A0 = S0 + 44;
		ZZ_CLOCKCYCLES(5,0x80014560);
		goto ZZ_14524_3C;
	}
	A0 = S0 + 44;
	ZZ_CLOCKCYCLES(5,0x80014590);
ZZ_14524_6C:
	V1 = 0x80060000;
	V1 += 30792;
	V0 = EMU_ReadU32(V1);
	if ((int32_t)V0 <= 0)
	{
		S1 = R0;
		ZZ_CLOCKCYCLES(6,0x800145E0);
		goto ZZ_14524_BC;
	}
	S1 = R0;
	S3 = 0x1;
	S2 = V1 + 4;
	S0 = S2;
	ZZ_CLOCKCYCLES(9,0x800145B4);
ZZ_14524_90:
	V0 = EMU_ReadS16(S0 + 4); //+ 0x4
	if (V0 == S3)
	{
		ZZ_CLOCKCYCLES(4,0x800145CC);
		goto ZZ_14524_A8;
	}
	RA = 0x800145CC; //ZZ_14524_A8
	A0 = S0;
	ZZ_CLOCKCYCLES(6,0x80013FB4);
	goto ZZ_13FB4;
ZZ_14524_A8:
	V0 = EMU_ReadU32(S2 - 4); //+ 0xFFFFFFFC
	S1 += 1;
	V0 = (int32_t)S1 < (int32_t)V0;
	if (V0)
	{
		S0 += 44;
		ZZ_CLOCKCYCLES(5,0x800145B4);
		goto ZZ_14524_90;
	}
	S0 += 44;
	ZZ_CLOCKCYCLES(5,0x800145E0);
ZZ_14524_BC:
	S1 = 0xF;
	S0 = 0x80060000;
	S0 += 12952;
	ZZ_CLOCKCYCLES(3,0x800145EC);
ZZ_14524_C8:
	V0 = EMU_ReadU16(S0 + 4); //+ 0x4
	V0 -= 20;
	V0 = V0 < 2;
	if (!V0)
	{
		ZZ_CLOCKCYCLES(6,0x8001460C);
		goto ZZ_14524_E8;
	}
	RA = 0x8001460C; //ZZ_14524_E8
	A0 = S0;
	ZZ_CLOCKCYCLES(8,0x80013FB4);
	goto ZZ_13FB4;
ZZ_14524_E8:
	S1 -= 1;
	if ((int32_t)S1 >= 0)
	{
		S0 -= 44;
		ZZ_CLOCKCYCLES(3,0x800145EC);
		goto ZZ_14524_C8;
	}
	S0 -= 44;
	S1 = 0x9;
	S0 = 0x80060000;
	S0 += 12248;
	ZZ_CLOCKCYCLES(6,0x80014624);
ZZ_14524_100:
	V0 = EMU_ReadU16(S0 + 4); //+ 0x4
	V0 -= 20;
	V0 = V0 < 2;
	if (!V0)
	{
		ZZ_CLOCKCYCLES(6,0x80014644);
		goto ZZ_14524_120;
	}
	RA = 0x80014644; //ZZ_14524_120
	A0 = S0;
	ZZ_CLOCKCYCLES(8,0x80013FB4);
	goto ZZ_13FB4;
ZZ_14524_120:
	S1 -= 1;
	if ((int32_t)S1 >= 0)
	{
		S0 -= 44;
		ZZ_CLOCKCYCLES(3,0x80014624);
		goto ZZ_14524_100;
	}
	S0 -= 44;
	RA = EMU_ReadU32(SP + 48); //+ 0x30
	S3 = EMU_ReadU32(SP + 44); //+ 0x2C
	S2 = EMU_ReadU32(SP + 40); //+ 0x28
	S1 = EMU_ReadU32(SP + 36); //+ 0x24
	S0 = EMU_ReadU32(SP + 32); //+ 0x20
	SP += 56;
	ZZ_JUMPREGISTER_BEGIN(RA);
	ZZ_CLOCKCYCLES_JR(11);
	ZZ_JUMPREGISTER(0x8002062C,ZZ_20304_328);
	ZZ_JUMPREGISTER_END();
#endif
ZZ_MARK_TARGET(0x80014524,0x80014560,ZZ_14524);
ZZ_MARK_TARGET(0x80014560,0x8001457C,ZZ_14524_3C);
ZZ_MARK_TARGET(0x8001457C,0x80014590,ZZ_14524_58);
ZZ_MARK_TARGET(0x80014590,0x800145B4,ZZ_14524_6C);
ZZ_MARK_TARGET(0x800145B4,0x800145CC,ZZ_14524_90);
ZZ_MARK_TARGET(0x800145CC,0x800145E0,ZZ_14524_A8);
ZZ_MARK_TARGET(0x800145E0,0x800145EC,ZZ_14524_BC);
ZZ_MARK_TARGET(0x800145EC,0x8001460C,ZZ_14524_C8);
ZZ_MARK_TARGET(0x8001460C,0x80014624,ZZ_14524_E8);
ZZ_MARK_TARGET(0x80014624,0x80014644,ZZ_14524_100);
ZZ_MARK_TARGET(0x80014644,0x80014670,ZZ_14524_120);
