Analysis & Synthesis report for pitch_game_top
Mon May 12 17:20:56 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon May 12 17:20:56 2025              ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; pitch_game_top                                 ;
; Top-level Entity Name              ; adc_sound_filter_tb                            ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
; UFM blocks                         ; N/A until Partition Merge                      ;
; ADC blocks                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+---------------------+--------------------+
; Option                                                           ; Setting             ; Default Value      ;
+------------------------------------------------------------------+---------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G      ;                    ;
; Top-level entity name                                            ; adc_sound_filter_tb ; pitch_game_top     ;
; Family name                                                      ; MAX 10              ; Cyclone V          ;
; Use smart compilation                                            ; Off                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                      ; Off                 ; Off                ;
; Restructure Multiplexers                                         ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                ;
; Preserve fewer node names                                        ; On                  ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable             ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                ; Auto               ;
; Safe State Machine                                               ; Off                 ; Off                ;
; Extract Verilog State Machines                                   ; On                  ; On                 ;
; Extract VHDL State Machines                                      ; On                  ; On                 ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                 ;
; Parallel Synthesis                                               ; On                  ; On                 ;
; DSP Block Balancing                                              ; Auto                ; Auto               ;
; NOT Gate Push-Back                                               ; On                  ; On                 ;
; Power-Up Don't Care                                              ; On                  ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                ;
; Remove Duplicate Registers                                       ; On                  ; On                 ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                ;
; Ignore SOFT Buffers                                              ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                ;
; Optimization Technique                                           ; Balanced            ; Balanced           ;
; Carry Chain Length                                               ; 70                  ; 70                 ;
; Auto Carry Chains                                                ; On                  ; On                 ;
; Auto Open-Drain Pins                                             ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                ;
; Auto ROM Replacement                                             ; On                  ; On                 ;
; Auto RAM Replacement                                             ; On                  ; On                 ;
; Auto DSP Block Replacement                                       ; On                  ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                  ; On                 ;
; Strict RAM Replacement                                           ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                ;
; Auto RAM Block Balancing                                         ; On                  ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                ;
; Auto Resource Sharing                                            ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                ;
; Timing-Driven Synthesis                                          ; On                  ; On                 ;
; Report Parameter Settings                                        ; On                  ; On                 ;
; Report Source Assignments                                        ; On                  ; On                 ;
; Report Connectivity Checks                                       ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                ;
; Synchronization Register Chain Length                            ; 2                   ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation ;
; HDL message level                                                ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                ;
; Clock MUX Protection                                             ; On                  ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                ;
; Block Design Naming                                              ; Auto                ; Auto               ;
; SDC constraint protection                                        ; Off                 ; Off                ;
; Synthesis Effort                                                 ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                 ;
+------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon May 12 17:20:44 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pitch_game -c pitch_game_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adc_sound_filter_tb.sv
    Info (12023): Found entity 1: adc_sound_filter_tb File: C:/Users/jonathanxue/Developer/DAV/pitch-game/adc_sound_filter_tb.sv Line: 4
Error (10170): Verilog HDL syntax error at adc_sound_filter.sv(247) near text: "logic";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/jonathanxue/Developer/DAV/pitch-game/adc_sound_filter.sv Line: 247
Error (10170): Verilog HDL syntax error at adc_sound_filter.sv(248) near text: ";";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/jonathanxue/Developer/DAV/pitch-game/adc_sound_filter.sv Line: 248
Error (10112): Ignored design unit "adc_sound_filter" at adc_sound_filter.sv(1) due to previous errors File: C:/Users/jonathanxue/Developer/DAV/pitch-game/adc_sound_filter.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file adc_sound_filter.sv
Info (12021): Found 1 design units, including 1 entities, in source file fft_64/synthesis/fft_64.v
    Info (12023): Found entity 1: fft_64 File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/fft_64.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file fft_64/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft_64) File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fft_64/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft_64) File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fft_64/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft_64) File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fft_64/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file fft_64/synthesis/submodules/hyper_opt_off_pkg.vhd
    Info (12022): Found design unit 1: hyper_opt_pkg (fft_64) File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/hyper_opt_OFF_pkg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fft_64/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fft_64/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft_64) File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fft_64/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fft_64/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft_64) File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 111
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 89
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 84
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2 File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 149
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 120
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 145
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 128
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_fp File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 160
    Info (12023): Found entity 1: auk_dspip_r22sdf_core File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 116
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 92
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 182
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 97
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 103
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 174
    Info (12023): Found entity 1: auk_dspip_r22sdf_top File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file fft_64/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 99
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file fft_64/synthesis/submodules/fft_64_fft_ii_0.sv
    Info (12023): Found entity 1: fft_64_fft_ii_0 File: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft_64/synthesis/submodules/fft_64_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/mic.v
    Info (12023): Found entity 1: mic File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/mic.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/altera_modular_adc_control.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/altera_modular_adc_sample_store.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/altera_modular_adc_sequencer.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/altera_modular_adc_sequencer_csr.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v
    Info (12023): Found entity 1: DE10_Lite_ADC_Core_modular_adc_0 File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file mic/synthesis/submodules/mic_adc_mega_0.v
    Info (12023): Found entity 1: mic_adc_mega_0 File: C:/Users/jonathanxue/Developer/DAV/pitch-game/mic/synthesis/submodules/mic_adc_mega_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/jonathanxue/Developer/DAV/pitch-game/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file prng.sv
    Info (12023): Found entity 1: prng File: C:/Users/jonathanxue/Developer/DAV/pitch-game/prng.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file position.sv
    Info (12023): Found entity 1: position File: C:/Users/jonathanxue/Developer/DAV/pitch-game/position.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pitch_game_top.sv
    Info (12023): Found entity 1: pitch_game_top File: C:/Users/jonathanxue/Developer/DAV/pitch-game/pitch_game_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pitch_game_tb.sv
    Info (12023): Found entity 1: pitch_game_tb File: C:/Users/jonathanxue/Developer/DAV/pitch-game/pitch_game_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file collision.sv
    Info (12023): Found entity 1: collision File: C:/Users/jonathanxue/Developer/DAV/pitch-game/collision.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/Users/jonathanxue/Developer/DAV/pitch-game/clock_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file position_tb.sv
    Info (12023): Found entity 1: position_tb File: C:/Users/jonathanxue/Developer/DAV/pitch-game/position_tb.sv Line: 1
Error (10170): Verilog HDL syntax error at pitch_detector.sv(11) near text: ")";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/jonathanxue/Developer/DAV/pitch-game/pitch_detector.sv Line: 11
Error (10170): Verilog HDL syntax error at pitch_detector.sv(232) near text: "<=";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/jonathanxue/Developer/DAV/pitch-game/pitch_detector.sv Line: 232
Error (10112): Ignored design unit "pitch_detector" at pitch_detector.sv(1) due to previous errors File: C:/Users/jonathanxue/Developer/DAV/pitch-game/pitch_detector.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file pitch_detector.sv
Info (144001): Generated suppressed messages file C:/Users/jonathanxue/Developer/DAV/pitch-game/output_files/pitch_game_top.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning
    Error: Peak virtual memory: 4812 megabytes
    Error: Processing ended: Mon May 12 17:20:56 2025
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jonathanxue/Developer/DAV/pitch-game/output_files/pitch_game_top.map.smsg.


