

================================================================
== Vivado HLS Report for 'conv_3'
================================================================
* Date:           Mon May 13 18:06:49 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    31.477|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  48481|  48481|  48481|  48481|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_chout_loop_hout_loop_wout  |  48480|  48480|       404|          -|          -|   120|    no    |
        | + loop_chin_loop_ky_loop_kx      |    400|    400|         2|          1|          1|   400|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	6  / (exitcond_flatten4)
	5  / (!exitcond_flatten4)
5 --> 
	4  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [c_cnn/conv_core.cpp:28]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten9 = phi i7 [ 0, %0 ], [ %indvar_flatten_next1_1, %3 ]"   --->   Operation 8 'phi' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%cout = phi i7 [ 0, %0 ], [ %tmp_32_mid2_v_v, %3 ]" [c_cnn/conv_core.cpp:62]   --->   Operation 9 'phi' 'cout' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i2 [ 0, %0 ], [ %indvar_flatten_next9, %3 ]"   --->   Operation 10 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%h = phi i1 [ false, %0 ], [ %h_mid2, %3 ]" [c_cnn/conv_core.cpp:32]   --->   Operation 11 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%w = phi i1 [ false, %0 ], [ true, %3 ]"   --->   Operation 12 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.48ns)   --->   "%exitcond_flatten = icmp eq i7 %indvar_flatten9, -8"   --->   Operation 13 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.87ns)   --->   "%indvar_flatten_next1_1 = add i7 %indvar_flatten9, 1"   --->   Operation 14 'add' 'indvar_flatten_next1_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %4, label %.reset53"   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.95ns)   --->   "%exitcond_flatten3 = icmp eq i2 %indvar_flatten1, 1"   --->   Operation 16 'icmp' 'exitcond_flatten3' <Predicate = (!exitcond_flatten)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.97ns)   --->   "%not_exitcond_flatten_6 = xor i1 %exitcond_flatten3, true"   --->   Operation 17 'xor' 'not_exitcond_flatten_6' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node h_mid2)   --->   "%h_mid = and i1 %h, %not_exitcond_flatten_6" [c_cnn/conv_core.cpp:32]   --->   Operation 18 'and' 'h_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.97ns)   --->   "%w_mid = and i1 %w, %not_exitcond_flatten_6"   --->   Operation 19 'and' 'w_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.87ns)   --->   "%cout_s = add i7 %cout, 1" [c_cnn/conv_core.cpp:28]   --->   Operation 20 'add' 'cout_s' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.99ns)   --->   "%tmp_32_mid2_v_v = select i1 %exitcond_flatten3, i7 %cout_s, i7 %cout" [c_cnn/conv_core.cpp:62]   --->   Operation 21 'select' 'tmp_32_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%c3_bias_load_mid2 = zext i7 %tmp_32_mid2_v_v to i64" [c_cnn/conv_core.cpp:66]   --->   Operation 22 'zext' 'c3_bias_load_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%c3_bias_addr = getelementptr [120 x float]* @c3_bias, i64 0, i64 %c3_bias_load_mid2" [c_cnn/conv_core.cpp:66]   --->   Operation 23 'getelementptr' 'c3_bias_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%c3_bias_load = load float* %c3_bias_addr, align 4" [c_cnn/conv_core.cpp:66]   --->   Operation 24 'load' 'c3_bias_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 120> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node h_cast_mid2)   --->   "%not_exitcond_flatten_7 = xor i1 %exitcond_flatten3, true"   --->   Operation 25 'xor' 'not_exitcond_flatten_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node h_cast_mid2)   --->   "%h_cast_mid = and i1 %h, %not_exitcond_flatten_7" [c_cnn/conv_core.cpp:32]   --->   Operation 26 'and' 'h_cast_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node h_1)   --->   "%h_not = xor i1 %h, true" [c_cnn/conv_core.cpp:32]   --->   Operation 27 'xor' 'h_not' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns) (out node of the LUT)   --->   "%h_1 = or i1 %exitcond_flatten3, %h_not" [c_cnn/conv_core.cpp:32]   --->   Operation 28 'or' 'h_1' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.99ns) (out node of the LUT)   --->   "%h_cast_mid2 = select i1 %w_mid, i1 %h_1, i1 %h_cast_mid" [c_cnn/conv_core.cpp:32]   --->   Operation 29 'select' 'h_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.99ns) (out node of the LUT)   --->   "%h_mid2 = select i1 %w_mid, i1 %h_1, i1 %h_mid" [c_cnn/conv_core.cpp:32]   --->   Operation 30 'select' 'h_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [c_cnn/conv_core.cpp:70]   --->   Operation 31 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @loop_chout_loop_hout)"   --->   Operation 32 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_32_mid2 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_32_mid2_v_v, i4 0)" [c_cnn/conv_core.cpp:62]   --->   Operation 33 'bitconcatenate' 'tmp_32_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (3.25ns)   --->   "%c3_bias_load = load float* %c3_bias_addr, align 4" [c_cnn/conv_core.cpp:66]   --->   Operation 34 'load' 'c3_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 120> <ROM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @loop_hout_loop_wout_s)"   --->   Operation 35 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%h_cast_mid2_cast = zext i1 %h_cast_mid2 to i7" [c_cnn/conv_core.cpp:32]   --->   Operation 36 'zext' 'h_cast_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%h_cast1_mid2_cast = zext i1 %h_cast_mid2 to i3" [c_cnn/conv_core.cpp:32]   --->   Operation 37 'zext' 'h_cast1_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [c_cnn/conv_core.cpp:36]   --->   Operation 38 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)" [c_cnn/conv_core.cpp:36]   --->   Operation 39 'specregionbegin' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %2" [c_cnn/conv_core.cpp:41]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 15.2>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i9 [ 0, %.reset53 ], [ %indvar_flatten_next1, %.reset6 ]"   --->   Operation 41 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%cin = phi i5 [ 0, %.reset53 ], [ %cin_mid2, %.reset6 ]" [c_cnn/conv_core.cpp:41]   --->   Operation 42 'phi' 'cin' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %.reset53 ], [ %indvar_flatten_next, %.reset6 ]"   --->   Operation 43 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%y = phi i3 [ 0, %.reset53 ], [ %y_mid2, %.reset6 ]" [c_cnn/conv_core.cpp:49]   --->   Operation 44 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%output_buffer_2 = phi float [ 0.000000e+00, %.reset53 ], [ %output_buffer, %.reset6 ]"   --->   Operation 45 'phi' 'output_buffer_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%x = phi i3 [ 0, %.reset53 ], [ %x_1, %.reset6 ]"   --->   Operation 46 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%cin_cast1 = zext i5 %cin to i7" [c_cnn/conv_core.cpp:41]   --->   Operation 47 'zext' 'cin_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%cin_cast2 = zext i5 %cin to i11" [c_cnn/conv_core.cpp:41]   --->   Operation 48 'zext' 'cin_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i5 %cin to i4" [c_cnn/conv_core.cpp:41]   --->   Operation 49 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_3, i2 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 50 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %p_shl1 to i7" [c_cnn/conv_core.cpp:57]   --->   Operation 51 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.63ns)   --->   "%tmp_43 = add i11 %cin_cast2, %tmp_32_mid2" [c_cnn/conv_core.cpp:62]   --->   Operation 52 'add' 'tmp_43' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_43, i2 0)" [c_cnn/conv_core.cpp:62]   --->   Operation 53 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i13 %p_shl to i14" [c_cnn/conv_core.cpp:62]   --->   Operation 54 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.82ns)   --->   "%tmp2 = add i7 %cin_cast1, %p_shl1_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 55 'add' 'tmp2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%y_cast = zext i3 %y to i11" [c_cnn/conv_core.cpp:45]   --->   Operation 56 'zext' 'y_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.65ns)   --->   "%tmp3 = add i3 %h_cast1_mid2_cast, %y" [c_cnn/conv_core.cpp:57]   --->   Operation 57 'add' 'tmp3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i3 %tmp3 to i7" [c_cnn/conv_core.cpp:57]   --->   Operation 58 'zext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.87ns)   --->   "%tmp_48 = add i7 %tmp2, %tmp3_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 59 'add' 'tmp_48' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i7 %tmp_48 to i9" [c_cnn/conv_core.cpp:57]   --->   Operation 60 'zext' 'tmp_51_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl3 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_48, i2 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 61 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.63ns)   --->   "%tmp4 = add i11 %y_cast, %tmp_43" [c_cnn/conv_core.cpp:45]   --->   Operation 62 'add' 'tmp4' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i11 %tmp4 to i14" [c_cnn/conv_core.cpp:45]   --->   Operation 63 'zext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.67ns)   --->   "%tmp = add i14 %p_shl_cast, %tmp4_cast" [c_cnn/conv_core.cpp:62]   --->   Operation 64 'add' 'tmp' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.82ns)   --->   "%tmp5 = add i9 %tmp_51_cast, %p_shl3" [c_cnn/conv_core.cpp:57]   --->   Operation 65 'add' 'tmp5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.66ns)   --->   "%exitcond_flatten4 = icmp eq i9 %indvar_flatten2, -112"   --->   Operation 66 'icmp' 'exitcond_flatten4' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.82ns)   --->   "%indvar_flatten_next1 = add i9 1, %indvar_flatten2"   --->   Operation 67 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %3, label %.reset6"   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.42ns)   --->   "%exitcond_flatten5 = icmp eq i6 %indvar_flatten, 25"   --->   Operation 69 'icmp' 'exitcond_flatten5' <Predicate = (!exitcond_flatten4)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.98ns)   --->   "%y_mid = select i1 %exitcond_flatten5, i3 0, i3 %y" [c_cnn/conv_core.cpp:49]   --->   Operation 70 'select' 'y_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.78ns)   --->   "%cin_s = add i5 1, %cin" [c_cnn/conv_core.cpp:41]   --->   Operation 71 'add' 'cin_s' <Predicate = (!exitcond_flatten4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%cin_cast1_mid1 = zext i5 %cin_s to i7" [c_cnn/conv_core.cpp:41]   --->   Operation 72 'zext' 'cin_cast1_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%cin_cast2_mid1 = zext i5 %cin_s to i11" [c_cnn/conv_core.cpp:41]   --->   Operation 73 'zext' 'cin_cast2_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i5 %cin_s to i4" [c_cnn/conv_core.cpp:41]   --->   Operation 74 'trunc' 'tmp_4' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_4, i2 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 75 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i6 %p_shl1_mid1 to i7" [c_cnn/conv_core.cpp:57]   --->   Operation 76 'zext' 'p_shl1_cast_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.63ns)   --->   "%tmp_43_mid1 = add i11 %cin_cast2_mid1, %tmp_32_mid2" [c_cnn/conv_core.cpp:62]   --->   Operation 77 'add' 'tmp_43_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp4_mid1)   --->   "%tmp_43_mid2 = select i1 %exitcond_flatten5, i11 %tmp_43_mid1, i11 %tmp_43" [c_cnn/conv_core.cpp:62]   --->   Operation 78 'select' 'tmp_43_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_43_mid1, i2 0)" [c_cnn/conv_core.cpp:62]   --->   Operation 79 'bitconcatenate' 'p_shl_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i13 %p_shl_mid1 to i14" [c_cnn/conv_core.cpp:62]   --->   Operation 80 'zext' 'p_shl_cast_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_shl_cast_mid2 = select i1 %exitcond_flatten5, i13 %p_shl_mid1, i13 %p_shl" [c_cnn/conv_core.cpp:62]   --->   Operation 81 'select' 'p_shl_cast_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_shl_cast_mid2_cast = zext i13 %p_shl_cast_mid2 to i14" [c_cnn/conv_core.cpp:62]   --->   Operation 82 'zext' 'p_shl_cast_mid2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.82ns)   --->   "%tmp2_mid1 = add i7 %cin_cast1_mid1, %p_shl1_cast_mid1" [c_cnn/conv_core.cpp:57]   --->   Operation 83 'add' 'tmp2_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_51_mid1)   --->   "%tmp2_mid2 = select i1 %exitcond_flatten5, i7 %tmp2_mid1, i7 %tmp2" [c_cnn/conv_core.cpp:57]   --->   Operation 84 'select' 'tmp2_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.87ns)   --->   "%tmp_51_mid = add i7 %tmp2_mid1, %h_cast_mid2_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 85 'add' 'tmp_51_mid' <Predicate = (!exitcond_flatten4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_51_cast_mid = zext i7 %tmp_51_mid to i9" [c_cnn/conv_core.cpp:57]   --->   Operation 86 'zext' 'tmp_51_cast_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl3_mid = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_51_mid, i2 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 87 'bitconcatenate' 'p_shl3_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp4_cast_mid = zext i11 %tmp_43_mid1 to i14" [c_cnn/conv_core.cpp:62]   --->   Operation 88 'zext' 'tmp4_cast_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.67ns)   --->   "%tmp_mid = add i14 %p_shl_cast_mid1, %tmp4_cast_mid" [c_cnn/conv_core.cpp:62]   --->   Operation 89 'add' 'tmp_mid' <Predicate = (!exitcond_flatten4)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid2)   --->   "%tmp_mid3 = select i1 %exitcond_flatten5, i14 %tmp_mid, i14 %tmp" [c_cnn/conv_core.cpp:62]   --->   Operation 90 'select' 'tmp_mid3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.82ns)   --->   "%tmp5_mid = add i9 %tmp_51_cast_mid, %p_shl3_mid" [c_cnn/conv_core.cpp:57]   --->   Operation 91 'add' 'tmp5_mid' <Predicate = (!exitcond_flatten4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp5_mid3 = select i1 %exitcond_flatten5, i9 %tmp5_mid, i9 %tmp5" [c_cnn/conv_core.cpp:57]   --->   Operation 92 'select' 'tmp5_mid3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten5, true" [c_cnn/conv_core.cpp:49]   --->   Operation 93 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %x, -3" [c_cnn/conv_core.cpp:49]   --->   Operation 94 'icmp' 'exitcond' <Predicate = (!exitcond_flatten4)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond, %not_exitcond_flatten" [c_cnn/conv_core.cpp:49]   --->   Operation 95 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.21ns)   --->   "%cin_mid2 = select i1 %exitcond_flatten5, i5 %cin_s, i5 %cin" [c_cnn/conv_core.cpp:41]   --->   Operation 96 'select' 'cin_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.65ns)   --->   "%y_1 = add i3 1, %y_mid" [c_cnn/conv_core.cpp:45]   --->   Operation 97 'add' 'y_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node x_mid2)   --->   "%tmp_7 = or i1 %exitcond_mid, %exitcond_flatten5" [c_cnn/conv_core.cpp:49]   --->   Operation 98 'or' 'tmp_7' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.98ns) (out node of the LUT)   --->   "%x_mid2 = select i1 %tmp_7, i3 0, i3 %x" [c_cnn/conv_core.cpp:49]   --->   Operation 99 'select' 'x_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp4_mid1)   --->   "%y_cast_mid1 = zext i3 %y_1 to i11" [c_cnn/conv_core.cpp:45]   --->   Operation 100 'zext' 'y_cast_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.65ns)   --->   "%tmp3_mid1 = add i3 %h_cast1_mid2_cast, %y_1" [c_cnn/conv_core.cpp:57]   --->   Operation 101 'add' 'tmp3_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_51_mid1)   --->   "%tmp3_cast_mid1 = zext i3 %tmp3_mid1 to i7" [c_cnn/conv_core.cpp:57]   --->   Operation 102 'zext' 'tmp3_cast_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_51_mid1 = add i7 %tmp2_mid2, %tmp3_cast_mid1" [c_cnn/conv_core.cpp:57]   --->   Operation 103 'add' 'tmp_51_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_51_cast_mid1 = zext i7 %tmp_51_mid1 to i9" [c_cnn/conv_core.cpp:57]   --->   Operation 104 'zext' 'tmp_51_cast_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_51_mid1, i2 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 105 'bitconcatenate' 'p_shl3_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.63ns) (out node of the LUT)   --->   "%tmp4_mid1 = add i11 %y_cast_mid1, %tmp_43_mid2" [c_cnn/conv_core.cpp:45]   --->   Operation 106 'add' 'tmp4_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%tmp4_cast_mid1 = zext i11 %tmp4_mid1 to i14" [c_cnn/conv_core.cpp:45]   --->   Operation 107 'zext' 'tmp4_cast_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.67ns) (out node of the LUT)   --->   "%tmp_mid1 = add i14 %p_shl_cast_mid2_cast, %tmp4_cast_mid1" [c_cnn/conv_core.cpp:62]   --->   Operation 108 'add' 'tmp_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.70ns) (out node of the LUT)   --->   "%tmp_mid2 = select i1 %exitcond_mid, i14 %tmp_mid1, i14 %tmp_mid3" [c_cnn/conv_core.cpp:49]   --->   Operation 109 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl2_mid2 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_mid2, i2 0)" [c_cnn/conv_core.cpp:49]   --->   Operation 110 'bitconcatenate' 'p_shl2_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.82ns)   --->   "%tmp5_mid1 = add i9 %tmp_51_cast_mid1, %p_shl3_mid1" [c_cnn/conv_core.cpp:57]   --->   Operation 111 'add' 'tmp5_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp5_mid2 = select i1 %exitcond_mid, i9 %tmp5_mid1, i9 %tmp5_mid3" [c_cnn/conv_core.cpp:57]   --->   Operation 112 'select' 'tmp5_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.98ns)   --->   "%y_mid2 = select i1 %exitcond_mid, i3 %y_1, i3 %y_mid" [c_cnn/conv_core.cpp:49]   --->   Operation 113 'select' 'y_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%x_cast9 = zext i3 %x_mid2 to i14" [c_cnn/conv_core.cpp:49]   --->   Operation 114 'zext' 'x_cast9' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp6_cast = zext i3 %x_mid2 to i9" [c_cnn/conv_core.cpp:57]   --->   Operation 115 'zext' 'tmp6_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_50 = add i9 %tmp5_mid2, %tmp6_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 116 'add' 'tmp_50' <Predicate = (!exitcond_flatten4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_51 = zext i9 %tmp_50 to i64" [c_cnn/conv_core.cpp:57]   --->   Operation 117 'zext' 'tmp_51' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [400 x float]* %in_r, i64 0, i64 %tmp_51" [c_cnn/conv_core.cpp:57]   --->   Operation 118 'getelementptr' 'in_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (3.25ns)   --->   "%input_buffer = load float* %in_addr, align 4" [c_cnn/conv_core.cpp:57]   --->   Operation 119 'load' 'input_buffer' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_4 : Operation 120 [1/1] (1.81ns)   --->   "%tmp7 = add i14 %x_cast9, %tmp_mid2" [c_cnn/conv_core.cpp:62]   --->   Operation 120 'add' 'tmp7' <Predicate = (!exitcond_flatten4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i14 %tmp7 to i16" [c_cnn/conv_core.cpp:62]   --->   Operation 121 'zext' 'tmp7_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (2.07ns)   --->   "%tmp_52 = add i16 %p_shl2_mid2, %tmp7_cast" [c_cnn/conv_core.cpp:62]   --->   Operation 122 'add' 'tmp_52' <Predicate = (!exitcond_flatten4)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_53 = zext i16 %tmp_52 to i64" [c_cnn/conv_core.cpp:62]   --->   Operation 123 'zext' 'tmp_53' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%c3_weight_addr = getelementptr [48000 x float]* @c3_weight, i64 0, i64 %tmp_53" [c_cnn/conv_core.cpp:62]   --->   Operation 124 'getelementptr' 'c3_weight_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (3.25ns)   --->   "%c3_weight_load = load float* %c3_weight_addr, align 4" [c_cnn/conv_core.cpp:62]   --->   Operation 125 'load' 'c3_weight_load' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 120> <ROM>
ST_4 : Operation 126 [1/1] (1.65ns)   --->   "%x_1 = add i3 1, %x_mid2" [c_cnn/conv_core.cpp:49]   --->   Operation 126 'add' 'x_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (1.82ns)   --->   "%indvar_flatten_op = add i6 1, %indvar_flatten"   --->   Operation 127 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (1.18ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten5, i6 1, i6 %indvar_flatten_op"   --->   Operation 128 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 31.4>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @loop_chin_loop_ky_lo)"   --->   Operation 129 'specloopname' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @loop_ky_loop_kx_str)"   --->   Operation 130 'specloopname' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind" [c_cnn/conv_core.cpp:49]   --->   Operation 131 'specloopname' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6)" [c_cnn/conv_core.cpp:49]   --->   Operation 132 'specregionbegin' 'tmp_49' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [c_cnn/conv_core.cpp:51]   --->   Operation 133 'specpipeline' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 134 [1/2] (3.25ns)   --->   "%input_buffer = load float* %in_addr, align 4" [c_cnn/conv_core.cpp:57]   --->   Operation 134 'load' 'input_buffer' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_5 : Operation 135 [1/2] (3.25ns)   --->   "%c3_weight_load = load float* %c3_weight_addr, align 4" [c_cnn/conv_core.cpp:62]   --->   Operation 135 'load' 'c3_weight_load' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 120> <ROM>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node output_buffer)   --->   "%tmp_s = fmul float %input_buffer, %c3_weight_load" [c_cnn/conv_core.cpp:62]   --->   Operation 136 'fmul' 'tmp_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 0> <II = 1> <Delay = 15.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (28.2ns) (out node of the LUT)   --->   "%output_buffer = fadd float %tmp_s, %output_buffer_2" [c_cnn/conv_core.cpp:62]   --->   Operation 137 'fadd' 'output_buffer' <Predicate = (!exitcond_flatten4)> <Delay = 28.2> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 0> <II = 1> <Delay = 28.2> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_49)" [c_cnn/conv_core.cpp:63]   --->   Operation 138 'specregionend' 'empty' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 139 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 31.4>
ST_6 : Operation 140 [1/1] (28.2ns)   --->   "%tmp_45 = fadd float %c3_bias_load, %output_buffer_2" [c_cnn/conv_core.cpp:66]   --->   Operation 140 'fadd' 'tmp_45' <Predicate = true> <Delay = 28.2> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 0> <II = 1> <Delay = 28.2> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.87ns)   --->   "%tmp_46 = add i7 %tmp_32_mid2_v_v, %h_cast_mid2_cast" [c_cnn/conv_core.cpp:66]   --->   Operation 141 'add' 'tmp_46' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_47 = zext i7 %tmp_46 to i64" [c_cnn/conv_core.cpp:66]   --->   Operation 142 'zext' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [120 x float]* %output_r, i64 0, i64 %tmp_47" [c_cnn/conv_core.cpp:66]   --->   Operation 143 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (3.25ns)   --->   "store float %tmp_45, float* %output_addr, align 4" [c_cnn/conv_core.cpp:66]   --->   Operation 144 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_44)" [c_cnn/conv_core.cpp:67]   --->   Operation 145 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (1.56ns)   --->   "%indvar_flatten45_op = add i2 %indvar_flatten1, 1"   --->   Operation 146 'add' 'indvar_flatten45_op' <Predicate = (!exitcond_flatten3)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.99ns)   --->   "%indvar_flatten_next9 = select i1 %exitcond_flatten3, i2 1, i2 %indvar_flatten45_op"   --->   Operation 147 'select' 'indvar_flatten_next9' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "br label %1" [c_cnn/conv_core.cpp:36]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten9') with incoming values : ('indvar_flatten_next1_1') [7]  (1.77 ns)

 <State 2>: 6.12ns
The critical path consists of the following:
	'phi' operation ('cout', c_cnn/conv_core.cpp:62) with incoming values : ('tmp_32_mid2_v_v', c_cnn/conv_core.cpp:62) [8]  (0 ns)
	'add' operation ('cout_s', c_cnn/conv_core.cpp:28) [21]  (1.87 ns)
	'select' operation ('tmp_32_mid2_v_v', c_cnn/conv_core.cpp:62) [22]  (0.993 ns)
	'getelementptr' operation ('c3_bias_addr', c_cnn/conv_core.cpp:66) [25]  (0 ns)
	'load' operation ('c3_bias_load', c_cnn/conv_core.cpp:66) on array 'c3_bias' [26]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('c3_bias_load', c_cnn/conv_core.cpp:66) on array 'c3_bias' [26]  (3.25 ns)

 <State 4>: 15.2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [42]  (0 ns)
	'icmp' operation ('exitcond_flatten5') [70]  (1.43 ns)
	'select' operation ('y_mid', c_cnn/conv_core.cpp:49) [71]  (0.98 ns)
	'add' operation ('y', c_cnn/conv_core.cpp:45) [98]  (1.65 ns)
	'add' operation ('tmp4_mid1', c_cnn/conv_core.cpp:45) [108]  (1.64 ns)
	'add' operation ('tmp_mid1', c_cnn/conv_core.cpp:62) [110]  (1.68 ns)
	'select' operation ('tmp_mid2', c_cnn/conv_core.cpp:49) [111]  (0.702 ns)
	'add' operation ('tmp7', c_cnn/conv_core.cpp:62) [125]  (1.81 ns)
	'add' operation ('tmp_52', c_cnn/conv_core.cpp:62) [127]  (2.08 ns)
	'getelementptr' operation ('c3_weight_addr', c_cnn/conv_core.cpp:62) [129]  (0 ns)
	'load' operation ('c3_weight_load', c_cnn/conv_core.cpp:62) on array 'c3_weight' [130]  (3.25 ns)

 <State 5>: 31.5ns
The critical path consists of the following:
	'load' operation ('input_buffer', c_cnn/conv_core.cpp:57) on array 'in_r' [124]  (3.25 ns)
	'fmul' operation ('tmp_s', c_cnn/conv_core.cpp:62) [131]  (0 ns)
	'fadd' operation ('output_buffer', c_cnn/conv_core.cpp:62) [132]  (28.2 ns)

 <State 6>: 31.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', c_cnn/conv_core.cpp:66) [139]  (28.2 ns)
	'store' operation (c_cnn/conv_core.cpp:66) of variable 'tmp_45', c_cnn/conv_core.cpp:66 on array 'output_r' [143]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
