
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read -define PVT' --

-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/fifo_if.v; read_verilog ../hdl/soc/app.v; read_verilog ../hdl/soc/soc.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:74.4-83.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:186.4-272.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:292.4-524.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:316.4-735.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../common/hdl/fifo_if.v
Parsing Verilog input from `../../common/hdl/fifo_if.v' to AST representation.
Generating RTLIL representation for module `\fifo_if'.
Note: Assuming pure combinatorial block at ../../common/hdl/fifo_if.v:104.4-119.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../hdl/soc/app.v
Parsing Verilog input from `../hdl/soc/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/soc/app.v:87.4-166.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../hdl/soc/soc.v
Parsing Verilog input from `../hdl/soc/soc.v' to AST representation.
Generating RTLIL representation for module `\soc'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top soc; write_json output/soc/soc.json' --

11. Executing SYNTH_ICE40 pass.

11.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \soc
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

11.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

11.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:74.4-83.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:186.4-272.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

11.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:316.4-735.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

11.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:292.4-524.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

11.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc'.

11.2.8. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

11.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

11.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:316.4-735.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

11.2.11. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.

11.2.12. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler

11.2.13. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 8 unused modules.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1253 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1246 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1242 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1235 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1232 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1229 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1226 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1223 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1215 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1208 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1204 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1197 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1194 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1191 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1188 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1185 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$../hdl/soc/soc.v:72$1003 in module soc.
Marked 8 switch rules as full_case in process $proc$../hdl/soc/app.v:87$984 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/app.v:67$982 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/app.v:41$976 in module app.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:104$973 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:79$958 in module fifo_if.
Marked 2 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:50$949 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$946 in module prescaler.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:86$2332 in module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:292$1899 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:260$1897 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:237$1884 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 89 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:316$2496 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:286$2494 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:267$2485 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:385$2476 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:354$2437 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:340$2433 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:307$2417 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:292$2412 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:201$2398 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:169$2382 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:121$2352 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:103$2350 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:186$1484 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:139$1469 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:87$1445 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:74$1435 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:58$1433 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:106$1417 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:106$1417 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:86$1415 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:68$1405 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed a total of 1 dead cases.

11.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 28 redundant assignments.
Promoted 124 assignments to connections.

11.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1256'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1252'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1245'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1241'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1234'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1231'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1228'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1225'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1220'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1218'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1214'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1207'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1203'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1196'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1193'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1190'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1187'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1182'.
  Set init value: \Q = 1'0
Found init rule in `\soc.$proc$../hdl/soc/soc.v:50$1012'.
  Set init value: \rstn_sync = 2'00

11.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1253'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1242'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1232'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1226'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1215'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1204'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1194'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1188'.
Found async reset \rstn in `\soc.$proc$../hdl/soc/soc.v:72$1003'.
Found async reset \rstn in `\app.$proc$../hdl/soc/app.v:67$982'.
Found async reset \rstn_i in `\app.$proc$../hdl/soc/app.v:41$976'.
Found async reset \rstn_i in `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$958'.
Found async reset \rstn_i in `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$949'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$946'.
Found async reset \rstn_i in `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2332'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1884'.
Found async reset \rstn in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
Found async reset \rstn_i in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2485'.
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2476'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2437'.
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2433'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2417'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2412'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2398'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2382'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2350'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1469'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1445'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1433'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1415'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1405'.

11.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1256'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1253'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1252'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1246'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1245'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1242'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1241'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1235'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1234'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1232'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1231'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1229'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1228'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1226'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1225'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1222'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1221'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1220'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1219'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1218'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1215'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1214'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1208'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1207'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1204'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1203'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1197'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1196'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1193'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1191'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1190'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1188'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1187'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1183'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1182'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1181'.
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:50$1012'.
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:72$1003'.
     1/2: $0\sleep_sq[1:0]
     2/2: $0\up_cnt[21:0]
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:56$1002'.
Creating decoders for process `\app.$proc$../hdl/soc/app.v:87$984'.
     1/15: $5\status_d[3:0]
     2/15: $4\status_d[3:0]
     3/15: $4\data_d[7:0]
     4/15: $3\data_d[7:0]
     5/15: $2\data_d[7:0]
     6/15: $3\status_d[3:0]
     7/15: $2\status_d[3:0]
     8/15: $1\status_d[3:0]
     9/15: $1\fifo_sel[0:0]
    10/15: $1\cpu_wr[0:0]
    11/15: $1\cpu_rd[0:0]
    12/15: $1\cpu_addr[1:0]
    13/15: $1\cpu_wrdata[7:0]
    14/15: $1\fifo_irq_d[0:0]
    15/15: $1\data_d[7:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:67$982'.
     1/3: $0\data_q[7:0]
     2/3: $0\fifo_irq_q[0:0]
     3/3: $0\status_q[3:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:41$976'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$973'.
     1/1: $1\rdata[7:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$958'.
     1/5: $0\out_irq_q[0:0]
     2/5: $0\started_q[0:0]
     3/5: $0\out_ready_q[0:0]
     4/5: $0\out_buffer_q[7:0]
     5/5: $0\addr_q[1:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$949'.
     1/3: $0\in_irq_q[0:0]
     2/3: $0\in_buffer_q[7:0]
     3/3: $0\in_valid_q[0:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$946'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2332'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
     1/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1872.$result[7:0]$2002 [7]
     2/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1872.$result[7:0]$2002 [5]
     3/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1872.$result[7:0]$2002 [4]
     4/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1872.$result[7:0]$2002 [3]
     5/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1872.$result[7:0]$2002 [2]
     6/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1872.$result[7:0]$2002 [1]
     7/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1872.$result[7:0]$2002 [0]
     8/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1871.$result[7:0]$1999 [7]
     9/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1871.$result[7:0]$1999 [4]
    10/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1871.$result[7:0]$1999 [3]
    11/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1871.$result[7:0]$1999 [2]
    12/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1871.$result[7:0]$1999 [1]
    13/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1871.$result[7:0]$1999 [0]
    14/285: $3\dataout_toggle_d[15:0] [15:1]
    15/285: $3\dataout_toggle_d[15:0] [0]
    16/285: $9\crc16$func$../../../usb_cdc/sie.v:504$1870.$result[15:0]$2297
    17/285: $8\crc16$func$../../../usb_cdc/sie.v:504$1870.$result[15:0]$2293
    18/285: $7\crc16$func$../../../usb_cdc/sie.v:504$1870.$result[15:0]$2289
    19/285: $6\crc16$func$../../../usb_cdc/sie.v:504$1870.$result[15:0]$2285
    20/285: $5\crc16$func$../../../usb_cdc/sie.v:504$1870.$result[15:0]$2281
    21/285: $4\crc16$func$../../../usb_cdc/sie.v:504$1870.$result[15:0]$2277
    22/285: $3\crc16$func$../../../usb_cdc/sie.v:504$1870.$result[15:0]$2273
    23/285: $25\phy_state_d[3:0]
    24/285: $6\in_ready[0:0]
    25/285: $3\datain_toggle_d[15:0] [0]
    26/285: $5\in_ready[0:0]
    27/285: $5\tx_data[7:0]
    28/285: $10\pid_d[3:0]
    29/285: $23\phy_state_d[3:0]
    30/285: $4\tx_data[7:0]
    31/285: $9\pid_d[3:0]
    32/285: $4\in_ready[0:0]
    33/285: $22\phy_state_d[3:0]
    34/285: $3\tx_data[7:0]
    35/285: $8\pid_d[3:0]
    36/285: $3\in_ready[0:0]
    37/285: $2\data_d[15:0] [15:8]
    38/285: $9\crc16$func$../../../usb_cdc/sie.v:454$1869.$result[15:0]$2236
    39/285: $8\crc16$func$../../../usb_cdc/sie.v:454$1869.$result[15:0]$2232
    40/285: $7\crc16$func$../../../usb_cdc/sie.v:454$1869.$result[15:0]$2228
    41/285: $6\crc16$func$../../../usb_cdc/sie.v:454$1869.$result[15:0]$2224
    42/285: $5\crc16$func$../../../usb_cdc/sie.v:454$1869.$result[15:0]$2220
    43/285: $4\crc16$func$../../../usb_cdc/sie.v:454$1869.$result[15:0]$2216
    44/285: $3\crc16$func$../../../usb_cdc/sie.v:454$1869.$result[15:0]$2212
    45/285: $7\pid_d[3:0]
    46/285: $14\dataout_toggle_d[15:0]
    47/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:443$1868[15:0]$2202
    48/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:443$1867[15:0]$2201
    49/285: $6\pid_d[3:0]
    50/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:443$1868[15:0]$2199
    51/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:443$1867[15:0]$2198
    52/285: $13\dataout_toggle_d[15:0]
    53/285: $15\out_eop[0:0]
    54/285: $12\dataout_toggle_d[15:0]
    55/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:434$1866[15:0]$2187
    56/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:434$1865[15:0]$2186
    57/285: $5\out_err[0:0]
    58/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:443$1868[15:0]$2179
    59/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:443$1867[15:0]$2178
    60/285: $11\dataout_toggle_d[15:0]
    61/285: $5\pid_d[3:0]
    62/285: $21\phy_state_d[3:0]
    63/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:434$1866[15:0]$2177
    64/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:434$1865[15:0]$2176
    65/285: $14\out_eop[0:0]
    66/285: $4\out_err[0:0]
    67/285: $11\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2173
    68/285: $10\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2169
    69/285: $9\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2165
    70/285: $8\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2161
    71/285: $7\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2157
    72/285: $6\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2153
    73/285: $5\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2149
    74/285: $4\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2145
    75/285: $3\out_valid[0:0]
    76/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:443$1868[15:0]$2142
    77/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:443$1867[15:0]$2141
    78/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:434$1866[15:0]$2140
    79/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:434$1865[15:0]$2139
    80/285: $3\crc16$func$../../../usb_cdc/sie.v:431$1864.i[3:0]$2138
    81/285: $3\crc16$func$../../../usb_cdc/sie.v:431$1864.crc[15:0]$2137
    82/285: $3\crc16$func$../../../usb_cdc/sie.v:431$1864.data[7:0]$2136
    83/285: $3\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2135
    84/285: $13\out_eop[0:0]
    85/285: $3\out_err[0:0]
    86/285: $10\dataout_toggle_d[15:0]
    87/285: $4\pid_d[3:0]
    88/285: $20\phy_state_d[3:0]
    89/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1872.$result[7:0]$2002 [6]
    90/285: $9\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2128
    91/285: $8\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2124
    92/285: $7\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2120
    93/285: $6\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2116
    94/285: $5\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2112
    95/285: $4\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2108
    96/285: $3\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2104
    97/285: $19\phy_state_d[3:0]
    98/285: $24\phy_state_d[3:0]
    99/285: $9\dataout_toggle_d[0:0]
   100/285: $13\datain_toggle_d[0:0]
   101/285: $18\phy_state_d[3:0]
   102/285: $11\out_eop[0:0]
   103/285: $8\dataout_toggle_d[0:0]
   104/285: $12\datain_toggle_d[0:0]
   105/285: $10\out_eop[0:0]
   106/285: $7\dataout_toggle_d[0:0]
   107/285: $11\datain_toggle_d[0:0]
   108/285: $17\phy_state_d[3:0]
   109/285: $5\frame_d[10:0]
   110/285: $9\out_eop[0:0]
   111/285: $6\dataout_toggle_d[0:0]
   112/285: $10\datain_toggle_d[0:0]
   113/285: $5\endp_d[3:0]
   114/285: $5\addr_d[6:0]
   115/285: $16\phy_state_d[3:0]
   116/285: $8\out_eop[0:0]
   117/285: $5\dataout_toggle_d[0:0]
   118/285: $9\datain_toggle_d[0:0]
   119/285: $4\frame_d[10:0]
   120/285: $4\endp_d[3:0]
   121/285: $4\addr_d[6:0]
   122/285: $15\phy_state_d[3:0]
   123/285: $14\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2093
   124/285: $13\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2089
   125/285: $12\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2085
   126/285: $11\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2081
   127/285: $10\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2077
   128/285: $9\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2073
   129/285: $8\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2069
   130/285: $7\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2065
   131/285: $6\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2061
   132/285: $5\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2057
   133/285: $4\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2053
   134/285: $7\out_eop[0:0]
   135/285: $4\dataout_toggle_d[0:0]
   136/285: $8\datain_toggle_d[0:0]
   137/285: $3\frame_d[10:0]
   138/285: $3\endp_d[3:0]
   139/285: $3\addr_d[6:0]
   140/285: $14\phy_state_d[3:0]
   141/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1862.i[2:0]$2050
   142/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1862.$result[4:0]$2048 [3]
   143/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1862.$result[4:0]$2048 [2]
   144/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1862.$result[4:0]$2048 [1]
   145/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1862.$result[4:0]$2048 [0]
   146/285: $12\out_eop[0:0]
   147/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1862.data[4:0]$2049
   148/285: $3\crc5$func$../../../usb_cdc/sie.v:397$1861.i[3:0]$2047
   149/285: $3\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2045
   150/285: $3\crc5$func$../../../usb_cdc/sie.v:397$1861.data[10:0]$2046
   151/285: $2\data_d[15:0] [7:0]
   152/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1871.$result[7:0]$1999 [5]
   153/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1862.$result[4:0]$2048 [4]
   154/285: $10\crc16$func$../../../usb_cdc/sie.v:454$1869.$result[15:0]$2240
   155/285: $13\phy_state_d[3:0]
   156/285: $11\phy_state_d[3:0]
   157/285: $6\out_eop[0:0]
   158/285: $7\datain_toggle_d[15:0]
   159/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:364$1860[15:0]$2031
   160/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:364$1859[15:0]$2030
   161/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:364$1860[15:0]$2026
   162/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:364$1859[15:0]$2025
   163/285: $5\out_eop[0:0]
   164/285: $6\datain_toggle_d[15:0]
   165/285: $10\phy_state_d[3:0]
   166/285: $9\phy_state_d[3:0]
   167/285: $8\phy_state_d[3:0]
   168/285: $7\phy_state_d[3:0]
   169/285: $6\phy_state_d[3:0]
   170/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:364$1860[15:0]$2012
   171/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:364$1859[15:0]$2011
   172/285: $4\out_eop[0:0]
   173/285: $5\datain_toggle_d[15:0]
   174/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:364$1860[15:0]$2010
   175/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:364$1859[15:0]$2009
   176/285: $3\out_eop[0:0]
   177/285: $4\datain_toggle_d[15:0]
   178/285: $5\phy_state_d[3:0]
   179/285: $3\pid_d[3:0]
   180/285: $4\phy_state_d[3:0]
   181/285: $3\phy_state_d[3:0]
   182/285: $2\phy_state_d[3:0]
   183/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1872.i[3:0]$2004
   184/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1872.data[7:0]$2003
   185/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1871.$result[7:0]$1999 [6]
   186/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1871.i[3:0]$2001
   187/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1871.data[7:0]$2000
   188/285: $3\datain_toggle_d[15:0] [15:1]
   189/285: $2\crc16$func$../../../usb_cdc/sie.v:504$1870.i[3:0]$1998
   190/285: $2\crc16$func$../../../usb_cdc/sie.v:504$1870.crc[15:0]$1997
   191/285: $2\crc16$func$../../../usb_cdc/sie.v:504$1870.data[7:0]$1996
   192/285: $2\crc16$func$../../../usb_cdc/sie.v:504$1870.$result[15:0]$1995
   193/285: $2\crc16$func$../../../usb_cdc/sie.v:454$1869.i[3:0]$1994
   194/285: $2\crc16$func$../../../usb_cdc/sie.v:454$1869.crc[15:0]$1993
   195/285: $2\crc16$func$../../../usb_cdc/sie.v:454$1869.data[7:0]$1992
   196/285: $2\crc16$func$../../../usb_cdc/sie.v:454$1869.$result[15:0]$1991
   197/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:443$1868[15:0]$1990
   198/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:443$1867[15:0]$1989
   199/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:434$1866[15:0]$1988
   200/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:434$1865[15:0]$1987
   201/285: $2\crc16$func$../../../usb_cdc/sie.v:431$1864.i[3:0]$1986
   202/285: $2\crc16$func$../../../usb_cdc/sie.v:431$1864.crc[15:0]$1985
   203/285: $2\crc16$func$../../../usb_cdc/sie.v:431$1864.data[7:0]$1984
   204/285: $2\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$1983
   205/285: $2\crc16$func$../../../usb_cdc/sie.v:425$1863.i[3:0]$1982
   206/285: $2\crc16$func$../../../usb_cdc/sie.v:425$1863.crc[15:0]$1981
   207/285: $2\crc16$func$../../../usb_cdc/sie.v:425$1863.data[7:0]$1980
   208/285: $2\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$1979
   209/285: $2\rev5$func$../../../usb_cdc/sie.v:397$1862.i[2:0]$1978
   210/285: $2\rev5$func$../../../usb_cdc/sie.v:397$1862.data[4:0]$1977
   211/285: $2\rev5$func$../../../usb_cdc/sie.v:397$1862.$result[4:0]$1976
   212/285: $2\crc5$func$../../../usb_cdc/sie.v:397$1861.i[3:0]$1975
   213/285: $2\crc5$func$../../../usb_cdc/sie.v:397$1861.data[10:0]$1974
   214/285: $2\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$1973
   215/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:364$1860[15:0]$1972
   216/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:364$1859[15:0]$1971
   217/285: $2\in_req[0:0]
   218/285: $2\in_ready[0:0]
   219/285: $2\tx_valid[0:0]
   220/285: $2\tx_data[7:0]
   221/285: $2\out_eop[0:0]
   222/285: $2\out_err[0:0]
   223/285: $2\out_valid[0:0]
   224/285: $2\in_byte_d[3:0]
   225/285: $10\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2132
   226/285: $10\crc16$func$../../../usb_cdc/sie.v:504$1870.$result[15:0]$2301
   227/285: $2\crc16_d[15:0]
   228/285: $2\frame_d[10:0]
   229/285: $2\endp_d[3:0]
   230/285: $2\addr_d[6:0]
   231/285: $2\pid_d[3:0]
   232/285: $12\phy_state_d[3:0]
   233/285: $1\out_err[0:0]
   234/285: $1\phy_state_d[3:0]
   235/285: $1\rev8$func$../../../usb_cdc/sie.v:515$1872.i[3:0]$1970
   236/285: $1\rev8$func$../../../usb_cdc/sie.v:515$1872.data[7:0]$1969
   237/285: $1\rev8$func$../../../usb_cdc/sie.v:515$1872.$result[7:0]$1968
   238/285: $1\rev8$func$../../../usb_cdc/sie.v:510$1871.i[3:0]$1967
   239/285: $1\rev8$func$../../../usb_cdc/sie.v:510$1871.data[7:0]$1966
   240/285: $1\rev8$func$../../../usb_cdc/sie.v:510$1871.$result[7:0]$1965
   241/285: $1\crc16$func$../../../usb_cdc/sie.v:504$1870.i[3:0]$1964
   242/285: $1\crc16$func$../../../usb_cdc/sie.v:504$1870.crc[15:0]$1963
   243/285: $1\crc16$func$../../../usb_cdc/sie.v:504$1870.data[7:0]$1962
   244/285: $1\crc16$func$../../../usb_cdc/sie.v:504$1870.$result[15:0]$1961
   245/285: $1\crc16$func$../../../usb_cdc/sie.v:454$1869.i[3:0]$1960
   246/285: $1\crc16$func$../../../usb_cdc/sie.v:454$1869.crc[15:0]$1959
   247/285: $1\crc16$func$../../../usb_cdc/sie.v:454$1869.data[7:0]$1958
   248/285: $1\crc16$func$../../../usb_cdc/sie.v:454$1869.$result[15:0]$1957
   249/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:443$1868[15:0]$1956
   250/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:443$1867[15:0]$1955
   251/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:434$1866[15:0]$1954
   252/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:434$1865[15:0]$1953
   253/285: $1\crc16$func$../../../usb_cdc/sie.v:431$1864.i[3:0]$1952
   254/285: $1\crc16$func$../../../usb_cdc/sie.v:431$1864.crc[15:0]$1951
   255/285: $1\crc16$func$../../../usb_cdc/sie.v:431$1864.data[7:0]$1950
   256/285: $1\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$1949
   257/285: $1\crc16$func$../../../usb_cdc/sie.v:425$1863.i[3:0]$1948
   258/285: $1\crc16$func$../../../usb_cdc/sie.v:425$1863.crc[15:0]$1947
   259/285: $1\crc16$func$../../../usb_cdc/sie.v:425$1863.data[7:0]$1946
   260/285: $1\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$1945
   261/285: $1\rev5$func$../../../usb_cdc/sie.v:397$1862.i[2:0]$1944
   262/285: $1\rev5$func$../../../usb_cdc/sie.v:397$1862.data[4:0]$1943
   263/285: $1\rev5$func$../../../usb_cdc/sie.v:397$1862.$result[4:0]$1942
   264/285: $1\crc5$func$../../../usb_cdc/sie.v:397$1861.i[3:0]$1941
   265/285: $1\crc5$func$../../../usb_cdc/sie.v:397$1861.data[10:0]$1940
   266/285: $1\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$1939
   267/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:364$1860[15:0]$1938
   268/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:364$1859[15:0]$1937
   269/285: $1\in_req[0:0]
   270/285: $1\in_ready[0:0]
   271/285: $1\tx_valid[0:0]
   272/285: $1\tx_data[7:0]
   273/285: $1\out_eop[0:0]
   274/285: $1\out_valid[0:0]
   275/285: $1\in_byte_d[3:0]
   276/285: $2\dataout_toggle_d[15:0]
   277/285: $2\datain_toggle_d[15:0]
   278/285: $1\crc16_d[15:0]
   279/285: $1\frame_d[10:0]
   280/285: $1\endp_d[3:0]
   281/285: $1\addr_d[6:0]
   282/285: $1\pid_d[3:0]
   283/285: $1\data_d[15:0]
   284/285: $1\dataout_toggle_d[1:1]
   285/285: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1884'.
     1/3: $0\out_eop_q[0:0]
     2/3: $0\out_err_q[0:0]
     3/3: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
     1/185: $8\out_toggle_reset[0:0]
     2/185: $8\in_toggle_reset[0:0]
     3/185: $8\dev_state_dd[1:0]
     4/185: $7\in_toggle_reset[0:0]
     5/185: $7\out_toggle_reset[0:0]
     6/185: $6\out_toggle_reset[0:0]
     7/185: $6\in_toggle_reset[0:0]
     8/185: $7\dev_state_dd[1:0]
     9/185: $6\dev_state_dd[1:0]
    10/185: $5\dev_state_dd[1:0]
    11/185: $5\addr_dd[6:0]
    12/185: $5\out_toggle_reset[0:0]
    13/185: $5\in_toggle_reset[0:0]
    14/185: $4\out_toggle_reset[0:0]
    15/185: $4\in_toggle_reset[0:0]
    16/185: $4\addr_dd[6:0]
    17/185: $4\dev_state_dd[1:0]
    18/185: $10\in_valid[0:0]
    19/185: $4\in_zlp[0:0]
    20/185: $15\state_d[2:0]
    21/185: $14\state_d[2:0]
    22/185: $9\in_valid[0:0]
    23/185: $9\in_data[7:0]
    24/185: $8\in_valid[0:0]
    25/185: $8\in_data[7:0]
    26/185: $7\in_valid[0:0]
    27/185: $7\in_data[7:0]
    28/185: $8\byte_cnt_d[6:0]
    29/185: $13\state_d[2:0]
    30/185: $12\state_d[2:0]
    31/185: $6\in_valid[0:0]
    32/185: $6\in_data[7:0]
    33/185: $7\byte_cnt_d[6:0]
    34/185: $11\state_d[2:0]
    35/185: $5\in_valid[0:0]
    36/185: $5\in_data[7:0]
    37/185: $6\byte_cnt_d[6:0]
    38/185: $4\in_valid[0:0]
    39/185: $4\in_data[7:0]
    40/185: $5\byte_cnt_d[6:0]
    41/185: $10\state_d[2:0]
    42/185: $9\state_d[2:0]
    43/185: $8\state_d[2:0]
    44/185: $7\state_d[2:0]
    45/185: $6\state_d[2:0]
    46/185: $65\req_d[3:0]
    47/185: $64\req_d[3:0]
    48/185: $63\req_d[3:0]
    49/185: $62\req_d[3:0]
    50/185: $10\max_length_d[6:0]
    51/185: $9\max_length_d[6:0]
    52/185: $61\req_d[3:0]
    53/185: $60\req_d[3:0]
    54/185: $59\req_d[3:0]
    55/185: $8\max_length_d[6:0]
    56/185: $58\req_d[3:0]
    57/185: $57\req_d[3:0]
    58/185: $56\req_d[3:0]
    59/185: $55\req_d[3:0]
    60/185: $7\max_length_d[6:0]
    61/185: $54\req_d[3:0]
    62/185: $53\req_d[3:0]
    63/185: $52\req_d[3:0]
    64/185: $6\max_length_d[6:0]
    65/185: $51\req_d[3:0]
    66/185: $50\req_d[3:0]
    67/185: $49\req_d[3:0]
    68/185: $48\req_d[3:0]
    69/185: $47\req_d[3:0]
    70/185: $46\req_d[3:0]
    71/185: $45\req_d[3:0]
    72/185: $44\req_d[3:0]
    73/185: $43\req_d[3:0]
    74/185: $42\req_d[3:0]
    75/185: $41\req_d[3:0]
    76/185: $40\req_d[3:0]
    77/185: $39\req_d[3:0]
    78/185: $38\req_d[3:0]
    79/185: $37\req_d[3:0]
    80/185: $36\req_d[3:0]
    81/185: $35\req_d[3:0]
    82/185: $34\req_d[3:0]
    83/185: $33\req_d[3:0]
    84/185: $32\req_d[3:0]
    85/185: $31\req_d[3:0]
    86/185: $30\req_d[3:0]
    87/185: $29\req_d[3:0]
    88/185: $28\req_d[3:0]
    89/185: $27\req_d[3:0]
    90/185: $8\dev_state_d[1:0]
    91/185: $26\req_d[3:0]
    92/185: $7\dev_state_d[1:0]
    93/185: $25\req_d[3:0]
    94/185: $7\addr_d[6:0]
    95/185: $24\req_d[3:0]
    96/185: $23\req_d[3:0]
    97/185: $22\req_d[3:0]
    98/185: $21\req_d[3:0]
    99/185: $20\req_d[3:0]
   100/185: $19\req_d[3:0]
   101/185: $18\req_d[3:0]
   102/185: $6\dev_state_d[1:0]
   103/185: $6\addr_d[6:0]
   104/185: $17\req_d[3:0]
   105/185: $16\req_d[3:0]
   106/185: $15\req_d[3:0]
   107/185: $14\req_d[3:0]
   108/185: $13\req_d[3:0]
   109/185: $12\req_d[3:0]
   110/185: $11\req_d[3:0]
   111/185: $10\req_d[3:0]
   112/185: $9\req_d[3:0]
   113/185: $8\req_d[3:0]
   114/185: $7\req_d[3:0]
   115/185: $6\req_d[3:0]
   116/185: $5\req_d[3:0]
   117/185: $5\rec_d[1:0]
   118/185: $5\class_d[0:0]
   119/185: $5\in_dir_d[0:0]
   120/185: $5\in_endp_d[0:0]
   121/185: $5\dev_state_d[1:0]
   122/185: $5\max_length_d[6:0]
   123/185: $5\addr_d[6:0]
   124/185: $4\in_endp_d[0:0]
   125/185: $4\dev_state_d[1:0]
   126/185: $4\req_d[3:0]
   127/185: $4\rec_d[1:0]
   128/185: $4\class_d[0:0]
   129/185: $4\in_dir_d[0:0]
   130/185: $4\max_length_d[6:0]
   131/185: $4\addr_d[6:0]
   132/185: $4\byte_cnt_d[6:0]
   133/185: $5\state_d[2:0]
   134/185: $3\out_toggle_reset[0:0]
   135/185: $3\in_toggle_reset[0:0]
   136/185: $3\in_valid[0:0]
   137/185: $3\in_zlp[0:0]
   138/185: $3\in_data[7:0]
   139/185: $3\in_endp_d[0:0]
   140/185: $3\addr_dd[6:0]
   141/185: $3\dev_state_dd[1:0]
   142/185: $3\dev_state_d[1:0]
   143/185: $3\req_d[3:0]
   144/185: $3\rec_d[1:0]
   145/185: $3\class_d[0:0]
   146/185: $3\in_dir_d[0:0]
   147/185: $3\max_length_d[6:0]
   148/185: $3\byte_cnt_d[6:0]
   149/185: $4\state_d[2:0]
   150/185: $3\addr_d[6:0]
   151/185: $3\state_d[2:0]
   152/185: $2\out_toggle_reset[0:0]
   153/185: $2\in_toggle_reset[0:0]
   154/185: $2\in_valid[0:0]
   155/185: $2\in_zlp[0:0]
   156/185: $2\in_data[7:0]
   157/185: $2\in_endp_d[0:0]
   158/185: $2\addr_dd[6:0]
   159/185: $2\dev_state_dd[1:0]
   160/185: $2\dev_state_d[1:0]
   161/185: $2\req_d[3:0]
   162/185: $2\rec_d[1:0]
   163/185: $2\class_d[0:0]
   164/185: $2\in_dir_d[0:0]
   165/185: $2\max_length_d[6:0]
   166/185: $2\byte_cnt_d[6:0]
   167/185: $2\addr_d[6:0]
   168/185: $2\state_d[2:0]
   169/185: $1\state_d[2:0]
   170/185: $1\out_toggle_reset[0:0]
   171/185: $1\in_toggle_reset[0:0]
   172/185: $1\in_valid[0:0]
   173/185: $1\in_zlp[0:0]
   174/185: $1\in_data[7:0]
   175/185: $1\in_endp_d[0:0]
   176/185: $1\addr_dd[6:0]
   177/185: $1\dev_state_dd[1:0]
   178/185: $1\dev_state_d[1:0]
   179/185: $1\req_d[3:0]
   180/185: $1\rec_d[1:0]
   181/185: $1\class_d[0:0]
   182/185: $1\in_dir_d[0:0]
   183/185: $1\max_length_d[6:0]
   184/185: $1\byte_cnt_d[6:0]
   185/185: $1\addr_d[6:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2485'.
     1/2: $0\usb_reset_q[0:0]
     2/2: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2476'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2437'.
     1/18: $5$lookahead\in_fifo_q$2436[71:0]$2461
     2/18: $5$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2347[71:0]$2460
     3/18: $5$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2346[71:0]$2459
     4/18: $4$lookahead\in_fifo_q$2436[71:0]$2457
     5/18: $4$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2347[71:0]$2456
     6/18: $4$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2346[71:0]$2455
     7/18: $3$lookahead\in_fifo_q$2436[71:0]$2453
     8/18: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2347[71:0]$2452
     9/18: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2346[71:0]$2451
    10/18: $2$lookahead\in_fifo_q$2436[71:0]$2448
    11/18: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2347[71:0]$2447
    12/18: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2346[71:0]$2446
    13/18: $1$lookahead\in_fifo_q$2436[71:0]$2444
    14/18: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2347[71:0]$2443
    15/18: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2346[71:0]$2442
    16/18: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    17/18: $0\delay_in_cnt_q[1:0]
    18/18: $0\in_last_q[3:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2433'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2417'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2412'.
     1/1: $0\genblk1.u_gtex4_async_data.data_rstn_sq[1:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2398'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2382'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2352'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2345[71:0]$2366
     5/23: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2344[71:0]$2365
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2345[71:0]$2360
    14/23: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2344[71:0]$2359
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2345[71:0]$2357
    21/23: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2344[71:0]$2356
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2350'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1484'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1469'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1445'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1435'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1433'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1417'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1415'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1405'.
     1/1: $0\clk_cnt_q[1:0]

11.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\app.\data_d' from process `\app.$proc$../hdl/soc/app.v:87$984'.
No latch inferred for signal `\app.\status_d' from process `\app.$proc$../hdl/soc/app.v:87$984'.
No latch inferred for signal `\app.\fifo_irq_d' from process `\app.$proc$../hdl/soc/app.v:87$984'.
No latch inferred for signal `\app.\cpu_wrdata' from process `\app.$proc$../hdl/soc/app.v:87$984'.
No latch inferred for signal `\app.\cpu_addr' from process `\app.$proc$../hdl/soc/app.v:87$984'.
No latch inferred for signal `\app.\cpu_rd' from process `\app.$proc$../hdl/soc/app.v:87$984'.
No latch inferred for signal `\app.\cpu_wr' from process `\app.$proc$../hdl/soc/app.v:87$984'.
No latch inferred for signal `\app.\fifo_sel' from process `\app.$proc$../hdl/soc/app.v:87$984'.
No latch inferred for signal `\fifo_if.\rdata' from process `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$973'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:364$1859' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:364$1860' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$1861.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$1861.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$1861.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$1862.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$1862.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$1862.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$1863.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$1863.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$1863.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$1863.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$1864.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$1864.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$1864.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$1864.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:434$1865' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:434$1866' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:443$1867' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:443$1868' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$1869.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$1869.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$1869.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$1869.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$1870.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$1870.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$1870.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$1870.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$1871.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$1871.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$1871.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$1872.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$1872.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$1872.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\class_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_data' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_zlp' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_valid' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\out_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_state_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2352'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_fifo_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2352'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2352'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_dd' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2352'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_nak_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2352'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2344' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2352'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2345' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2352'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1484'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1484'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1484'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1484'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1484'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1435'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1417'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1417'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1417'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1417'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1417'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1417'.

11.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1253'.
  created $adff cell `$procdff$11809' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1246'.
  created $dff cell `$procdff$11810' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1242'.
  created $adff cell `$procdff$11811' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1235'.
  created $dff cell `$procdff$11812' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1232'.
  created $adff cell `$procdff$11813' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1229'.
  created $dff cell `$procdff$11814' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1226'.
  created $adff cell `$procdff$11815' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1223'.
  created $dff cell `$procdff$11816' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1221'.
  created $dff cell `$procdff$11817' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1219'.
  created $dff cell `$procdff$11818' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1215'.
  created $adff cell `$procdff$11819' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1208'.
  created $dff cell `$procdff$11820' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1204'.
  created $adff cell `$procdff$11821' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1197'.
  created $dff cell `$procdff$11822' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1194'.
  created $adff cell `$procdff$11823' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1191'.
  created $dff cell `$procdff$11824' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1188'.
  created $adff cell `$procdff$11825' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1185'.
  created $dff cell `$procdff$11826' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1183'.
  created $dff cell `$procdff$11827' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1181'.
  created $dff cell `$procdff$11828' with positive edge clock.
Creating register for signal `\soc.\up_cnt' using process `\soc.$proc$../hdl/soc/soc.v:72$1003'.
  created $adff cell `$procdff$11829' with positive edge clock and negative level reset.
Creating register for signal `\soc.\sleep_sq' using process `\soc.$proc$../hdl/soc/soc.v:72$1003'.
  created $adff cell `$procdff$11830' with positive edge clock and negative level reset.
Creating register for signal `\soc.\rstn_sync' using process `\soc.$proc$../hdl/soc/soc.v:56$1002'.
  created $dff cell `$procdff$11831' with positive edge clock.
Creating register for signal `\app.\data_q' using process `\app.$proc$../hdl/soc/app.v:67$982'.
  created $adff cell `$procdff$11832' with positive edge clock and negative level reset.
Creating register for signal `\app.\status_q' using process `\app.$proc$../hdl/soc/app.v:67$982'.
  created $adff cell `$procdff$11833' with positive edge clock and negative level reset.
Creating register for signal `\app.\fifo_irq_q' using process `\app.$proc$../hdl/soc/app.v:67$982'.
  created $adff cell `$procdff$11834' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/soc/app.v:41$976'.
  created $adff cell `$procdff$11835' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\addr_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$958'.
  created $adff cell `$procdff$11836' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_buffer_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$958'.
  created $adff cell `$procdff$11837' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_ready_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$958'.
  created $adff cell `$procdff$11838' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_irq_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$958'.
  created $adff cell `$procdff$11839' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\started_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$958'.
  created $adff cell `$procdff$11840' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_valid_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$949'.
  created $adff cell `$procdff$11841' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_buffer_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$949'.
  created $adff cell `$procdff$11842' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_irq_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$949'.
  created $adff cell `$procdff$11843' with positive edge clock and negative level reset.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$946'.
  created $adff cell `$procdff$11844' with positive edge clock and negative level reset.
Creating register for signal `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.\rstn_sq' using process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2332'.
  created $adff cell `$procdff$11845' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
  created $adff cell `$procdff$11846' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
  created $adff cell `$procdff$11847' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
  created $adff cell `$procdff$11848' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
  created $adff cell `$procdff$11849' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
  created $adff cell `$procdff$11850' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
  created $adff cell `$procdff$11851' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
  created $adff cell `$procdff$11852' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
  created $adff cell `$procdff$11853' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
  created $adff cell `$procdff$11854' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
  created $adff cell `$procdff$11855' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1884'.
  created $adff cell `$procdff$11856' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1884'.
  created $adff cell `$procdff$11857' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1884'.
  created $adff cell `$procdff$11858' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
  created $adff cell `$procdff$11859' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
  created $adff cell `$procdff$11860' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
  created $adff cell `$procdff$11861' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
  created $adff cell `$procdff$11862' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
  created $adff cell `$procdff$11863' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\class_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
  created $adff cell `$procdff$11864' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
  created $adff cell `$procdff$11865' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
  created $adff cell `$procdff$11866' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
  created $adff cell `$procdff$11867' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
  created $adff cell `$procdff$11868' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
  created $adff cell `$procdff$11869' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2485'.
  created $adff cell `$procdff$11870' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\usb_reset_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2485'.
  created $adff cell `$procdff$11871' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2476'.
  created $adff cell `$procdff$11872' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2476'.
  created $adff cell `$procdff$11873' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_fifo_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2437'.
  created $adff cell `$procdff$11874' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_last_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2437'.
  created $adff cell `$procdff$11875' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\delay_in_cnt_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2437'.
  created $adff cell `$procdff$11876' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2437'.
  created $adff cell `$procdff$11877' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2346' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2437'.
  created $adff cell `$procdff$11878' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2347' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2437'.
  created $adff cell `$procdff$11879' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$lookahead\in_fifo_q$2436' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2437'.
  created $adff cell `$procdff$11880' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2433'.
  created $adff cell `$procdff$11881' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_first_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2417'.
  created $adff cell `$procdff$11882' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_full_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2417'.
  created $adff cell `$procdff$11883' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\delay_out_cnt_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2417'.
  created $adff cell `$procdff$11884' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2417'.
  created $adff cell `$procdff$11885' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2417'.
  created $adff cell `$procdff$11886' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.data_rstn_sq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2412'.
  created $adff cell `$procdff$11887' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_first_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2398'.
  created $adff cell `$procdff$11888' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_first_qq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2398'.
  created $adff cell `$procdff$11889' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_state_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2382'.
  created $adff cell `$procdff$11890' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_req_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2382'.
  created $adff cell `$procdff$11891' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_valid_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2382'.
  created $adff cell `$procdff$11892' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_state_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2350'.
  created $adff cell `$procdff$11893' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_fifo_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2350'.
  created $adff cell `$procdff$11894' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2350'.
  created $adff cell `$procdff$11895' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_qq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2350'.
  created $adff cell `$procdff$11896' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_nak_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2350'.
  created $adff cell `$procdff$11897' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1469'.
  created $adff cell `$procdff$11898' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1469'.
  created $adff cell `$procdff$11899' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1469'.
  created $adff cell `$procdff$11900' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1469'.
  created $adff cell `$procdff$11901' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1469'.
  created $adff cell `$procdff$11902' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1469'.
  created $adff cell `$procdff$11903' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1469'.
  created $adff cell `$procdff$11904' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1469'.
  created $adff cell `$procdff$11905' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1469'.
  created $adff cell `$procdff$11906' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1445'.
  created $adff cell `$procdff$11907' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1433'.
  created $adff cell `$procdff$11908' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1433'.
  created $adff cell `$procdff$11909' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1415'.
  created $adff cell `$procdff$11910' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1415'.
  created $adff cell `$procdff$11911' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1415'.
  created $adff cell `$procdff$11912' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1415'.
  created $adff cell `$procdff$11913' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1415'.
  created $adff cell `$procdff$11914' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1415'.
  created $adff cell `$procdff$11915' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1405'.
  created $adff cell `$procdff$11916' with positive edge clock and negative level reset.

11.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1256'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1253'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1253'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1252'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1246'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1246'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1245'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1242'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1242'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1241'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1235'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1235'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1234'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1232'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1231'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1229'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1229'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1228'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1226'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1225'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1223'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1223'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1222'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1221'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1221'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1220'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1219'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1218'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1215'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1215'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1214'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1208'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1208'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1207'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1204'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1204'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1203'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1197'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1197'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1196'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1194'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1193'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1191'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1191'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1190'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1188'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1187'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1185'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1185'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1183'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1183'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1182'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1181'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:50$1012'.
Found and cleaned up 2 empty switches in `\soc.$proc$../hdl/soc/soc.v:72$1003'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:72$1003'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:56$1002'.
Found and cleaned up 8 empty switches in `\app.$proc$../hdl/soc/app.v:87$984'.
Removing empty process `app.$proc$../hdl/soc/app.v:87$984'.
Removing empty process `app.$proc$../hdl/soc/app.v:67$982'.
Removing empty process `app.$proc$../hdl/soc/app.v:41$976'.
Found and cleaned up 1 empty switch in `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$973'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:104$973'.
Found and cleaned up 3 empty switches in `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$958'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:79$958'.
Found and cleaned up 3 empty switches in `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$949'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:50$949'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$946'.
Removing empty process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2332'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1899'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1897'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1884'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1884'.
Found and cleaned up 89 empty switches in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2496'.
Found and cleaned up 1 empty switch in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2494'.
Found and cleaned up 2 empty switches in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2485'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2485'.
Found and cleaned up 1 empty switch in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2476'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2476'.
Found and cleaned up 6 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2437'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2437'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2433'.
Found and cleaned up 6 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2417'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2417'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2412'.
Found and cleaned up 5 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2398'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2398'.
Found and cleaned up 6 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2382'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2382'.
Found and cleaned up 5 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2352'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2352'.
Found and cleaned up 1 empty switch in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2350'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2350'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1484'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1484'.
Found and cleaned up 10 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1469'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1469'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1445'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1445'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1435'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1435'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1433'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1417'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1417'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1415'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1415'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1405'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1405'.
Cleaned up 279 empty switches.

11.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~1 debug messages>
Optimizing module app.
<suppressed ~2 debug messages>
Optimizing module fifo_if.
<suppressed ~10 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~146 debug messages>
Optimizing module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
<suppressed ~118 debug messages>
Optimizing module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
<suppressed ~60 debug messages>
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>

11.4. Executing FLATTEN pass (flatten design).
Deleting now unused module app.
Deleting now unused module fifo_if.
Deleting now unused module prescaler.
Deleting now unused module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Deleting now unused module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~9 debug messages>

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~25 debug messages>

11.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 465 unused cells and 3202 unused wires.
<suppressed ~477 debug messages>

11.9. Executing CHECK pass (checking for obvious problems).
Checking module soc...
Found and reported 0 problems.

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~2364 debug messages>
Removed a total of 788 cells.

11.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10577: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10580: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11370: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$2903: \u_app.u_fifo_if.in_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$2900: \u_app.u_fifo_if.in_valid_q -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7340.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7388.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7401.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7420.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7436.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7484.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2781.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7497.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2783.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7503.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7552.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7555.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7557.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7603.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7605.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7667.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7669.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7700.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7745.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7769.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7771.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7778.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7800.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7804.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7832.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7857.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7884.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8020.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8037.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8041.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8155.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8351.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8370.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8401.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8407.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8429.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8458.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8557.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7318.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10588.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8603.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10609.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8658.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8700.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8724.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10657.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8728.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8753.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8757.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10672.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10702.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8881.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8978.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9026.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9033.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9058.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9126.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9156.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9196.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9221.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9252.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9268.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9331.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9335.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9342.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9378.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9404.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9412.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9444.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9573.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9576.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9602.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9661.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9663.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9693.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9786.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9804.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9806.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9871.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9899.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9966.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9980.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9983.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9986.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10020.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10023.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10039.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3012.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3108.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3138.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3143.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10090.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3174.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3176.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3191.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3194.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3221.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3248.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10109.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3263.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10112.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3284.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3287.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10120.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3444.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3510.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3590.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3806.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3823.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10176.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4318.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4321.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4358.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4410.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4468.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4470.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4516.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4518.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4539.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4543.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4658.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4661.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4700.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4702.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4724.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4781.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10292.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5146.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5416.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5419.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5436.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5436.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5472.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6801.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5772.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6817.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5928.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5964.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5983.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5986.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6848.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6070.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6869.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6883.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6893.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6901.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6929.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6937.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6581.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6980.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10753.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10771.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10802.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10805.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7010.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10839.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7019.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10899.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10953.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10956.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7034.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10995.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11041.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11058.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11065.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7055.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11129.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11138.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11167.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7070.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7094.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7108.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7126.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7129.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7146.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11410.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11438.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11503.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11509.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11543.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11581.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11602.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11657.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11667.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11689.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11700.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11771.
Removed 1294 multiplexer ports.
<suppressed ~168 debug messages>

11.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2835: $auto$opt_reduce.cc:134:opt_mux$11920
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5361: $auto$opt_reduce.cc:134:opt_mux$11922
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2847: $auto$opt_reduce.cc:134:opt_mux$11924
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6395: $auto$opt_reduce.cc:134:opt_mux$11926
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6411: $auto$opt_reduce.cc:134:opt_mux$11928
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2852: { $flatten\u_app.$procmux$2833_CMP $flatten\u_app.$procmux$2830_CMP $auto$opt_reduce.cc:134:opt_mux$11930 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6503: { $flatten\u_usb_cdc.\u_sie.$procmux$3297_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1889_Y $auto$opt_reduce.cc:134:opt_mux$11932 $flatten\u_usb_cdc.\u_sie.$procmux$3021_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2864: $auto$opt_reduce.cc:134:opt_mux$11934
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11332: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10774_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1460_Y $auto$opt_reduce.cc:134:opt_mux$11936 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$3295: $auto$opt_reduce.cc:134:opt_mux$11938
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11713: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11541_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11456_CMP $auto$opt_reduce.cc:134:opt_mux$11940 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11753: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11541_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11456_CMP $auto$opt_reduce.cc:134:opt_mux$11942 }
  Optimizing cells in module \soc.
Performed a total of 12 changes.

11.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~135 debug messages>
Removed a total of 45 cells.

11.10.6. Executing OPT_DFF pass (perform DFF optimizations).

11.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 2118 unused wires.
<suppressed ~3 debug messages>

11.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.10.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~175 debug messages>

11.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7848: $auto$opt_reduce.cc:134:opt_mux$11944
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8088: { $auto$opt_reduce.cc:134:opt_mux$11948 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7689_CMP $auto$opt_reduce.cc:134:opt_mux$11946 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8336: $auto$opt_reduce.cc:134:opt_mux$11950
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8568: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2689_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7715_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7689_CMP $auto$opt_reduce.cc:134:opt_mux$11952 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8842: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8723_CMP $auto$opt_reduce.cc:134:opt_mux$11954 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9209: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2689_Y $auto$opt_reduce.cc:134:opt_mux$11956 $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2687_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2691_Y }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5766: { $flatten\u_usb_cdc.\u_sie.$procmux$5439_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5438_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11737: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2306_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11456_CMP $auto$opt_reduce.cc:134:opt_mux$11958 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11753: { $auto$opt_reduce.cc:134:opt_mux$11960 $auto$opt_reduce.cc:134:opt_mux$11940 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$11949: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7715_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7689_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7290_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7289_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7149_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2691_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2689_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2687_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$11951: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7290_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7289_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7149_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2691_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2687_Y }
  Optimizing cells in module \soc.
Performed a total of 11 changes.

11.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.10.13. Executing OPT_DFF pass (perform DFF optimizations).

11.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.10.16. Rerunning OPT passes. (Maybe there is more to do..)

11.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~175 debug messages>

11.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.10.20. Executing OPT_DFF pass (perform DFF optimizations).

11.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.10.23. Finished OPT passes. (There is nothing left to do.)

11.11. Executing FSM pass (extract and optimize FSM).

11.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking soc.u_app.status_q as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register soc.u_app.u_fifo_if.addr_q.
Found FSM state register soc.u_usb_cdc.u_bulk_endp.out_state_q.
Not marking soc.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register soc.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register soc.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register soc.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register soc.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register soc.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

11.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_app.u_fifo_if.addr_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_app.\u_fifo_if.$procdff$11836
  root of input selection tree: $flatten\u_app.\u_fifo_if.$0\addr_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$962_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11930
  found ctrl input: $flatten\u_app.$procmux$2830_CMP
  found ctrl input: $flatten\u_app.$procmux$2833_CMP
  found state code: 2'01
  found state code: 2'11
  found state code: 2'10
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2877_CMP
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2878_CMP
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2879_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$11930 $flatten\u_app.$procmux$2830_CMP $flatten\u_app.$procmux$2833_CMP $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$962_Y }
  ctrl outputs: { $flatten\u_app.\u_fifo_if.$procmux$2879_CMP $flatten\u_app.\u_fifo_if.$procmux$2878_CMP $flatten\u_app.\u_fifo_if.$procmux$2877_CMP $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] }
  transition:       2'00 4'---0 ->       2'00 5'00000
  transition:       2'00 4'0001 ->       2'00 5'00000
  transition:       2'00 4'--11 ->       2'10 5'00010
  transition:       2'00 4'-1-1 ->       2'11 5'00011
  transition:       2'00 4'1--1 ->       2'01 5'00001
  transition:       2'10 4'---0 ->       2'10 5'01010
  transition:       2'10 4'0001 ->       2'00 5'01000
  transition:       2'10 4'--11 ->       2'10 5'01010
  transition:       2'10 4'-1-1 ->       2'11 5'01011
  transition:       2'10 4'1--1 ->       2'01 5'01001
  transition:       2'01 4'---0 ->       2'01 5'10001
  transition:       2'01 4'0001 ->       2'00 5'10000
  transition:       2'01 4'--11 ->       2'10 5'10010
  transition:       2'01 4'-1-1 ->       2'11 5'10011
  transition:       2'01 4'1--1 ->       2'01 5'10001
  transition:       2'11 4'---0 ->       2'11 5'00111
  transition:       2'11 4'0001 ->       2'00 5'00100
  transition:       2'11 4'--11 ->       2'10 5'00110
  transition:       2'11 4'-1-1 ->       2'11 5'00111
  transition:       2'11 4'1--1 ->       2'01 5'00101
Extracting FSM `\u_usb_cdc.u_bulk_endp.out_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11893
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2364_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2363_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2364_Y \u_usb_cdc.u_bulk_endp.out_ready_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2363_Y $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] }
  transition:       2'00 4'--0- ->       2'00 3'000
  transition:       2'00 4'0-10 ->       2'00 3'000
  transition:       2'00 4'0011 ->       2'01 3'001
  transition:       2'00 4'0111 ->       2'10 3'010
  transition:       2'00 4'1-1- ->       2'00 3'000
  transition:       2'10 4'--0- ->       2'10 3'110
  transition:       2'10 4'0-10 ->       2'00 3'100
  transition:       2'10 4'0011 ->       2'01 3'101
  transition:       2'10 4'0111 ->       2'10 3'110
  transition:       2'10 4'1-1- ->       2'00 3'100
  transition:       2'01 4'--0- ->       2'01 3'001
  transition:       2'01 4'0-10 ->       2'00 3'000
  transition:       2'01 4'0011 ->       2'01 3'001
  transition:       2'01 4'0111 ->       2'10 3'010
  transition:       2'01 4'1-1- ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11866
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7642_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7905_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8146_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8371_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8604_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8882_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9301_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9687_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11944
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:413$2552_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11946
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7689_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11948
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:581$2641_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:569$2638_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11950
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11952
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7715_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2689_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:507$2616_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:503$2594_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:488$2586_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8723_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:437$2561_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2567_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2691_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2687_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11956
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2560_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2549_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:362$2508_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9330_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9366_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9441_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9480_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9520_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:390$2536_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:386$2531_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:382$2528_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:378$2525_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2515_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2517_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:366$2512_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:397$2545_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:355$2507_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:362$2508_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2667_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2687_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2689_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2691_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7149_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7289_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7290_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7689_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7715_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8723_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$11944 \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9687_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9520_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9480_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9441_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9366_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9330_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9301_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8882_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8604_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8371_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8146_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7905_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7642_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:581$2641_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:569$2638_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:507$2616_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:503$2594_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:488$2586_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2567_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:437$2561_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2560_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:413$2552_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2549_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:397$2545_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:390$2536_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:386$2531_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:382$2528_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:378$2525_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2517_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2515_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:366$2512_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:355$2507_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endp.out_valid_i $auto$opt_reduce.cc:134:opt_mux$11946 $auto$opt_reduce.cc:134:opt_mux$11948 $auto$opt_reduce.cc:134:opt_mux$11950 $auto$opt_reduce.cc:134:opt_mux$11952 $auto$opt_reduce.cc:134:opt_mux$11956 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8723_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7715_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7689_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7290_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7289_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7149_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2691_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2689_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2687_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2667_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:362$2508_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'-------------------------------------0------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-0--------------------------------1------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-1--------------------------------1-0----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-10-----0000000-------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-11------------------------------01-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-11------------------------------11-1----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1-000001------------00-----------101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1------1------------1----------0-101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1------1------------1----------1-101----- ->     4'0001 15'000000000010001
  transition:     4'0000 45'-00-1-1----1---------------------0---101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1-1----1---------------------1---101----- ->     4'0010 15'000000000010010
  transition:     4'0000 45'-00-1--1---1----------------------0--101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1--1---1----------------------1--101----- ->     4'0011 15'000000000010011
  transition:     4'0000 45'-00-1---1--1--------------------0----101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1---1--1--------------------1----101----- ->     4'0110 15'000000000010110
  transition:     4'0000 45'-00-1------1-------------1-----0-----101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1------1-------------1-----1-----101----- ->     4'0111 15'000000000010111
  transition:     4'0000 45'-00-1----1-1------------------0------101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1----1-1------------------1------101----- ->     4'1000 15'000000000011000
  transition:     4'0000 45'-00-1-----11-----------------0-------101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1-----11-----------------1-------101----- ->     4'1001 15'000000000011001
  transition:     4'0000 45'-00-1------1----------------0--------111----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1------1----------------1--------111----- ->     4'1010 15'000000000011010
  transition:     4'0000 45'-00-1-------1------------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-1--------1-----------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-1---------1----------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-1----------1---------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-1-----------1--------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-1------------1-------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-10----------------------------------1------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'--1----------------------------------1------- ->     4'0000 15'000000000010000
  transition:     4'1000 45'-------------------------------------0------- ->     4'1000 15'000000001001000
  transition:     4'1000 45'-00-0--------------------------------1------- ->     4'1000 15'000000001001000
  transition:     4'1000 45'-00-1--------------------------------1-0----- ->     4'1000 15'000000001001000
  transition:     4'1000 45'-00-10-----0000000-------------------1-1----- ->     4'1000 15'000000001001000
  transition:     4'1000 45'-00-11------------------------------01-1----- ->     4'0000 15'000000001000000
  transition:     4'1000 45'-00-11------------------------------11-1----- ->     4'1011 15'000000001001011
  transition:     4'1000 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000000001001011
  transition:     4'1000 45'-0001-------1------------------------1-1----- ->     4'1000 15'000000001001000
  transition:     4'1000 45'-0011-------1------------------------1-1----- ->     4'1011 15'000000001001011
  transition:     4'1000 45'-00-1--------1------------0----------1-1----- ->     4'1000 15'000000001001000
  transition:     4'1000 45'-00-1--------1------------1----------1-1----- ->     4'1011 15'000000001001011
  transition:     4'1000 45'-00-1---------1-----------0----------1-1----- ->     4'1000 15'000000001001000
  transition:     4'1000 45'-00-1---------1-----------1----------1-1----- ->     4'1011 15'000000001001011
  transition:     4'1000 45'-00-1----------1----------0----------1-1----- ->     4'1000 15'000000001001000
  transition:     4'1000 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'000000001001011
  transition:     4'1000 45'-00-1-----------1---------0----------1-1-0--- ->     4'1000 15'000000001001000
  transition:     4'1000 45'-00-1-----------1---------1----------1-1-0--- ->     4'1011 15'000000001001011
  transition:     4'1000 45'-00-1------------1--------0----------1-1----- ->     4'1000 15'000000001001000
  transition:     4'1000 45'-00-1------------1--------1----------1-1----- ->     4'1011 15'000000001001011
  transition:     4'1000 45'-10----------------------------------1------- ->     4'1000 15'000000001001000
  transition:     4'1000 45'--1----------------------------------1------- ->     4'1000 15'000000001001000
  transition:     4'0100 45'-------------------------------------0------- ->     4'0100 15'000100000000100
  transition:     4'0100 45'-00-0--------------------------------1------- ->     4'0100 15'000100000000100
  transition:     4'0100 45'-00-1--------------------------------1-0----- ->     4'0100 15'000100000000100
  transition:     4'0100 45'-00-10-----0000000-------------------1-1----- ->     4'0100 15'000100000000100
  transition:     4'0100 45'-00-11------------------------------01-1----- ->     4'0000 15'000100000000000
  transition:     4'0100 45'-00-11------------------------------11-1----- ->     4'1011 15'000100000001011
  transition:     4'0100 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0100 45'-00-1-------1------------------------1-1----- ->     4'0100 15'000100000000100
  transition:     4'0100 45'-00-1--------1-----------------------1-1----- ->     4'0100 15'000100000000100
  transition:     4'0100 45'-00-1---------1-----------0----------1-1----- ->     4'0100 15'000100000000100
  transition:     4'0100 45'-00-1---------1-----------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0100 45'-00-1----------1----------0----------1-1----- ->     4'0100 15'000100000000100
  transition:     4'0100 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0100 45'-00-1-----------1--------------------1-1----- ->     4'0100 15'000100000000100
  transition:     4'0100 45'-00-1------------1-------------------1-1----- ->     4'0100 15'000100000000100
  transition:     4'0100 45'-10----------------------------------1------- ->     4'0100 15'000100000000100
  transition:     4'0100 45'--1----------------------------------1------- ->     4'0100 15'000100000000100
  transition:     4'0010 45'-------------------------------------0------- ->     4'0010 15'000001000000010
  transition:     4'0010 45'-00-0--------------------------------1------- ->     4'0010 15'000001000000010
  transition:     4'0010 45'-00-1--------------------------------1-0----- ->     4'0010 15'000001000000010
  transition:     4'0010 45'-00-10-----0000000-------------------1-1----- ->     4'0010 15'000001000000010
  transition:     4'0010 45'-00-11------------------------------01-1----- ->     4'0000 15'000001000000000
  transition:     4'0010 45'-00-11------------------------------11-1----- ->     4'1011 15'000001000001011
  transition:     4'0010 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000001000001011
  transition:     4'0010 45'-00-1-------1-------------0----------1-1----- ->     4'0010 15'000001000000010
  transition:     4'0010 45'-00-1-------1-------------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'0010 45'-00-1--------1------------0----------1-1----- ->     4'0010 15'000001000000010
  transition:     4'0010 45'-00-1--------1------------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'0010 45'-00-1---------1-----------0----------1-1----- ->     4'0010 15'000001000000010
  transition:     4'0010 45'-00-1---------1-----------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'0010 45'-00-1----------1----------0----------1-1----- ->     4'0010 15'000001000000010
  transition:     4'0010 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'0010 45'-00-1-----------1--0-----------------1-1----- ->     4'0010 15'000001000000010
  transition:     4'0010 45'-00-1-----------1--1-----------------1-1----- ->     4'1011 15'000001000001011
  transition:     4'0010 45'-00-1------------1--------0----------1-1----- ->     4'0010 15'000001000000010
  transition:     4'0010 45'-00-1------------1--------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'0010 45'-10----------------------------------1------- ->     4'0010 15'000001000000010
  transition:     4'0010 45'--1----------------------------------1------- ->     4'0010 15'000001000000010
  transition:     4'1010 45'-------------------------------------0------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-0--------------------------------1------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-1--------------------------------1-0----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-10-----0000000-------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-11------------------------------01-1----- ->     4'0000 15'000000000000000
  transition:     4'1010 45'-00-11------------------------------11-1----- ->     4'1011 15'000000000001011
  transition:     4'1010 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000000000001011
  transition:     4'1010 45'-00-1-------1------------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-1--------1-----------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-1---------1----------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-1----------1---------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-1-----------1--------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-1------------1-------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-10----------------------------------1------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'--1----------------------------------1------- ->     4'1010 15'000000000001010
  transition:     4'0110 45'-------------------------------------0------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-0--------------------------------1------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1--------------------------------1-0----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-10-----0000000-------------------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-11------------------------------01-1----- ->     4'0000 15'010000000000000
  transition:     4'0110 45'-00-11------------------------------11-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1------1-------------------------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1-------1-------------0----------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1-------1-------------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1--------1------------0----------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1--------1------------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1---------1------0---------------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1---------1------1---------------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1----------1----------0----------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1-----------1--0-----------------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1-----------1--1-----------------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1------------1--------0----------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1------------1--------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-10----------------------------------1------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'--1----------------------------------1------- ->     4'0110 15'010000000000110
  transition:     4'0001 45'-------------------------------------0------- ->     4'0001 15'000000010000001
  transition:     4'0001 45'-00-0--------------------------------1------- ->     4'0001 15'000000010000001
  transition:     4'0001 45'-00-1--------------------------------1-0----- ->     4'0001 15'000000010000001
  transition:     4'0001 45'-00-10-----0000000-------------------1-1----- ->     4'0001 15'000000010000001
  transition:     4'0001 45'-00-11------------------------------01-1----- ->     4'0000 15'000000010000000
  transition:     4'0001 45'-00-11------------------------------11-1----- ->     4'1011 15'000000010001011
  transition:     4'0001 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0001 45'-00-1-------1--------------0---------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0001 45'-00-1-------1--------------1---------1-1----- ->     4'0001 15'000000010000001
  transition:     4'0001 45'-00-1--------1------------0----------1-1----- ->     4'0001 15'000000010000001
  transition:     4'0001 45'-00-1--------1------------1----------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0001 45'-00-1---------1-------0--------------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0001 45'-00-1---------1-------1--------------1-1----- ->     4'0001 15'000000010000001
  transition:     4'0001 45'-00-1----------1----------0----------1-1----- ->     4'0001 15'000000010000001
  transition:     4'0001 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0001 45'-00-1-----------1---------0----------1-1-0--- ->     4'0001 15'000000010000001
  transition:     4'0001 45'-00-1-----------1---------1----------1-1-0--- ->     4'1011 15'000000010001011
  transition:     4'0001 45'-00-1------------1--------0----------1-1----- ->     4'0001 15'000000010000001
  transition:     4'0001 45'-00-1------------1--------1----------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0001 45'-10----------------------------------1------- ->     4'0001 15'000000010000001
  transition:     4'0001 45'--1----------------------------------1------- ->     4'0001 15'000000010000001
  transition:     4'1001 45'-------------------------------------0------- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-0--------------------------------1------- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-1--------------------------------1-0----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-10-----0000000-------------------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-11------------------------------01-1----- ->     4'0000 15'000000100000000
  transition:     4'1001 45'-00-11------------------------------11-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00-1-------1-----------00-----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00-1-------1-----------1------------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-1-------1------------1-----------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-1--------1------------0----------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-1--------1------------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00-1---------1-----------0----------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-1---------1-----------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00-1----------1----------0----------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00-1-----------1---------0----------1-1-0--- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-1-----------1---------1----------1-1-0--- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00-1------------1--------0----------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-1------------1--------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-10----------------------------------1------- ->     4'1001 15'000000100001001
  transition:     4'1001 45'--1----------------------------------1------- ->     4'1001 15'000000100001001
  transition:     4'0101 45'-------------------------------------0------- ->     4'0101 15'000010000000101
  transition:     4'0101 45'-00-0--------------------------------1------- ->     4'0101 15'000010000000101
  transition:     4'0101 45'-00-1--------------------------------1-0----- ->     4'0101 15'000010000000101
  transition:     4'0101 45'-00-10-----0000000-------------------1-1----- ->     4'0101 15'000010000000101
  transition:     4'0101 45'-00-11------------------------------01-1----- ->     4'0000 15'000010000000000
  transition:     4'0101 45'-00-11------------------------------11-1----- ->     4'1011 15'000010000001011
  transition:     4'0101 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000010000001011
  transition:     4'0101 45'-00-1-------1------------------------1-1----- ->     4'0101 15'000010000000101
  transition:     4'0101 45'-00-1--------1-----------------------1-1----- ->     4'0101 15'000010000000101
  transition:     4'0101 45'-00-1---------1-----------0----------1-1----- ->     4'0101 15'000010000000101
  transition:     4'0101 45'-00-1---------1-----------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'0101 45'-00-1----------1----------0----------1-1----- ->     4'0101 15'000010000000101
  transition:     4'0101 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'0101 45'-00-1-----------1--------------------1-1----- ->     4'0101 15'000010000000101
  transition:     4'0101 45'-00-1------------1-------------------1-1----- ->     4'0101 15'000010000000101
  transition:     4'0101 45'-10----------------------------------1------- ->     4'0101 15'000010000000101
  transition:     4'0101 45'--1----------------------------------1------- ->     4'0101 15'000010000000101
  transition:     4'0011 45'-------------------------------------0------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-0--------------------------------1------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-1--------------------------------1-0----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-10-----0000000-------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-11------------------------------01-1----- ->     4'0000 15'100000000000000
  transition:     4'0011 45'-00-11------------------------------11-1----- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-00-1------1-------------------------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-00-1-------1-------------0----------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-1-------1-------------1----------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-00-1--------1---------00------------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-00-1--------1---------10------------1-1----- ->     4'0101 15'100000000000101
  transition:     4'0011 45'-00-1--------1----------1------------1-1----- ->     4'0100 15'100000000000100
  transition:     4'0011 45'-00-1---------1----------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-1----------1---------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-1-----------1--------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-1------------1-------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-10----------------------------------1------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'--1----------------------------------1------- ->     4'0011 15'100000000000011
  transition:     4'1011 45'-------------------------------------0------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-0--------------------------------1------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1--------------------------------1-0----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-10-----0000000-------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-11------------------------------01-1----- ->     4'0000 15'000000000100000
  transition:     4'1011 45'-00-11------------------------------11-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1-------1------------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1--------1-----------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1---------1----------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1----------1---------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1-----------1--------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1------------1-------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-10----------------------------------1------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--1----------------------------------1------- ->     4'1011 15'000000000101011
  transition:     4'0111 45'-------------------------------------0------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-0--------------------------------1------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1--------------------------------1-0----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-10-----0000000-------------------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-11------------------------------01-1----- ->     4'0000 15'001000000000000
  transition:     4'0111 45'-00-11------------------------------11-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1------1-------------------------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1-------1-------------0----------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1-------1-------------1----------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1--------1------------0----------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1--------1------------1----------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1---------1-----0----------------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1---------1-----1----------------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1----------1----------0----------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1-----------1-0------------------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1-----------1-1------------------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1------------1--------0----------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1------------1--------1----------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-10----------------------------------1------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'--1----------------------------------1------- ->     4'0111 15'001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11860
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10174_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found state code: 3'100
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:657$2672_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:638$2666_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2667_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:644$2669_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:339$2498_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:339$2498_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10174_CMP [0]
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:258$2482_Y
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10174_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:657$2672_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:644$2669_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2667_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:638$2666_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10174_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:339$2498_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:258$2482_Y }
  transition:      3'000 11'-------0--- ->      3'000 9'100010000
  transition:      3'000 11'00-----1--- ->      3'000 9'100010000
  transition:      3'000 11'10-----1--- ->      3'010 9'100010100
  transition:      3'000 11'-1-----1--- ->      3'000 9'100010000
  transition:      3'100 11'-------0--- ->      3'100 9'001011000
  transition:      3'100 11'00-----1--- ->      3'000 9'001010000
  transition:      3'100 11'10-----1--- ->      3'010 9'001010100
  transition:      3'100 11'-1-----1--- ->      3'000 9'001010000
  transition:      3'010 11'-------0--- ->      3'010 9'000110100
  transition:      3'010 11'00----01--0 ->      3'001 9'000110010
  transition:      3'010 11'00--00110-0 ->      3'011 9'000110110
  transition:      3'010 11'00--10110-0 ->      3'100 9'000111000
  transition:      3'010 11'00---0111-0 ->      3'011 9'000110110
  transition:      3'010 11'00---111--0 ->      3'001 9'000110010
  transition:      3'010 11'00-----1--1 ->      3'010 9'000110100
  transition:      3'010 11'10-----1--- ->      3'010 9'000110100
  transition:      3'010 11'-1-----1--- ->      3'000 9'000110000
  transition:      3'001 11'-------0--- ->      3'001 9'000000011
  transition:      3'001 11'00-----1--- ->      3'001 9'000000011
  transition:      3'001 11'10-----1--- ->      3'010 9'000000101
  transition:      3'001 11'-1-----1--- ->      3'001 9'000000011
  transition:      3'011 11'-------0--- ->      3'011 9'010010110
  transition:      3'011 11'00-----1000 ->      3'100 9'010011000
  transition:      3'011 11'00-----1001 ->      3'011 9'010010110
  transition:      3'011 11'00-----101- ->      3'001 9'010010010
  transition:      3'011 11'00-0---11-0 ->      3'011 9'010010110
  transition:      3'011 11'00-1---1100 ->      3'100 9'010011000
  transition:      3'011 11'00-1---1110 ->      3'001 9'010010010
  transition:      3'011 11'00-----11-1 ->      3'001 9'010010010
  transition:      3'011 11'10-----1--- ->      3'010 9'010010100
  transition:      3'011 11'-1-----1--- ->      3'000 9'010010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$11847
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6011_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3021_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3141_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1889_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3297_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1887_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3298_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1886_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5984_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6004_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2270_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2256_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2261_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2175_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2096_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2097_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2098_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2099_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2008_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5438_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5439_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2023_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1886_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1887_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1889_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3021_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3141_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3297_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3298_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5984_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6004_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6011_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6412_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6416_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$5439_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5438_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2270_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2261_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2256_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2175_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2099_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2098_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2097_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2096_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2023_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2008_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$6416_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6412_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6011_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6004_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5984_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3298_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3297_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3141_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3021_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1889_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1887_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1886_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11901
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.rx_en
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1458_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1460_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10774_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11199_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11323_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1461_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1488_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1482_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1503_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1504_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1491_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1499_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1456_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1490_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1494_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1487_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11323_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11199_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10774_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1460_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1458_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1456_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1461_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1482_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1487_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1488_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1490_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1491_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1494_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1499_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1503_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1504_Y \u_usb_cdc.u_sie.rx_en }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1458_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1460_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10774_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11199_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11323_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1-----------0 ->      3'000 8'00000001
  transition:      3'000 13'1---0-------1 ->      3'000 8'00000001
  transition:      3'000 13'1---1-------1 ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1-----------0 ->      3'000 8'10000000
  transition:      3'100 13'1-----------1 ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1-----------0 ->      3'000 8'00000100
  transition:      3'010 13'1--0-0----001 ->      3'010 8'00010100
  transition:      3'010 13'1--0-0-0--011 ->      3'010 8'00010100
  transition:      3'010 13'1--0-0-1--011 ->      3'100 8'00100100
  transition:      3'010 13'1--0-0----1-1 ->      3'100 8'00100100
  transition:      3'010 13'10-1-0---0--1 ->      3'100 8'00100100
  transition:      3'010 13'11-1-0---0--1 ->      3'010 8'00010100
  transition:      3'010 13'1--1-0---1--1 ->      3'011 8'00011100
  transition:      3'010 13'1----1------1 ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1-----------0 ->      3'000 8'00000010
  transition:      3'001 13'1-----00----1 ->      3'001 8'00001010
  transition:      3'001 13'1-----010---1 ->      3'000 8'00000010
  transition:      3'001 13'1-----011---1 ->      3'010 8'00010010
  transition:      3'001 13'1-----1-----1 ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1-----------0 ->      3'000 8'01000000
  transition:      3'011 13'1-0---------1 ->      3'100 8'01100000
  transition:      3'011 13'1-1---------1 ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11910
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1418_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1396_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11456_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11541_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2306_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1426_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2306_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11541_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11456_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1396_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1418_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1426_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1396_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11456_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11541_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2306_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

11.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12011' from module `\soc'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12004' from module `\soc'.
  Merging pattern 13'1-----------0 and 13'1-----------1 from group (1 0 8'10000000).
  Merging pattern 13'1-----------1 and 13'1-----------0 from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11990' from module `\soc'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11982' from module `\soc'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10174_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11969' from module `\soc'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11944.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11946.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11950.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11952.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11956.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11966' from module `\soc'.
Optimizing FSM `$fsm$\u_app.u_fifo_if.addr_q$11961' from module `\soc'.

11.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 160 unused cells and 160 unused wires.
<suppressed ~167 debug messages>

11.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_app.u_fifo_if.addr_q$11961' from module `\soc'.
  Removing unused output signal $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] [0].
  Removing unused output signal $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11966' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11969' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:362$2508_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7689_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8723_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11982' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:339$2498_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10174_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11990' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$5984_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$6004_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12004' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12011' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

11.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_app.u_fifo_if.addr_q$11961' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11966' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11969' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11982' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11990' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12004' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12011' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

11.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_app.u_fifo_if.addr_q$11961' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_app.u_fifo_if.addr_q$11961 (\u_app.u_fifo_if.addr_q):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$962_Y
    1: $flatten\u_app.$procmux$2833_CMP
    2: $flatten\u_app.$procmux$2830_CMP
    3: $auto$opt_reduce.cc:134:opt_mux$11930

  Output signals:
    0: $flatten\u_app.\u_fifo_if.$procmux$2877_CMP
    1: $flatten\u_app.\u_fifo_if.$procmux$2878_CMP
    2: $flatten\u_app.\u_fifo_if.$procmux$2879_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 3'000
      1:     0 4'0001   ->     0 3'000
      2:     0 4'--11   ->     1 3'000
      3:     0 4'1--1   ->     2 3'000
      4:     0 4'-1-1   ->     3 3'000
      5:     1 4'0001   ->     0 3'010
      6:     1 4'---0   ->     1 3'010
      7:     1 4'--11   ->     1 3'010
      8:     1 4'1--1   ->     2 3'010
      9:     1 4'-1-1   ->     3 3'010
     10:     2 4'0001   ->     0 3'100
     11:     2 4'--11   ->     1 3'100
     12:     2 4'---0   ->     2 3'100
     13:     2 4'1--1   ->     2 3'100
     14:     2 4'-1-1   ->     3 3'100
     15:     3 4'0001   ->     0 3'001
     16:     3 4'--11   ->     1 3'001
     17:     3 4'1--1   ->     2 3'001
     18:     3 4'---0   ->     3 3'001
     19:     3 4'-1-1   ->     3 3'001

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11966' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11966 (\u_usb_cdc.u_bulk_endp.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_bulk_endp.out_ready_i
    2: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2364_Y
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2363_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'0-10   ->     0 1'0
      1:     0 4'--0-   ->     0 1'0
      2:     0 4'1-1-   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0011   ->     2 1'0
      5:     1 4'0-10   ->     0 1'1
      6:     1 4'1-1-   ->     0 1'1
      7:     1 4'0111   ->     1 1'1
      8:     1 4'--0-   ->     1 1'1
      9:     1 4'0011   ->     2 1'1
     10:     2 4'0-10   ->     0 1'0
     11:     2 4'1-1-   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'0011   ->     2 1'0
     14:     2 4'--0-   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11969' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$11969 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_mux$11948
    1: \u_usb_cdc.u_bulk_endp.out_valid_i
    2: \u_usb_cdc.u_ctrl_endp.class_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:355$2507_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:366$2512_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2515_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2517_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:378$2525_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:382$2528_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:386$2531_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:390$2536_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:397$2545_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2549_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:413$2552_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2560_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:437$2561_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2567_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:488$2586_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:503$2594_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:507$2616_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:569$2638_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:581$2641_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7642_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7905_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8146_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8371_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8604_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8882_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9301_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9330_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9366_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9441_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9480_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9520_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9687_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009_CMP
   37: \u_usb_cdc.u_sie.data_q [15]
   38: \u_usb_cdc.u_sie.out_err_q
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2667_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2687_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2689_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2691_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7149_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7289_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7290_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7715_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'00-1--------------------------------1-0-   ->     0 8'00000000
      1:     0 40'00-11------------------------------01-1-   ->     0 8'00000000
      2:     0 40'00-10-----0000000-------------------1-1-   ->     0 8'00000000
      3:     0 40'00-1------------1-------------------1-1-   ->     0 8'00000000
      4:     0 40'00-1-----------1--------------------1-1-   ->     0 8'00000000
      5:     0 40'00-1----------1---------------------1-1-   ->     0 8'00000000
      6:     0 40'00-1---------1----------------------1-1-   ->     0 8'00000000
      7:     0 40'00-1--------1-----------------------1-1-   ->     0 8'00000000
      8:     0 40'00-1-------1------------------------1-1-   ->     0 8'00000000
      9:     0 40'------------------------------------0---   ->     0 8'00000000
     10:     0 40'00-0--------------------------------1---   ->     0 8'00000000
     11:     0 40'10----------------------------------1---   ->     0 8'00000000
     12:     0 40'-1----------------------------------1---   ->     0 8'00000000
     13:     0 40'00-1----1-1------------------1------101-   ->     1 8'00000000
     14:     0 40'00-1-1----1---------------------1---101-   ->     3 8'00000000
     15:     0 40'00-1------1----------------1--------111-   ->     4 8'00000000
     16:     0 40'00-1---1--1--------------------1----101-   ->     5 8'00000000
     17:     0 40'00-1------1------------1----------1-101-   ->     6 8'00000000
     18:     0 40'00-1-----11-----------------1-------101-   ->     7 8'00000000
     19:     0 40'00-1--1---1----------------------1--101-   ->     9 8'00000000
     20:     0 40'00-1------1------------1----------0-101-   ->    10 8'00000000
     21:     0 40'00-1--1---1----------------------0--101-   ->    10 8'00000000
     22:     0 40'00-1-1----1---------------------0---101-   ->    10 8'00000000
     23:     0 40'00-1---1--1--------------------0----101-   ->    10 8'00000000
     24:     0 40'00-1------1-------------1-----0-----101-   ->    10 8'00000000
     25:     0 40'00-1----1-1------------------0------101-   ->    10 8'00000000
     26:     0 40'00-1-----11-----------------0-------101-   ->    10 8'00000000
     27:     0 40'00-1-000001------------00-----------101-   ->    10 8'00000000
     28:     0 40'00-1------1----------------0--------111-   ->    10 8'00000000
     29:     0 40'00-11------------------------------11-1-   ->    10 8'00000000
     30:     0 40'00-1------1-------------1-----1-----101-   ->    11 8'00000000
     31:     1 40'00-11------------------------------01-1-   ->     0 8'00000010
     32:     1 40'00-1-----------1---------0----------1-10   ->     1 8'00000010
     33:     1 40'00-1--------------------------------1-0-   ->     1 8'00000010
     34:     1 40'00-1------------1--------0----------1-1-   ->     1 8'00000010
     35:     1 40'00-1----------1----------0----------1-1-   ->     1 8'00000010
     36:     1 40'00-1---------1-----------0----------1-1-   ->     1 8'00000010
     37:     1 40'00-1--------1------------0----------1-1-   ->     1 8'00000010
     38:     1 40'00-10-----0000000-------------------1-1-   ->     1 8'00000010
     39:     1 40'0001-------1------------------------1-1-   ->     1 8'00000010
     40:     1 40'------------------------------------0---   ->     1 8'00000010
     41:     1 40'00-0--------------------------------1---   ->     1 8'00000010
     42:     1 40'10----------------------------------1---   ->     1 8'00000010
     43:     1 40'-1----------------------------------1---   ->     1 8'00000010
     44:     1 40'00-1-----------1---------1----------1-10   ->    10 8'00000010
     45:     1 40'00-11------------------------------11-1-   ->    10 8'00000010
     46:     1 40'00-1------------1--------1----------1-1-   ->    10 8'00000010
     47:     1 40'00-1----------1----------1----------1-1-   ->    10 8'00000010
     48:     1 40'00-1---------1-----------1----------1-1-   ->    10 8'00000010
     49:     1 40'00-1--------1------------1----------1-1-   ->    10 8'00000010
     50:     1 40'0011-------1------------------------1-1-   ->    10 8'00000010
     51:     1 40'00-1------1-------------------------1-1-   ->    10 8'00000010
     52:     2 40'00-11------------------------------01-1-   ->     0 8'01000000
     53:     2 40'00-1--------------------------------1-0-   ->     2 8'01000000
     54:     2 40'00-1----------1----------0----------1-1-   ->     2 8'01000000
     55:     2 40'00-1---------1-----------0----------1-1-   ->     2 8'01000000
     56:     2 40'00-10-----0000000-------------------1-1-   ->     2 8'01000000
     57:     2 40'00-1------------1-------------------1-1-   ->     2 8'01000000
     58:     2 40'00-1-----------1--------------------1-1-   ->     2 8'01000000
     59:     2 40'00-1--------1-----------------------1-1-   ->     2 8'01000000
     60:     2 40'00-1-------1------------------------1-1-   ->     2 8'01000000
     61:     2 40'------------------------------------0---   ->     2 8'01000000
     62:     2 40'00-0--------------------------------1---   ->     2 8'01000000
     63:     2 40'10----------------------------------1---   ->     2 8'01000000
     64:     2 40'-1----------------------------------1---   ->     2 8'01000000
     65:     2 40'00-11------------------------------11-1-   ->    10 8'01000000
     66:     2 40'00-1----------1----------1----------1-1-   ->    10 8'01000000
     67:     2 40'00-1---------1-----------1----------1-1-   ->    10 8'01000000
     68:     2 40'00-1------1-------------------------1-1-   ->    10 8'01000000
     69:     3 40'00-11------------------------------01-1-   ->     0 8'00010000
     70:     3 40'00-1--------------------------------1-0-   ->     3 8'00010000
     71:     3 40'00-1------------1--------0----------1-1-   ->     3 8'00010000
     72:     3 40'00-1----------1----------0----------1-1-   ->     3 8'00010000
     73:     3 40'00-1---------1-----------0----------1-1-   ->     3 8'00010000
     74:     3 40'00-1--------1------------0----------1-1-   ->     3 8'00010000
     75:     3 40'00-1-------1-------------0----------1-1-   ->     3 8'00010000
     76:     3 40'00-1-----------1--0-----------------1-1-   ->     3 8'00010000
     77:     3 40'00-10-----0000000-------------------1-1-   ->     3 8'00010000
     78:     3 40'------------------------------------0---   ->     3 8'00010000
     79:     3 40'00-0--------------------------------1---   ->     3 8'00010000
     80:     3 40'10----------------------------------1---   ->     3 8'00010000
     81:     3 40'-1----------------------------------1---   ->     3 8'00010000
     82:     3 40'00-11------------------------------11-1-   ->    10 8'00010000
     83:     3 40'00-1------------1--------1----------1-1-   ->    10 8'00010000
     84:     3 40'00-1----------1----------1----------1-1-   ->    10 8'00010000
     85:     3 40'00-1---------1-----------1----------1-1-   ->    10 8'00010000
     86:     3 40'00-1--------1------------1----------1-1-   ->    10 8'00010000
     87:     3 40'00-1-------1-------------1----------1-1-   ->    10 8'00010000
     88:     3 40'00-1-----------1--1-----------------1-1-   ->    10 8'00010000
     89:     3 40'00-1------1-------------------------1-1-   ->    10 8'00010000
     90:     4 40'00-11------------------------------01-1-   ->     0 8'00000000
     91:     4 40'00-1--------------------------------1-0-   ->     4 8'00000000
     92:     4 40'00-10-----0000000-------------------1-1-   ->     4 8'00000000
     93:     4 40'00-1------------1-------------------1-1-   ->     4 8'00000000
     94:     4 40'00-1-----------1--------------------1-1-   ->     4 8'00000000
     95:     4 40'00-1----------1---------------------1-1-   ->     4 8'00000000
     96:     4 40'00-1---------1----------------------1-1-   ->     4 8'00000000
     97:     4 40'00-1--------1-----------------------1-1-   ->     4 8'00000000
     98:     4 40'00-1-------1------------------------1-1-   ->     4 8'00000000
     99:     4 40'------------------------------------0---   ->     4 8'00000000
    100:     4 40'00-0--------------------------------1---   ->     4 8'00000000
    101:     4 40'10----------------------------------1---   ->     4 8'00000000
    102:     4 40'-1----------------------------------1---   ->     4 8'00000000
    103:     4 40'00-11------------------------------11-1-   ->    10 8'00000000
    104:     4 40'00-1------1-------------------------1-1-   ->    10 8'00000000
    105:     5 40'00-11------------------------------01-1-   ->     0 8'10000000
    106:     5 40'00-1--------------------------------1-0-   ->     5 8'10000000
    107:     5 40'00-1------------1--------0----------1-1-   ->     5 8'10000000
    108:     5 40'00-1----------1----------0----------1-1-   ->     5 8'10000000
    109:     5 40'00-1--------1------------0----------1-1-   ->     5 8'10000000
    110:     5 40'00-1-------1-------------0----------1-1-   ->     5 8'10000000
    111:     5 40'00-1---------1------1---------------1-1-   ->     5 8'10000000
    112:     5 40'00-1-----------1--0-----------------1-1-   ->     5 8'10000000
    113:     5 40'00-10-----0000000-------------------1-1-   ->     5 8'10000000
    114:     5 40'------------------------------------0---   ->     5 8'10000000
    115:     5 40'00-0--------------------------------1---   ->     5 8'10000000
    116:     5 40'10----------------------------------1---   ->     5 8'10000000
    117:     5 40'-1----------------------------------1---   ->     5 8'10000000
    118:     5 40'00-11------------------------------11-1-   ->    10 8'10000000
    119:     5 40'00-1------------1--------1----------1-1-   ->    10 8'10000000
    120:     5 40'00-1----------1----------1----------1-1-   ->    10 8'10000000
    121:     5 40'00-1--------1------------1----------1-1-   ->    10 8'10000000
    122:     5 40'00-1-------1-------------1----------1-1-   ->    10 8'10000000
    123:     5 40'00-1---------1------0---------------1-1-   ->    10 8'10000000
    124:     5 40'00-1-----------1--1-----------------1-1-   ->    10 8'10000000
    125:     5 40'00-1------1-------------------------1-1-   ->    10 8'10000000
    126:     6 40'00-11------------------------------01-1-   ->     0 8'00000100
    127:     6 40'00-1-----------1---------0----------1-10   ->     6 8'00000100
    128:     6 40'00-1--------------------------------1-0-   ->     6 8'00000100
    129:     6 40'00-1-------1--------------1---------1-1-   ->     6 8'00000100
    130:     6 40'00-1------------1--------0----------1-1-   ->     6 8'00000100
    131:     6 40'00-1----------1----------0----------1-1-   ->     6 8'00000100
    132:     6 40'00-1--------1------------0----------1-1-   ->     6 8'00000100
    133:     6 40'00-1---------1-------1--------------1-1-   ->     6 8'00000100
    134:     6 40'00-10-----0000000-------------------1-1-   ->     6 8'00000100
    135:     6 40'------------------------------------0---   ->     6 8'00000100
    136:     6 40'00-0--------------------------------1---   ->     6 8'00000100
    137:     6 40'10----------------------------------1---   ->     6 8'00000100
    138:     6 40'-1----------------------------------1---   ->     6 8'00000100
    139:     6 40'00-1-----------1---------1----------1-10   ->    10 8'00000100
    140:     6 40'00-11------------------------------11-1-   ->    10 8'00000100
    141:     6 40'00-1-------1--------------0---------1-1-   ->    10 8'00000100
    142:     6 40'00-1------------1--------1----------1-1-   ->    10 8'00000100
    143:     6 40'00-1----------1----------1----------1-1-   ->    10 8'00000100
    144:     6 40'00-1--------1------------1----------1-1-   ->    10 8'00000100
    145:     6 40'00-1---------1-------0--------------1-1-   ->    10 8'00000100
    146:     6 40'00-1------1-------------------------1-1-   ->    10 8'00000100
    147:     7 40'00-11------------------------------01-1-   ->     0 8'00001000
    148:     7 40'00-1-----------1---------0----------1-10   ->     7 8'00001000
    149:     7 40'00-1--------------------------------1-0-   ->     7 8'00001000
    150:     7 40'00-1------------1--------0----------1-1-   ->     7 8'00001000
    151:     7 40'00-1----------1----------0----------1-1-   ->     7 8'00001000
    152:     7 40'00-1---------1-----------0----------1-1-   ->     7 8'00001000
    153:     7 40'00-1--------1------------0----------1-1-   ->     7 8'00001000
    154:     7 40'00-1-------1------------1-----------1-1-   ->     7 8'00001000
    155:     7 40'00-1-------1-----------1------------1-1-   ->     7 8'00001000
    156:     7 40'00-10-----0000000-------------------1-1-   ->     7 8'00001000
    157:     7 40'------------------------------------0---   ->     7 8'00001000
    158:     7 40'00-0--------------------------------1---   ->     7 8'00001000
    159:     7 40'10----------------------------------1---   ->     7 8'00001000
    160:     7 40'-1----------------------------------1---   ->     7 8'00001000
    161:     7 40'00-1-----------1---------1----------1-10   ->    10 8'00001000
    162:     7 40'00-11------------------------------11-1-   ->    10 8'00001000
    163:     7 40'00-1------------1--------1----------1-1-   ->    10 8'00001000
    164:     7 40'00-1----------1----------1----------1-1-   ->    10 8'00001000
    165:     7 40'00-1---------1-----------1----------1-1-   ->    10 8'00001000
    166:     7 40'00-1--------1------------1----------1-1-   ->    10 8'00001000
    167:     7 40'00-1-------1-----------00-----------1-1-   ->    10 8'00001000
    168:     7 40'00-1------1-------------------------1-1-   ->    10 8'00001000
    169:     8 40'00-11------------------------------01-1-   ->     0 8'00100000
    170:     8 40'00-1--------------------------------1-0-   ->     8 8'00100000
    171:     8 40'00-1----------1----------0----------1-1-   ->     8 8'00100000
    172:     8 40'00-1---------1-----------0----------1-1-   ->     8 8'00100000
    173:     8 40'00-10-----0000000-------------------1-1-   ->     8 8'00100000
    174:     8 40'00-1------------1-------------------1-1-   ->     8 8'00100000
    175:     8 40'00-1-----------1--------------------1-1-   ->     8 8'00100000
    176:     8 40'00-1--------1-----------------------1-1-   ->     8 8'00100000
    177:     8 40'00-1-------1------------------------1-1-   ->     8 8'00100000
    178:     8 40'------------------------------------0---   ->     8 8'00100000
    179:     8 40'00-0--------------------------------1---   ->     8 8'00100000
    180:     8 40'10----------------------------------1---   ->     8 8'00100000
    181:     8 40'-1----------------------------------1---   ->     8 8'00100000
    182:     8 40'00-11------------------------------11-1-   ->    10 8'00100000
    183:     8 40'00-1----------1----------1----------1-1-   ->    10 8'00100000
    184:     8 40'00-1---------1-----------1----------1-1-   ->    10 8'00100000
    185:     8 40'00-1------1-------------------------1-1-   ->    10 8'00100000
    186:     9 40'00-11------------------------------01-1-   ->     0 8'00000000
    187:     9 40'00-1--------1----------1------------1-1-   ->     2 8'00000000
    188:     9 40'00-1--------1---------10------------1-1-   ->     8 8'00000000
    189:     9 40'00-1--------------------------------1-0-   ->     9 8'00000000
    190:     9 40'00-1-------1-------------0----------1-1-   ->     9 8'00000000
    191:     9 40'00-10-----0000000-------------------1-1-   ->     9 8'00000000
    192:     9 40'00-1------------1-------------------1-1-   ->     9 8'00000000
    193:     9 40'00-1-----------1--------------------1-1-   ->     9 8'00000000
    194:     9 40'00-1----------1---------------------1-1-   ->     9 8'00000000
    195:     9 40'00-1---------1----------------------1-1-   ->     9 8'00000000
    196:     9 40'------------------------------------0---   ->     9 8'00000000
    197:     9 40'00-0--------------------------------1---   ->     9 8'00000000
    198:     9 40'10----------------------------------1---   ->     9 8'00000000
    199:     9 40'-1----------------------------------1---   ->     9 8'00000000
    200:     9 40'00-11------------------------------11-1-   ->    10 8'00000000
    201:     9 40'00-1-------1-------------1----------1-1-   ->    10 8'00000000
    202:     9 40'00-1--------1---------00------------1-1-   ->    10 8'00000000
    203:     9 40'00-1------1-------------------------1-1-   ->    10 8'00000000
    204:    10 40'00-11------------------------------01-1-   ->     0 8'00000001
    205:    10 40'00-1--------------------------------1-0-   ->    10 8'00000001
    206:    10 40'00-11------------------------------11-1-   ->    10 8'00000001
    207:    10 40'00-10-----0000000-------------------1-1-   ->    10 8'00000001
    208:    10 40'00-1------------1-------------------1-1-   ->    10 8'00000001
    209:    10 40'00-1-----------1--------------------1-1-   ->    10 8'00000001
    210:    10 40'00-1----------1---------------------1-1-   ->    10 8'00000001
    211:    10 40'00-1---------1----------------------1-1-   ->    10 8'00000001
    212:    10 40'00-1--------1-----------------------1-1-   ->    10 8'00000001
    213:    10 40'00-1-------1------------------------1-1-   ->    10 8'00000001
    214:    10 40'00-1------1-------------------------1-1-   ->    10 8'00000001
    215:    10 40'------------------------------------0---   ->    10 8'00000001
    216:    10 40'00-0--------------------------------1---   ->    10 8'00000001
    217:    10 40'10----------------------------------1---   ->    10 8'00000001
    218:    10 40'-1----------------------------------1---   ->    10 8'00000001
    219:    11 40'00-11------------------------------01-1-   ->     0 8'00000000
    220:    11 40'00-11------------------------------11-1-   ->    10 8'00000000
    221:    11 40'00-1------------1--------1----------1-1-   ->    10 8'00000000
    222:    11 40'00-1----------1----------1----------1-1-   ->    10 8'00000000
    223:    11 40'00-1--------1------------1----------1-1-   ->    10 8'00000000
    224:    11 40'00-1-------1-------------1----------1-1-   ->    10 8'00000000
    225:    11 40'00-1---------1-----0----------------1-1-   ->    10 8'00000000
    226:    11 40'00-1-----------1-1------------------1-1-   ->    10 8'00000000
    227:    11 40'00-1------1-------------------------1-1-   ->    10 8'00000000
    228:    11 40'00-1--------------------------------1-0-   ->    11 8'00000000
    229:    11 40'00-1------------1--------0----------1-1-   ->    11 8'00000000
    230:    11 40'00-1----------1----------0----------1-1-   ->    11 8'00000000
    231:    11 40'00-1--------1------------0----------1-1-   ->    11 8'00000000
    232:    11 40'00-1-------1-------------0----------1-1-   ->    11 8'00000000
    233:    11 40'00-1---------1-----1----------------1-1-   ->    11 8'00000000
    234:    11 40'00-1-----------1-0------------------1-1-   ->    11 8'00000000
    235:    11 40'00-10-----0000000-------------------1-1-   ->    11 8'00000000
    236:    11 40'------------------------------------0---   ->    11 8'00000000
    237:    11 40'00-0--------------------------------1---   ->    11 8'00000000
    238:    11 40'10----------------------------------1---   ->    11 8'00000000
    239:    11 40'-1----------------------------------1---   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11982' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$11982 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   10
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:638$2666_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2667_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:644$2669_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:657$2672_Y
    8: \u_usb_cdc.u_sie.out_err_q
    9: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:258$2482_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'------0---   ->     0 4'0000
      1:     0 10'00----1---   ->     0 4'0000
      2:     0 10'-1----1---   ->     0 4'0000
      3:     0 10'10----1---   ->     2 4'0000
      4:     1 10'00----1---   ->     0 4'0100
      5:     1 10'-1----1---   ->     0 4'0100
      6:     1 10'------0---   ->     1 4'0100
      7:     1 10'10----1---   ->     2 4'0100
      8:     2 10'-1----1---   ->     0 4'0010
      9:     2 10'00-10110-0   ->     1 4'0010
     10:     2 10'00----1--1   ->     2 4'0010
     11:     2 10'------0---   ->     2 4'0010
     12:     2 10'10----1---   ->     2 4'0010
     13:     2 10'00---01--0   ->     3 4'0010
     14:     2 10'00--111--0   ->     3 4'0010
     15:     2 10'00-00110-0   ->     4 4'0010
     16:     2 10'00--0111-0   ->     4 4'0010
     17:     3 10'10----1---   ->     2 4'0001
     18:     3 10'------0---   ->     3 4'0001
     19:     3 10'00----1---   ->     3 4'0001
     20:     3 10'-1----1---   ->     3 4'0001
     21:     4 10'-1----1---   ->     0 4'1000
     22:     4 10'00----1000   ->     1 4'1000
     23:     4 10'001---1100   ->     1 4'1000
     24:     4 10'10----1---   ->     2 4'1000
     25:     4 10'001---1110   ->     3 4'1000
     26:     4 10'00----11-1   ->     3 4'1000
     27:     4 10'00----101-   ->     3 4'1000
     28:     4 10'000---11-0   ->     4 4'1000
     29:     4 10'00----1001   ->     4 4'1000
     30:     4 10'------0---   ->     4 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11990' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$11990 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2008_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2023_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2096_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2097_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2098_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2099_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2175_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2256_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2261_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2270_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$5438_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$5439_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1886_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1887_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1889_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$3021_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$3141_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$3297_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$3298_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$6011_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$6412_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$6416_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12004' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12004 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_sie.rx_en
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1504_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1503_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1499_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1494_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1491_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1490_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1488_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1487_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1482_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1461_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1456_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11323_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11199_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10774_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1460_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1458_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1-----------0   ->     0 5'00001
      1:     0 13'1---0-------1   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1---1-------1   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1-----------0   ->     0 5'00100
      7:     2 13'1--0-0-1--011   ->     1 5'00100
      8:     2 13'1--0-0----1-1   ->     1 5'00100
      9:     2 13'10-1-0---0--1   ->     1 5'00100
     10:     2 13'1----1------1   ->     1 5'00100
     11:     2 13'1--0-0----001   ->     2 5'00100
     12:     2 13'1--0-0-0--011   ->     2 5'00100
     13:     2 13'11-1-0---0--1   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--1-0---1--1   ->     4 5'00100
     16:     3 13'1-----------0   ->     0 5'00010
     17:     3 13'1-----010---1   ->     0 5'00010
     18:     3 13'1-----1-----1   ->     0 5'00010
     19:     3 13'1-----011---1   ->     2 5'00010
     20:     3 13'1-----00----1   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1-----------0   ->     0 5'01000
     23:     4 13'1-1---------1   ->     0 5'01000
     24:     4 13'1-0---------1   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12011' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12011 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1426_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1418_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2306_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11541_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11456_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1396_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

11.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_app.u_fifo_if.addr_q$11961' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11966' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11969' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11982' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11990' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12004' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12011' from module `\soc'.

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~47 debug messages>

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~483 debug messages>
Removed a total of 161 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~166 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$11829 ($adff) from module soc (D = $0\up_cnt[21:0], Q = \up_cnt).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11915 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11914 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11913 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11912 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11911 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11906 ($adff) from module soc (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11905 ($adff) from module soc (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11904 ($adff) from module soc (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11378_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11378_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11904 ($adff) from module soc (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11378_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11378_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11378_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11903 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11383_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11902 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:207$1495_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11900 ($adff) from module soc (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11899 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11898 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11858 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11857 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11856 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11855 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11854 ($adff) from module soc (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11854 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13355 ($adffe) from module soc.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11853 ($adff) from module soc (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11853 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13380 ($adffe) from module soc.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11852 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11850 ($adff) from module soc (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11849 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11848 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11846 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11870 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10379_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11869 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11868 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11867 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11865 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11864 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11863 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11862 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11861 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11859 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11897 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11896 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11895 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11894 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2376_Y, Q = \u_usb_cdc.u_bulk_endp.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11892 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11889 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10556_Y, Q = \u_usb_cdc.u_bulk_endp.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11888 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11886 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10516_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11884 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11883 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2425_Y, Q = \u_usb_cdc.u_bulk_endp.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11882 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10540_Y, Q = \u_usb_cdc.u_bulk_endp.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11877 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10478_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11876 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11875 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10505_Y, Q = \u_usb_cdc.u_bulk_endp.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11874 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2471_Y, Q = \u_usb_cdc.u_bulk_endp.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11872 ($adff) from module soc (D = \u_app.u_fifo_if.in_buffer_q, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_data_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$11842 ($adff) from module soc (D = \u_app.u_fifo_if.data_i, Q = \u_app.u_fifo_if.in_buffer_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$11838 ($adff) from module soc (D = $flatten\u_app.\u_fifo_if.$0\out_ready_q[0:0], Q = \u_app.u_fifo_if.out_ready_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$11837 ($adff) from module soc (D = \u_app.u_fifo_if.out_data_i, Q = \u_app.u_fifo_if.out_buffer_q).
Adding EN signal on $flatten\u_app.$procdff$11833 ($adff) from module soc (D = \u_app.status_d, Q = \u_app.status_q).
Adding EN signal on $flatten\u_app.$procdff$11832 ($adff) from module soc (D = \u_app.data_d, Q = \u_app.data_q).

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 136 unused cells and 358 unused wires.
<suppressed ~155 debug messages>

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~15 debug messages>

11.12.9. Rerunning OPT passes. (Maybe there is more to do..)

11.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~143 debug messages>

11.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

11.12.13. Executing OPT_DFF pass (perform DFF optimizations).

11.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 48 unused wires.
<suppressed ~1 debug messages>

11.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.12.16. Rerunning OPT passes. (Maybe there is more to do..)

11.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~144 debug messages>

11.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.12.20. Executing OPT_DFF pass (perform DFF optimizations).

11.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.12.23. Finished OPT passes. (There is nothing left to do.)

11.13. Executing WREDUCE pass (reducing word size of cells).
Removed cell soc.$procmux$2736 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$add$../hdl/soc/soc.v:79$1006 ($add).
Removed top 10 bits (of 32) from port Y of cell soc.$add$../hdl/soc/soc.v:79$1006 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948 ($add).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12054 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12063 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12070 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_app.\u_fifo_if.$eq$../../common/hdl/fifo_if.v:63$956 ($eq).
Removed cell soc.$flatten\u_app.\u_fifo_if.$procmux$2882 ($mux).
Removed top 2 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13360 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2833_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2830_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2829_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2827_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2821_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell soc.$flatten\u_app.$procmux$2818 ($mux).
Removed cell soc.$flatten\u_app.$procmux$2804 ($mux).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2771_CMP0 ($eq).
Removed cell soc.$flatten\u_app.$procmux$2762 ($mux).
Removed top 2 bits (of 4) from mux cell soc.$flatten\u_app.$procmux$2752 ($mux).
Removed cell soc.$flatten\u_app.$procmux$2744 ($mux).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$eq$../hdl/soc/app.v:134$1000 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_app.$add$../hdl/soc/app.v:133$999 ($add).
Removed top 24 bits (of 32) from port Y of cell soc.$flatten\u_app.$add$../hdl/soc/app.v:133$999 ($add).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:132$997 ($le).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:132$996 ($ge).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$xor$../hdl/soc/app.v:131$995 ($xor).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:130$992 ($le).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:130$991 ($ge).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:129$989 ($le).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:129$988 ($ge).
Removed top 2 bits (of 4) from port B of cell soc.$flatten\u_app.$eq$../hdl/soc/app.v:65$978 ($eq).
Removed top 3 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12164 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13282 ($ne).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12085 ($eq).
Removed top 1 bits (of 7) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13364 ($ne).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12348 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12405 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12409 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13366 ($ne).
Removed top 2 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13368 ($ne).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12368 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12425 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12372 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12515 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12519 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12564 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12609 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12619 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12621 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12623 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12625 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12627 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12629 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12631 ($eq).
Removed top 2 bits (of 14) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12633 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12635 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12637 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12639 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12643 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12649 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12655 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12661 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12667 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12673 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12677 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12681 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12685 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12689 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12693 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12699 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12707 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12711 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12715 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12719 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12723 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12727 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12731 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12735 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12758 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12762 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12766 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12770 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12774 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12778 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12782 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12786 ($eq).
Removed top 2 bits (of 13) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12790 ($eq).
Removed top 3 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12798 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12832 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12836 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12840 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12849 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12860 ($eq).
Removed top 3 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12864 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12868 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12872 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12876 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12884 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12893 ($eq).
Removed top 3 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12897 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12901 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12905 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12918 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12922 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12926 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12930 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12934 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12938 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12942 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12946 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12950 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12954 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12964 ($eq).
Removed top 1 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12981 ($eq).
Removed top 1 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12990 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12999 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13012 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13016 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13021 ($eq).
Removed top 1 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13025 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13029 ($eq).
Removed top 7 bits (of 8) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13450 ($ne).
Removed top 4 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13057 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13061 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13452 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13077 ($eq).
Removed top 3 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13454 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13090 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13095 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13215 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13268 ($eq).
Removed top 3 bits (of 7) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13524 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13543 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13562 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13584 ($ne).
Removed top 1 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13604 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13608 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13637 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13639 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13646 ($ne).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12450 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12458 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13389 ($ne).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12478 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12482 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13391 ($ne).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12140 ($eq).
Removed top 3 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12026 ($eq).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2369 ($shl).
Removed top 64 bits (of 72) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2370 ($and).
Removed top 64 bits (of 72) from port A of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2373 ($shl).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2373 ($shl).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2378 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2378 ($add).
Removed top 24 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2381 ($shiftx).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2403 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2403 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408 ($sub).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408 ($sub).
Removed top 24 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2416 ($shiftx).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2420 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2420 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422 ($sub).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422 ($sub).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2430 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2430 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2449 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2449 ($add).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2464 ($shl).
Removed top 64 bits (of 72) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2465 ($and).
Removed top 64 bits (of 72) from port A of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2468 ($shl).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2468 ($shl).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2473 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2473 ($add).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10492 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10494 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10496 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10527 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10529 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10531 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10569 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10633 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10699 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2501 ($add).
Removed top 25 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2501 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:366$2511 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:378$2522 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:398$2538 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:399$2539 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:400$2541 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:401$2543 ($eq).
Removed top 7 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:437$2561 ($eq).
Removed top 6 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2567 ($eq).
Removed top 7 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:569$2638 ($ne).
Removed top 6 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:581$2641 ($ne).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10325 ($mux).
Removed top 2 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:607$2652 ($gt).
Removed top 3 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:638$2666 ($eq).
Removed top 21 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2680 ($shiftx).
Removed top 21 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2683 ($shiftx).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6835 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6934 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7065 ($mux).
Removed top 7 bits (of 8) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7175 ($mux).
Removed top 7 bits (of 8) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7236 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7312 ($mux).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12295 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7642_CMP0 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7739 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7767 ($mux).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7905_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8146_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8371_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8604_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13347 ($ne).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8874 ($mux).
Removed top 5 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8882_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8936 ($mux).
Removed top 6 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9301_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9330_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9366_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9441_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9480_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9520_CMP0 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10084 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10241 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1895 ($add).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1895 ($add).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:351$2019 ($eq).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:364$2035 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2039 ($and).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2058 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2062 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2066 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2070 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2074 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2078 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2082 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2086 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2090 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2094 ($xor).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2097 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6713 ($mux).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:434$2191 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2195 ($and).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2206 ($shl).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6785 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6780 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6771 ($mux).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:469$2253 ($ne).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:497$2264 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6716 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2303 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2303 ($add).
Removed top 14 bits (of 15) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$2997 ($mux).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12242 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3020 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3023 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3031 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3034 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3042 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3045 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3053 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3056 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3064 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3067 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3075 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3078 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3086 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3089 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3311 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3314 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3325 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3328 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3339 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3342 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3353 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3356 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3367 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3370 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3381 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3384 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3395 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3398 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3602 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3605 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3607 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3610 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3730 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3835 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3837 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3840 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3852 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3854 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3857 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3869 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3871 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3874 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3886 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3888 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3891 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3903 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3905 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3908 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3920 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3922 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3925 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3937 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3939 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3942 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3954 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3956 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3959 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4122 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4136 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4173 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4176 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4188 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4191 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4203 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4206 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4218 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4221 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4233 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4236 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4248 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4251 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4263 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4266 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4313 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4344 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4431 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4459 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4511 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4536 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4630 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4652 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4758 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4777 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4874 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4876 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4879 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4893 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4895 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4898 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4912 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4914 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4917 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4931 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4933 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4936 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4950 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4952 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4955 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4969 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4971 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4974 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4988 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4990 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4993 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5007 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5009 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5012 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5026 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5028 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5031 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5045 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5047 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5050 ($mux).
Removed top 2 bits (of 5) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5062 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5064 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5066 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5069 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5096 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5112 ($mux).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5439_CMP0 ($eq).
Removed top 14 bits (of 15) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6067 ($mux).
Removed top 12 bits (of 18) from mux cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11370 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11086 ($mux).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12197 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11038 ($mux).
Removed top 1 bits (of 9) from mux cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11021 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10928 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10893 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10874 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10751 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1496 ($add).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1496 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:196$1485 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1477 ($add).
Removed top 14 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1477 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1461 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:126$1452 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1451 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1451 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1423 ($add).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1423 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1420 ($sub).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1420 ($sub).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1411 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1411 ($add).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:76$2312 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3713 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5926 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3560 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5852 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3431 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5640 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2209 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2209 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2209 ($or).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5488 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2040 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2040 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2040 ($or).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2206 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2208 ($and).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2208 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2208 ($and).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2037 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2039 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2039 ($and).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3600 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2196 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2196 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2196 ($or).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2193 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2195 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2195 ($and).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2038 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2038 ($not).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2032 ($shl).
Removed top 10 bits (of 32) from wire soc.$add$../hdl/soc/soc.v:79$1006_Y.
Removed top 1 bits (of 4) from wire soc.$flatten\u_app.$2\status_d[3:0].
Removed top 2 bits (of 4) from wire soc.$flatten\u_app.$4\status_d[3:0].
Removed top 24 bits (of 32) from wire soc.$flatten\u_app.$add$../hdl/soc/app.v:133$999_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2378_Y.
Removed top 30 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2420_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2430_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2473_Y.
Removed top 64 bits (of 72) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2370_Y.
Removed top 64 bits (of 72) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2465_Y.
Removed top 1 bits (of 2) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire soc.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2053.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$4\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$5\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$6\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$7\datain_toggle_d[15:0].
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2303_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2039_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2195_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2208_Y.
Removed top 15 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:364$2034_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2038_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$procmux$3600_Y.
Removed top 2 bits (of 5) from wire soc.$flatten\u_usb_cdc.\u_sie.$procmux$5062_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2032_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2037_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2193_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2206_Y.
Removed top 1 bits (of 9) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 14 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1477_Y.
Removed top 29 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1496_Y.
Removed top 12 bits (of 18) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11370_Y.
Removed top 29 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1423_Y.
Removed top 2 bits (of 3) from wire soc.led.

11.14. Executing PEEPOPT pass (run peephole optimizers).

11.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 194 unused wires.
<suppressed ~1 debug messages>

11.16. Executing SHARE pass (SAT-based resource sharing).

11.17. Executing TECHMAP pass (map to technology primitives).

11.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~218 debug messages>

11.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~5 debug messages>

11.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

11.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module soc:
  creating $macc model for $add$../hdl/soc/soc.v:79$1006 ($add).
  creating $macc model for $flatten\u_app.$add$../hdl/soc/app.v:133$999 ($add).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2378 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2403 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2420 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2430 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2449 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2473 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2501 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1895 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2303 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1477 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1496 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1451 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1423 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1411 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1420 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1420.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1411.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1423.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1451.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1496.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1477.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2303.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1895.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2501.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2473.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2449.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2430.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2420.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2403.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2378.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/soc/app.v:133$999.
  creating $alu model for $macc $add$../hdl/soc/soc.v:79$1006.
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:129$988 ($ge): new $alu
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:130$991 ($ge): new $alu
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:132$996 ($ge): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:129$989 ($le): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:130$992 ($le): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:132$997 ($le): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:607$2652 ($gt): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:611$2656 ($gt): new $alu
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:611$2656: $auto$alumacc.cc:485:replace_alu$13703
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:607$2652: $auto$alumacc.cc:485:replace_alu$13714
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:132$997: $auto$alumacc.cc:485:replace_alu$13719
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:130$992: $auto$alumacc.cc:485:replace_alu$13732
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:129$989: $auto$alumacc.cc:485:replace_alu$13745
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:132$996: $auto$alumacc.cc:485:replace_alu$13758
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:130$991: $auto$alumacc.cc:485:replace_alu$13767
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:129$988: $auto$alumacc.cc:485:replace_alu$13776
  creating $alu cell for $add$../hdl/soc/soc.v:79$1006: $auto$alumacc.cc:485:replace_alu$13785
  creating $alu cell for $flatten\u_app.$add$../hdl/soc/app.v:133$999: $auto$alumacc.cc:485:replace_alu$13788
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948: $auto$alumacc.cc:485:replace_alu$13791
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2378: $auto$alumacc.cc:485:replace_alu$13794
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2403: $auto$alumacc.cc:485:replace_alu$13797
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2420: $auto$alumacc.cc:485:replace_alu$13800
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2430: $auto$alumacc.cc:485:replace_alu$13803
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2449: $auto$alumacc.cc:485:replace_alu$13806
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2473: $auto$alumacc.cc:485:replace_alu$13809
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408: $auto$alumacc.cc:485:replace_alu$13812
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422: $auto$alumacc.cc:485:replace_alu$13815
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2501: $auto$alumacc.cc:485:replace_alu$13818
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1895: $auto$alumacc.cc:485:replace_alu$13821
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2303: $auto$alumacc.cc:485:replace_alu$13824
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1477: $auto$alumacc.cc:485:replace_alu$13827
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1496: $auto$alumacc.cc:485:replace_alu$13830
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1451: $auto$alumacc.cc:485:replace_alu$13833
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1423: $auto$alumacc.cc:485:replace_alu$13836
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1411: $auto$alumacc.cc:485:replace_alu$13839
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1420: $auto$alumacc.cc:485:replace_alu$13842
  created 28 $alu and 0 $macc cells.

11.21. Executing OPT pass (performing simple optimizations).

11.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

11.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~138 debug messages>

11.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2824: { $flatten\u_app.$procmux$2833_CMP $flatten\u_app.$procmux$2821_CMP $flatten\u_app.$procmux$2830_CMP $flatten\u_app.$procmux$2829_CMP $flatten\u_app.$procmux$2827_CMP $flatten\u_app.$procmux$2755_CMP $auto$opt_reduce.cc:134:opt_mux$13846 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11332: $auto$opt_reduce.cc:134:opt_mux$11936
  Optimizing cells in module \soc.
Performed a total of 2 changes.

11.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~174 debug messages>
Removed a total of 58 cells.

11.21.6. Executing OPT_DFF pass (perform DFF optimizations).

11.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 72 unused wires.
<suppressed ~1 debug messages>

11.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.21.9. Rerunning OPT passes. (Maybe there is more to do..)

11.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~121 debug messages>

11.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6503: { $auto$opt_reduce.cc:134:opt_mux$11932 $auto$opt_reduce.cc:134:opt_mux$13848 }
  Optimizing cells in module \soc.
Performed a total of 1 changes.

11.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.21.13. Executing OPT_DFF pass (perform DFF optimizations).

11.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.21.16. Rerunning OPT passes. (Maybe there is more to do..)

11.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~121 debug messages>

11.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.21.20. Executing OPT_DFF pass (perform DFF optimizations).

11.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.21.23. Finished OPT passes. (There is nothing left to do.)

11.22. Executing MEMORY pass.

11.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

11.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

11.25. Executing TECHMAP pass (map to technology primitives).

11.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

11.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

11.26. Executing ICE40_BRAMINIT pass.

11.27. Executing OPT pass (performing simple optimizations).

11.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~180 debug messages>

11.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.27.3. Executing OPT_DFF pass (perform DFF optimizations).

11.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 104 unused wires.
<suppressed ~2 debug messages>

11.27.5. Finished fast OPT passes.

11.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

11.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$2818:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:454:run$13650 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$13650 [2] $auto$wreduce.cc:454:run$13650 [0] }
      New connections: $auto$wreduce.cc:454:run$13650 [1] = $auto$wreduce.cc:454:run$13650 [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2408_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2409_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2422_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2423_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7877:
      Old ports: A=7'0010010, B=7'1000011, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [4] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [6:5] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [3:1] } = { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] 4'0001 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3018:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2124 [14] $auto$opt_expr.cc:205:group_cell_inputs$13894 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2124 [1] $auto$opt_expr.cc:205:group_cell_inputs$13894 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13894 [14] $auto$opt_expr.cc:205:group_cell_inputs$13894 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13894 [13] $auto$opt_expr.cc:205:group_cell_inputs$13894 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2169 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13901 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2169 [1] $auto$opt_expr.cc:205:group_cell_inputs$13901 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2124 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2124 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13894 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2169 [15] $auto$opt_expr.cc:205:group_cell_inputs$13901 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2169 [14] $auto$opt_expr.cc:205:group_cell_inputs$13901 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2169 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13894 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3029:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2120 [14] $auto$opt_expr.cc:205:group_cell_inputs$13887 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2120 [1] $auto$opt_expr.cc:205:group_cell_inputs$13887 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13887 [14] $auto$opt_expr.cc:205:group_cell_inputs$13887 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13887 [13] $auto$opt_expr.cc:205:group_cell_inputs$13887 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2124 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13894 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2124 [1] $auto$opt_expr.cc:205:group_cell_inputs$13894 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2120 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2120 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13887 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2124 [15] $auto$opt_expr.cc:205:group_cell_inputs$13894 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2124 [14] $auto$opt_expr.cc:205:group_cell_inputs$13894 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2124 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13887 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3040:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2116 [14] $auto$opt_expr.cc:205:group_cell_inputs$13880 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2116 [1] $auto$opt_expr.cc:205:group_cell_inputs$13880 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13880 [14] $auto$opt_expr.cc:205:group_cell_inputs$13880 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13880 [13] $auto$opt_expr.cc:205:group_cell_inputs$13880 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2120 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13887 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2120 [1] $auto$opt_expr.cc:205:group_cell_inputs$13887 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2116 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2116 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13880 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2120 [15] $auto$opt_expr.cc:205:group_cell_inputs$13887 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2120 [14] $auto$opt_expr.cc:205:group_cell_inputs$13887 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2120 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13880 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3051:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2112 [14] $auto$opt_expr.cc:205:group_cell_inputs$13873 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2112 [1] $auto$opt_expr.cc:205:group_cell_inputs$13873 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13873 [14] $auto$opt_expr.cc:205:group_cell_inputs$13873 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13873 [13] $auto$opt_expr.cc:205:group_cell_inputs$13873 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2116 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13880 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2116 [1] $auto$opt_expr.cc:205:group_cell_inputs$13880 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2112 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2112 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13873 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2116 [15] $auto$opt_expr.cc:205:group_cell_inputs$13880 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2116 [14] $auto$opt_expr.cc:205:group_cell_inputs$13880 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2116 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13873 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3062:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2108 [14] $auto$opt_expr.cc:205:group_cell_inputs$13866 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2108 [1] $auto$opt_expr.cc:205:group_cell_inputs$13866 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13866 [14] $auto$opt_expr.cc:205:group_cell_inputs$13866 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13866 [13] $auto$opt_expr.cc:205:group_cell_inputs$13866 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2112 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13873 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2112 [1] $auto$opt_expr.cc:205:group_cell_inputs$13873 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2108 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2108 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13866 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2112 [15] $auto$opt_expr.cc:205:group_cell_inputs$13873 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2112 [14] $auto$opt_expr.cc:205:group_cell_inputs$13873 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2112 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13866 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3073:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2104 [14] $auto$opt_expr.cc:205:group_cell_inputs$13859 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2104 [1] $auto$opt_expr.cc:205:group_cell_inputs$13859 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13859 [14] $auto$opt_expr.cc:205:group_cell_inputs$13859 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13859 [13] $auto$opt_expr.cc:205:group_cell_inputs$13859 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2108 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13866 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2108 [1] $auto$opt_expr.cc:205:group_cell_inputs$13866 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2104 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2104 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13859 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2108 [15] $auto$opt_expr.cc:205:group_cell_inputs$13866 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2108 [14] $auto$opt_expr.cc:205:group_cell_inputs$13866 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2108 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13859 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3150:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3168:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3408:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3832:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2169 [14] $auto$opt_expr.cc:205:group_cell_inputs$13901 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2169 [1] $auto$opt_expr.cc:205:group_cell_inputs$13901 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13901 [14] $auto$opt_expr.cc:205:group_cell_inputs$13901 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13901 [13] $auto$opt_expr.cc:205:group_cell_inputs$13901 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2132
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2169 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1864.$result[15:0]$2169 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13901 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2132 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2132 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2132 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2132 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2132 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13901 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3951:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13852 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$13852 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2104 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13859 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2104 [1] $auto$opt_expr.cc:205:group_cell_inputs$13859 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13852 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2104 [15] $auto$opt_expr.cc:205:group_cell_inputs$13859 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2104 [14] $auto$opt_expr.cc:205:group_cell_inputs$13859 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1863.$result[15:0]$2104 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4872:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13957 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2089 [1] $auto$opt_expr.cc:205:group_cell_inputs$13957 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13957 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13957 [3] $auto$opt_expr.cc:205:group_cell_inputs$13957 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2093
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2089 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13957 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2093 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2093 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2093 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2093 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13957 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4891:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13952 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2085 [1] $auto$opt_expr.cc:205:group_cell_inputs$13952 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13952 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13952 [3] $auto$opt_expr.cc:205:group_cell_inputs$13952 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2089 [4] $auto$opt_expr.cc:205:group_cell_inputs$13957 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2089 [1] $auto$opt_expr.cc:205:group_cell_inputs$13957 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2085 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13952 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13957 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2089 [4] $auto$opt_expr.cc:205:group_cell_inputs$13957 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2089 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13952 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4910:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13947 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2081 [1] $auto$opt_expr.cc:205:group_cell_inputs$13947 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13947 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13947 [3] $auto$opt_expr.cc:205:group_cell_inputs$13947 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2085 [4] $auto$opt_expr.cc:205:group_cell_inputs$13952 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2085 [1] $auto$opt_expr.cc:205:group_cell_inputs$13952 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2081 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13947 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13952 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2085 [4] $auto$opt_expr.cc:205:group_cell_inputs$13952 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2085 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13947 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4929:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13942 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2077 [1] $auto$opt_expr.cc:205:group_cell_inputs$13942 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13942 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13942 [3] $auto$opt_expr.cc:205:group_cell_inputs$13942 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2081 [4] $auto$opt_expr.cc:205:group_cell_inputs$13947 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2081 [1] $auto$opt_expr.cc:205:group_cell_inputs$13947 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2077 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13942 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13947 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2081 [4] $auto$opt_expr.cc:205:group_cell_inputs$13947 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2081 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13942 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4948:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13937 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2073 [1] $auto$opt_expr.cc:205:group_cell_inputs$13937 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13937 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13937 [3] $auto$opt_expr.cc:205:group_cell_inputs$13937 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2077 [4] $auto$opt_expr.cc:205:group_cell_inputs$13942 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2077 [1] $auto$opt_expr.cc:205:group_cell_inputs$13942 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2073 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13937 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13942 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2077 [4] $auto$opt_expr.cc:205:group_cell_inputs$13942 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2077 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13937 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4967:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13932 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2069 [1] $auto$opt_expr.cc:205:group_cell_inputs$13932 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13932 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13932 [3] $auto$opt_expr.cc:205:group_cell_inputs$13932 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2073 [4] $auto$opt_expr.cc:205:group_cell_inputs$13937 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2073 [1] $auto$opt_expr.cc:205:group_cell_inputs$13937 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2069 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13932 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13937 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2073 [4] $auto$opt_expr.cc:205:group_cell_inputs$13937 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2073 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13932 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4986:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13927 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2065 [1] $auto$opt_expr.cc:205:group_cell_inputs$13927 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13927 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13927 [3] $auto$opt_expr.cc:205:group_cell_inputs$13927 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2069 [4] $auto$opt_expr.cc:205:group_cell_inputs$13932 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2069 [1] $auto$opt_expr.cc:205:group_cell_inputs$13932 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2065 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13927 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13932 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2069 [4] $auto$opt_expr.cc:205:group_cell_inputs$13932 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2069 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13927 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5005:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13922 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2061 [1] $auto$opt_expr.cc:205:group_cell_inputs$13922 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13922 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13922 [3] $auto$opt_expr.cc:205:group_cell_inputs$13922 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2065 [4] $auto$opt_expr.cc:205:group_cell_inputs$13927 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2065 [1] $auto$opt_expr.cc:205:group_cell_inputs$13927 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2061 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13922 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13927 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2065 [4] $auto$opt_expr.cc:205:group_cell_inputs$13927 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2065 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13922 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5024:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13917 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2057 [1] $auto$opt_expr.cc:205:group_cell_inputs$13917 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13917 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13917 [3] $auto$opt_expr.cc:205:group_cell_inputs$13917 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2061 [4] $auto$opt_expr.cc:205:group_cell_inputs$13922 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2061 [1] $auto$opt_expr.cc:205:group_cell_inputs$13922 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2057 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13917 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13922 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2061 [4] $auto$opt_expr.cc:205:group_cell_inputs$13922 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2061 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13917 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5043:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13912 [1] $auto$opt_expr.cc:205:group_cell_inputs$13912 [2] $auto$opt_expr.cc:205:group_cell_inputs$13912 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13912 [1] $auto$wreduce.cc:454:run$13669 [1] $auto$opt_expr.cc:205:group_cell_inputs$13912 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2057 [4] $auto$opt_expr.cc:205:group_cell_inputs$13917 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2057 [1] $auto$opt_expr.cc:205:group_cell_inputs$13917 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13912 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$13669 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13917 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2057 [4] $auto$opt_expr.cc:205:group_cell_inputs$13917 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1861.$result[4:0]$2057 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13912 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5062:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$13912 [1] $auto$wreduce.cc:454:run$13669 [1] $auto$opt_expr.cc:205:group_cell_inputs$13912 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$13912 [1:0]
      New connections: $auto$wreduce.cc:454:run$13669 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11021:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$13686 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$13686 [7]
      New connections: $auto$wreduce.cc:454:run$13686 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11100:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$13686 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$13686 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11370:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$auto$wreduce.cc:454:run$13689 [5:0]
      New ports: A=2'1x, B=2'00, Y={ $auto$wreduce.cc:454:run$13689 [2] $auto$wreduce.cc:454:run$13689 [0] }
      New connections: { $auto$wreduce.cc:454:run$13689 [5:3] $auto$wreduce.cc:454:run$13689 [1] } = { $auto$wreduce.cc:454:run$13689 [2] $auto$wreduce.cc:454:run$13689 [0] $auto$wreduce.cc:454:run$13689 [0] $auto$wreduce.cc:454:run$13689 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11407:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11475:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3201:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3216:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3500:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11100:
      Old ports: A=$auto$wreduce.cc:454:run$13686 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$13686 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3258:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3270:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \soc.
Performed a total of 37 changes.

11.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.29.6. Executing OPT_DFF pass (perform DFF optimizations).

11.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

11.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~5 debug messages>

11.29.9. Rerunning OPT passes. (Maybe there is more to do..)

11.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

11.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.29.13. Executing OPT_DFF pass (perform DFF optimizations).

11.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

11.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.29.16. Rerunning OPT passes. (Maybe there is more to do..)

11.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

11.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.29.20. Executing OPT_DFF pass (perform DFF optimizations).

11.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.29.23. Finished OPT passes. (There is nothing left to do.)

11.30. Executing ICE40_WRAPCARRY pass (wrap carries).

11.31. Executing TECHMAP pass (map to technology primitives).

11.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

11.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_80_ice40_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$150d098cb9cca1819459bc5073194c8c53d2862d\_80_ice40_alu for cells of type $alu.
Using template $paramod$080e6a70eb8bfa1ccf22d9718e795074645029a4\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr'.

11.31.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1860 debug messages>

11.31.28. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>
Removed 0 unused cells and 15 unused wires.
Using template $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$d0e4c797aa680bb54c964a262954ce9f5bfee2c5\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:66238140670a84ed07c7d89f723c4d7c895acfde$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

11.31.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2115 debug messages>

11.31.75. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~876 debug messages>

11.32. Executing OPT pass (performing simple optimizations).

11.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~13382 debug messages>

11.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~11721 debug messages>
Removed a total of 3907 cells.

11.32.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$14296 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [7], Q = \u_app.data_q [7]).
Adding EN signal on $auto$ff.cc:262:slice$14289 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [0], Q = \u_app.data_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$14290 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [1], Q = \u_app.data_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$14291 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [2], Q = \u_app.data_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$14292 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [3], Q = \u_app.data_q [3]).
Adding EN signal on $auto$ff.cc:262:slice$14293 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [4], Q = \u_app.data_q [4]).
Adding EN signal on $auto$ff.cc:262:slice$14295 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [6], Q = \u_app.data_q [6]).

11.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 3467 unused cells and 2434 unused wires.
<suppressed ~3468 debug messages>

11.32.5. Rerunning OPT passes. (Removed registers in this run.)

11.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~23 debug messages>

11.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

11.32.8. Executing OPT_DFF pass (perform DFF optimizations).

11.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

11.32.10. Finished fast OPT passes.

11.33. Executing ICE40_OPT pass (performing simple optimizations).

11.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13703.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.max_length_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13714.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13714.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13719.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13719.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13732.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13719.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13745.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13719.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13758.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13719.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13767.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13719.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13776.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13719.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13785.slice[0].carry: CO=\up_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13788.slice[0].carry: CO=\u_app.data_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13791.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13794.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13797.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13803.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13809.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13812.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13812.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$13812.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13815.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13815.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$13815.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13818.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13821.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13824.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13827.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13830.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13836.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13842.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

11.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~98 debug messages>

11.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

11.33.4. Executing OPT_DFF pass (perform DFF optimizations).

11.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 4 unused cells and 6 unused wires.
<suppressed ~5 debug messages>

11.33.6. Rerunning OPT passes. (Removed registers in this run.)

11.33.7. Running ICE40 specific optimizations.

11.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.33.10. Executing OPT_DFF pass (perform DFF optimizations).

11.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.33.12. Finished OPT passes. (There is nothing left to do.)

11.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.35. Executing TECHMAP pass (map to technology primitives).

11.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~489 debug messages>

11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13785.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13788.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13791.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13794.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13797.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13803.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13809.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13812.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13812.slice[4].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13815.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13815.slice[4].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13818.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13821.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13824.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13827.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13830.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13836.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13842.slice[0].carry ($lut).

11.38. Executing ICE40_OPT pass (performing simple optimizations).

11.38.1. Running ICE40 specific optimizations.

11.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~718 debug messages>

11.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~1467 debug messages>
Removed a total of 489 cells.

11.38.4. Executing OPT_DFF pass (perform DFF optimizations).

11.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 3271 unused wires.
<suppressed ~1 debug messages>

11.38.6. Rerunning OPT passes. (Removed registers in this run.)

11.38.7. Running ICE40 specific optimizations.

11.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.38.10. Executing OPT_DFF pass (perform DFF optimizations).

11.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.38.12. Finished OPT passes. (There is nothing left to do.)

11.39. Executing TECHMAP pass (map to technology primitives).

11.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.40. Executing ABC pass (technology mapping using ABC).

11.40.1. Extracting gate netlist of module `\soc' to `<abc-temp-dir>/input.blif'..
Extracted 4109 gates and 4621 wires to a netlist network with 510 inputs and 466 outputs.

11.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     704.
ABC: Participating nodes from both networks       =    1561.
ABC: Participating nodes from the first network   =     704. (  63.14 % of nodes)
ABC: Participating nodes from the second network  =     857. (  76.86 % of nodes)
ABC: Node pairs (any polarity)                    =     704. (  63.14 % of names can be moved)
ABC: Node pairs (same polarity)                   =     598. (  53.63 % of names can be moved)
ABC: Total runtime =     0.11 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

11.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1114
ABC RESULTS:        internal signals:     3645
ABC RESULTS:           input signals:      510
ABC RESULTS:          output signals:      466
Removing temp directory.

11.41. Executing ICE40_WRAPCARRY pass (wrap carries).

11.42. Executing TECHMAP pass (map to technology primitives).

11.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 66 unused cells and 2644 unused wires.

11.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1197
  1-LUT               27
  2-LUT              235
  3-LUT              344
  4-LUT              591
  with \SB_CARRY    (#0)   71
  with \SB_CARRY    (#1)   70

Eliminating LUTs.
Number of LUTs:     1197
  1-LUT               27
  2-LUT              235
  3-LUT              344
  4-LUT              591
  with \SB_CARRY    (#0)   71
  with \SB_CARRY    (#1)   70

Combining LUTs.
Number of LUTs:     1159
  1-LUT               27
  2-LUT              192
  3-LUT              318
  4-LUT              622
  with \SB_CARRY    (#0)   71
  with \SB_CARRY    (#1)   70

Eliminated 0 LUTs.
Combined 38 LUTs.
<suppressed ~6311 debug messages>

11.44. Executing TECHMAP pass (map to technology primitives).

11.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.44.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$e91fd7c0b83fa86f9e17b44e81b053b9681b527b\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$6f7c21ad6bbbd9676bc178fdb8b88ada5043ba74\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$9caf153abc63d40fc05ddc882c81ae88deea7e2b\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$9119230fb968102e295516c9a2b2b6b11cf52499\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$857e9056c086263b030aedb4cd368cf1f5874d11\$lut for cells of type $lut.
Using template $paramod$5a40c1da2f266a598c1ef46a5e079d5d30e7c612\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$5ba4649e4c057a12bb76c8ff80331759f09f2ab6\$lut for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod$9fed01b8a0c5f6113b8ac08943943d10264f3bee\$lut for cells of type $lut.
Using template $paramod$9623e0f0380510818a89bf843cc0ec2e173b151d\$lut for cells of type $lut.
Using template $paramod$ce4de48da1dae474e040e32e00891e27893389af\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$7ffac03cd0abd3a28c1c30cc28dbcbcc23ba7457\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$a083fdca796ccd932545ed7fd9c1fe84d7b8dbef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$6a5f33f92636a6ed35a44dae3ad2fe98911c6537\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$ca1d48527df516f209cb40a6149324209c84bc69\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$a4058b430c463ad21b4d22b28785b4fbc0bd9842\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$49867e9c8af924ee11719e3461b11a6be0ebaa53\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$b9948a73a231c58d0ab55a22f9f8db02fd7396db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$4f69d4d033e11c2ad5507aac664c04ab2a1cdc76\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$8e95f9dc64971621ace5893daac67ff0c4796562\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$ea374ad986719a61a7103d474299dbe36cbbb5d0\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$f8841aaedaa1d40a5d4400eaa8d65bccac0b5c8a\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$99eb1ea876c2fcd2463282e1d08fa89d31eb901c\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$da0d148cdeade3c798212107d3d80b366097404a\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$ee8844629b8aee08469dc19b342bc2fa993f58a2\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$4a51864395fae58ba30115ac09ca86f922da2001\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$f65ee35bb015c193ac754df333e0228f2afffa0c\$lut for cells of type $lut.
Using template $paramod$7175be614d14889125b95ab0c63846496536dfa8\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$bec5be7d552ede21c071ad538afdf64e0c15a37c\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$1e04fa3708d64040df722c8a3e8a40ef53bbb5a6\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$587909f338538c772164428026afa01b460039a5\$lut for cells of type $lut.
Using template $paramod$a5fa16f6792f721e525cbdcedb4e5d3e91843765\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3723 debug messages>
Removed 0 unused cells and 2561 unused wires.

11.45. Executing AUTONAME pass.
Renamed 34446 objects in module soc (78 iterations).
<suppressed ~2535 debug messages>

11.46. Executing HIERARCHY pass (managing design hierarchy).

11.46.1. Analyzing design hierarchy..
Top module:  \soc

11.46.2. Analyzing design hierarchy..
Top module:  \soc
Removed 0 unused modules.

11.47. Printing statistics.

=== soc ===

   Number of wires:               1039
   Number of wire bits:           3173
   Number of public wires:        1039
   Number of public wire bits:    3173
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1754
     SB_CARRY                      123
     SB_DFF                          2
     SB_DFFER                      382
     SB_DFFES                        7
     SB_DFFR                        72
     SB_DFFS                         4
     SB_GB                           1
     SB_IO                           3
     SB_LUT4                      1159
     SB_RGBA_DRV                     1

11.48. Executing CHECK pass (checking for obvious problems).
Checking module soc...
Found and reported 0 problems.

12. Executing JSON backend.

End of script. Logfile hash: ff32724946, CPU: user 7.47s system 0.10s, MEM: 119.08 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 45x opt_expr (2 sec), 12% 27x opt_clean (1 sec), ...
