Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\altera\qdesigns\24.3\examples\axe5_eagle\ghrd-socfpga\axe5_eagle_ghrd\ip\hps_signal_buffer\hps_signal_buffer.ip --block-symbol-file --output-directory=D:\altera\qdesigns\24.3\examples\axe5_eagle\ghrd-socfpga\axe5_eagle_ghrd\ip\hps_signal_buffer\hps_signal_buffer --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: hps_signal_buffer.gpio_0: Intel GPIO supports a maximum interface frequency of 300 MHZ.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\altera\qdesigns\24.3\examples\axe5_eagle\ghrd-socfpga\axe5_eagle_ghrd\ip\hps_signal_buffer\hps_signal_buffer.ip --synthesis=VERILOG --output-directory=D:\altera\qdesigns\24.3\examples\axe5_eagle\ghrd-socfpga\axe5_eagle_ghrd\ip\hps_signal_buffer\hps_signal_buffer --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: hps_signal_buffer.gpio_0: Intel GPIO supports a maximum interface frequency of 300 MHZ.
Info: hps_signal_buffer: "Transforming system: hps_signal_buffer"
Info: hps_signal_buffer: "Naming system components in system: hps_signal_buffer"
Info: hps_signal_buffer: "Processing generation queue"
Info: hps_signal_buffer: "Generating: hps_signal_buffer"
Info: hps_signal_buffer: "Generating: hps_signal_buffer_altera_gpio_2210_dfphogy"
Info: hps_signal_buffer: "Generating: altera_gpio"
Info: hps_signal_buffer: Done "hps_signal_buffer" with 3 modules, 3 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in hps_signal_buffer. No files generated.
Info: Finished: Generate IP Core Documentation
