name: GINT
description: LPC5411x Group GPIO input interrupt (GINT0/1)
groupName: GINT
headerStructName: GINT
source: LPC54S018/LPC54S018.xml v1.0 (MCUX_2.16.100)
registers:
  - name: CTRL
    description: GPIO grouped interrupt control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 7
    fields:
      - name: INT
        description: Group interrupt status. This bit is cleared by writing a one to it. Writing zero has no effect.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_REQUEST
            description: No request. No interrupt request is pending.
            value: 0
          - name: REQUEST_ACTIVE
            description: Request active. Interrupt request is active.
            value: 1
      - name: COMB
        description: Combine enabled inputs for group interrupt
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: OR
            description: 'Or. OR functionality: A grouped interrupt is generated when any one of the enabled inputs is active (based on its programmed polarity).'
            value: 0
          - name: AND
            description: 'And. AND functionality: An interrupt is generated when all enabled bits are active (based on their programmed polarity).'
            value: 1
      - name: TRIG
        description: Group interrupt trigger
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: EDGE_TRIGGERED
            description: Edge-triggered.
            value: 0
          - name: LEVEL_TRIGGERED
            description: Level-triggered.
            value: 1
  - dim: 2
    dimIncrement: 4
    name: PORT_POL[%s]
    description: GPIO grouped interrupt port 0 polarity register
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: POL
        description: Configure pin polarity of port m pins for group interrupt. Bit n corresponds to pin PIOm_n of port m. 0 = the pin is active LOW. If the level on this pin is LOW, the pin contributes to the group interrupt. 1 = the pin is active HIGH. If the level on this pin is HIGH, the pin contributes to the group interrupt.
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - dim: 2
    dimIncrement: 4
    name: PORT_ENA[%s]
    description: GPIO grouped interrupt port 0 enable register
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ENA
        description: Enable port 0 pin for group interrupt. Bit n corresponds to pin Pm_n of port m. 0 = the port 0 pin is disabled and does not contribute to the grouped interrupt. 1 = the port 0 pin is enabled and contributes to the grouped interrupt.
        bitOffset: 0
        bitWidth: 32
        access: read-write
addressBlocks:
  - offset: 0
    size: 72
    usage: registers
interrupts:
  - name: GINT
