#[doc = "Register `RXF1C` reader"]
pub type R = crate::R<Rxf1cSpec>;
#[doc = "Register `RXF1C` writer"]
pub type W = crate::W<Rxf1cSpec>;
#[doc = "Field `F1SA` reader - Rx FIFO 1 start address."]
pub type F1saR = crate::FieldReader<u16>;
#[doc = "Field `F1SA` writer - Rx FIFO 1 start address."]
pub type F1saW<'a, REG> = crate::FieldWriter<'a, REG, 14, u16>;
#[doc = "Field `F1S` reader - Rx FIFO 1 size 0 = No Rx FIFO 1."]
pub type F1sR = crate::FieldReader;
#[doc = "Field `F1S` writer - Rx FIFO 1 size 0 = No Rx FIFO 1."]
pub type F1sW<'a, REG> = crate::FieldWriter<'a, REG, 7>;
#[doc = "Field `F1WM` reader - Rx FIFO 1 watermark 0 = Watermark interrupt disabled."]
pub type F1wmR = crate::FieldReader;
#[doc = "Field `F1WM` writer - Rx FIFO 1 watermark 0 = Watermark interrupt disabled."]
pub type F1wmW<'a, REG> = crate::FieldWriter<'a, REG, 7>;
#[doc = "Field `F1OM` reader - FIFO 1 operation mode."]
pub type F1omR = crate::BitReader;
#[doc = "Field `F1OM` writer - FIFO 1 operation mode."]
pub type F1omW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bits 2:15 - Rx FIFO 1 start address."]
    #[inline(always)]
    pub fn f1sa(&self) -> F1saR {
        F1saR::new(((self.bits >> 2) & 0x3fff) as u16)
    }
    #[doc = "Bits 16:22 - Rx FIFO 1 size 0 = No Rx FIFO 1."]
    #[inline(always)]
    pub fn f1s(&self) -> F1sR {
        F1sR::new(((self.bits >> 16) & 0x7f) as u8)
    }
    #[doc = "Bits 24:30 - Rx FIFO 1 watermark 0 = Watermark interrupt disabled."]
    #[inline(always)]
    pub fn f1wm(&self) -> F1wmR {
        F1wmR::new(((self.bits >> 24) & 0x7f) as u8)
    }
    #[doc = "Bit 31 - FIFO 1 operation mode."]
    #[inline(always)]
    pub fn f1om(&self) -> F1omR {
        F1omR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RXF1C")
            .field("f1sa", &self.f1sa())
            .field("f1s", &self.f1s())
            .field("f1wm", &self.f1wm())
            .field("f1om", &self.f1om())
            .finish()
    }
}
impl W {
    #[doc = "Bits 2:15 - Rx FIFO 1 start address."]
    #[inline(always)]
    pub fn f1sa(&mut self) -> F1saW<'_, Rxf1cSpec> {
        F1saW::new(self, 2)
    }
    #[doc = "Bits 16:22 - Rx FIFO 1 size 0 = No Rx FIFO 1."]
    #[inline(always)]
    pub fn f1s(&mut self) -> F1sW<'_, Rxf1cSpec> {
        F1sW::new(self, 16)
    }
    #[doc = "Bits 24:30 - Rx FIFO 1 watermark 0 = Watermark interrupt disabled."]
    #[inline(always)]
    pub fn f1wm(&mut self) -> F1wmW<'_, Rxf1cSpec> {
        F1wmW::new(self, 24)
    }
    #[doc = "Bit 31 - FIFO 1 operation mode."]
    #[inline(always)]
    pub fn f1om(&mut self) -> F1omW<'_, Rxf1cSpec> {
        F1omW::new(self, 31)
    }
}
#[doc = "Rx FIFO 1 Configuration\n\nYou can [`read`](crate::Reg::read) this register and get [`rxf1c::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`rxf1c::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Rxf1cSpec;
impl crate::RegisterSpec for Rxf1cSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`rxf1c::R`](R) reader structure"]
impl crate::Readable for Rxf1cSpec {}
#[doc = "`write(|w| ..)` method takes [`rxf1c::W`](W) writer structure"]
impl crate::Writable for Rxf1cSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets RXF1C to value 0"]
impl crate::Resettable for Rxf1cSpec {}
