DSCH 2.6b
VERSION 08/08/02 11:26:22
BB(225,-65,480,280)
SYM  #clock1c
BB(225,-28,240,-22)
TITLE 230 -25  #clock
MODEL 69
PROP   10.000 10.000                                                                                                                                                                                                        
REC(227,-27,6,4,r)
VIS 1
PIN(240,-25,0.030,0.070)Data
LIG(235,-25,240,-25)
LIG(230,-27,228,-27)
LIG(234,-27,232,-27)
LIG(235,-28,235,-22)
LIG(225,-22,225,-28)
LIG(230,-23,230,-27)
LIG(232,-27,232,-23)
LIG(232,-23,230,-23)
LIG(228,-23,226,-23)
LIG(228,-27,228,-23)
LIG(235,-22,225,-22)
LIG(235,-28,225,-28)
FSYM
SYM  #light8
BB(363,-65,369,-51)
TITLE 365 -51  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(364,-64,4,4,r)
VIS 769
PIN(365,-50,0.000,0.000)nQ
LIG(368,-59,368,-64)
LIG(368,-64,367,-65)
LIG(364,-64,364,-59)
LIG(367,-54,367,-57)
LIG(366,-54,369,-54)
LIG(366,-52,368,-54)
LIG(367,-52,369,-54)
LIG(363,-57,369,-57)
LIG(365,-57,365,-50)
LIG(363,-59,363,-57)
LIG(369,-59,363,-59)
LIG(369,-57,369,-59)
LIG(365,-65,364,-64)
LIG(367,-65,365,-65)
FSYM
SYM  #nmos
BB(250,-25,270,-5)
TITLE 255 -20  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(250,-25,15,19,r)
VIS 0
PIN(250,-25,0.000,0.000)s
PIN(260,-5,0.000,0.000)g
PIN(270,-25,0.030,0.140)d
LIG(260,-15,260,-5)
LIG(254,-15,266,-15)
LIG(254,-17,266,-17)
LIG(266,-25,266,-17)
LIG(270,-25,266,-25)
LIG(254,-25,254,-17)
LIG(250,-25,254,-25)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #light7
BB(363,-40,369,-26)
TITLE 365 -26  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(364,-39,4,4,r)
VIS 769
PIN(365,-25,0.000,0.000)Q
LIG(368,-34,368,-39)
LIG(368,-39,367,-40)
LIG(364,-39,364,-34)
LIG(367,-29,367,-32)
LIG(366,-29,369,-29)
LIG(366,-27,368,-29)
LIG(367,-27,369,-29)
LIG(363,-32,369,-32)
LIG(365,-32,365,-25)
LIG(363,-34,363,-32)
LIG(369,-34,363,-34)
LIG(369,-32,369,-34)
LIG(365,-40,364,-39)
LIG(367,-40,365,-40)
FSYM
SYM  #inv
BB(280,-35,315,-15)
TITLE 295 -25  #~
MODEL 101
PROP                                                                                                                                                                                                            
REC(0,0,0,0,)
VIS 0
PIN(280,-25,0.000,0.000)in
PIN(315,-25,0.030,0.140)out
LIG(280,-25,290,-25)
LIG(290,-35,290,-15)
LIG(290,-35,305,-25)
LIG(290,-15,305,-25)
LIG(307,-25,307,-25)
LIG(309,-25,315,-25)
VLG   not not1(out,in);
FSYM
SYM  #inv
BB(315,-35,350,-15)
TITLE 330 -25  #~
MODEL 101
PROP                                                                                                                                                                                                            
REC(0,0,0,0,)
VIS 0
PIN(315,-25,0.000,0.000)in
PIN(350,-25,0.030,0.140)out
LIG(315,-25,325,-25)
LIG(325,-35,325,-15)
LIG(325,-35,340,-25)
LIG(325,-15,340,-25)
LIG(342,-25,342,-25)
LIG(344,-25,350,-25)
VLG   not not1(out,in);
FSYM
SYM  #pmos
BB(305,5,325,25)
TITLE 310 10  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(305,5,15,19,r)
VIS 0
PIN(325,5,0.000,0.000)s
PIN(315,25,0.000,0.000)g
PIN(305,5,0.030,0.140)d
LIG(315,25,315,19)
LIG(315,17,315,17)
LIG(309,15,321,15)
LIG(309,13,321,13)
LIG(321,5,321,13)
LIG(325,5,321,5)
LIG(309,5,309,13)
LIG(305,5,309,5)
VLG   pmos pmos(drain,source,gate);
FSYM
SYM  #button4c
BB(231,21,240,29)
TITLE 235 25  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(232,22,6,6,r)
VIS 1
PIN(240,25,0.000,0.000)Clock
LIG(239,25,240,25)
LIG(231,29,231,21)
LIG(239,29,231,29)
LIG(239,21,239,29)
LIG(231,21,239,21)
LIG(232,28,232,22)
LIG(238,28,232,28)
LIG(238,22,238,28)
LIG(232,22,238,22)
FSYM
CNC(260 25)
LIG(355,270,365,270)
LIG(470,280,480,280)
LIG(240,-25,250,-25)
LIG(270,-25,280,-25)
LIG(280,-25,280,5)
LIG(280,5,305,5)
LIG(350,-25,350,5)
LIG(325,5,350,5)
LIG(260,-5,260,25)
LIG(240,25,260,25)
LIG(260,25,315,25)
LIG(350,-25,365,-25)
LIG(315,-25,315,-50)
LIG(315,-50,365,-50)
FFIG C:\Dsch2\Book on CMOS\DLatchVeriolg.sch
