 
set ::env(PROJECT_NAME) systemcaes_128
set ::env(DESIGN_TOP) aes
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/systemcaes/rtl/verilog/aes128lowarea
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/systemcaes/rtl/verilog/aes128lowarea/aes.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design

