# Generated by roxygen2: do not edit by hand

export(sim_SI)
export(sim_SIR)
export(sim_SIR_unif)
export(sim_SIR_w)
export(sim_SI_unif)
export(sim_SI_w)
