0.7
2020.2
Oct 13 2023
20:47:58
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_automem_vecIn.v,1710852530,systemVerilog,,,,AESL_automem_vecIn,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_automem_vecOut.v,1710852530,systemVerilog,,,,AESL_automem_vecOut,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_deadlock_detection_unit.v,1710852530,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_deadlock_detector.v,1710852530,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_deadlock_report_unit.v,1710852530,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/csv_file_dump.svh,1710852530,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/dataflow_monitor.sv,1710852530,systemVerilog,D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/df_fifo_interface.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/df_process_interface.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/nodf_module_interface.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/upc_loop_interface.svh,,D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/dump_file_agent.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/csv_file_dump.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/sample_agent.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/loop_sample_agent.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/sample_manager.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/nodf_module_interface.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/nodf_module_monitor.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/df_fifo_interface.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/df_fifo_monitor.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/df_process_interface.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/df_process_monitor.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/upc_loop_interface.svh;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/df_fifo_interface.svh,1710852530,verilog,,,,df_fifo_intf,,,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/df_fifo_monitor.svh,1710852530,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/df_process_interface.svh,1710852530,verilog,,,,df_process_intf,,,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/df_process_monitor.svh,1710852530,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/dump_file_agent.svh,1710852530,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/fifo_para.vh,1710852530,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF.autotb.v,1710852530,systemVerilog,,,D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/fifo_para.vh,apatb_functionDF_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF.v,1710852477,systemVerilog,,,,functionDF,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_c2_RAM_AUTO_1R1W.v,1710852477,systemVerilog,,,,functionDF_c2_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_c2_RAM_AUTO_1R1W_memcore.v,1710852477,systemVerilog,,,,functionDF_c2_RAM_AUTO_1R1W_memcore,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_fifo_w32_d10_S.v,1710852477,systemVerilog,,,,functionDF_fifo_w32_d10_S;functionDF_fifo_w32_d10_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_flow_control_loop_pipe.v,1710852477,systemVerilog,,,,functionDF_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_funcA.v,1710852476,systemVerilog,,,,functionDF_funcA,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_funcB.v,1710852476,systemVerilog,,,,functionDF_funcB,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_funcC.v,1710852477,systemVerilog,,,,functionDF_funcC,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_funcD.v,1710852477,systemVerilog,,,,functionDF_funcD,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_start_for_funcB_U0.v,1710852477,systemVerilog,,,,functionDF_start_for_funcB_U0;functionDF_start_for_funcB_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_start_for_funcD_U0.v,1710852477,systemVerilog,,,,functionDF_start_for_funcD_U0;functionDF_start_for_funcD_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/loop_sample_agent.svh,1710852530,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/nodf_module_interface.svh,1710852530,verilog,,,,nodf_module_intf,,,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/nodf_module_monitor.svh,1710852530,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/sample_agent.svh,1710852530,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/sample_manager.svh,1710852530,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/upc_loop_interface.svh,1710852530,verilog,,,,upc_loop_intf,,,,,,,,
D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/upc_loop_monitor.svh,1710852530,verilog,,,,,,,,,,,,
