TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += ../../rtl/math/div10.sv
TOPLEVEL = div10
MODULE = test_math_div10

COMPILE_ARGS += -I ../../

include $(shell cocotb-config --makefiles)/Makefile.sim
