#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Sep  3 14:19:21 2025
# Process ID         : 88980
# Current directory  : D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent105580 D:\NeyFPGA_Sume\verilog-ethernet\example\NetFPGA_SUME\fpga\fpga\fpga.xpr
# Log file           : D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/vivado.log
# Journal file       : D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga\vivado.jou
# Running On         : MSI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz
# CPU Frequency      : 2304 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16866 MB
# Swap memory        : 4613 MB
# Total Virtual      : 21480 MB
# Available Virtual  : 4099 MB
#-----------------------------------------------------------
start_gui
open_project D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
