
---------- Begin Simulation Statistics ----------
final_tick                                48457699000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 539709                       # Simulator instruction rate (inst/s)
host_mem_usage                                 768088                       # Number of bytes of host memory used
host_op_rate                                  1042927                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.53                       # Real time elapsed on the host
host_tick_rate                             2615279444                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      19324030                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048458                       # Number of seconds simulated
sim_ticks                                 48457699000                       # Number of ticks simulated
system.cpu.Branches                           2392400                       # Number of branches fetched
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      19324030                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1888816                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1524                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1061491                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           181                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    12775424                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         48457699                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   48457699                       # Number of busy cycles
system.cpu.num_cc_register_reads             11313001                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             5820983                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1467216                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184331                       # Number of float alu accesses
system.cpu.num_fp_insts                        184331                       # number of float instructions
system.cpu.num_fp_register_reads               311164                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158233                       # number of times the floating registers were written
system.cpu.num_func_calls                      588368                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              19163083                       # Number of integer alu accesses
system.cpu.num_int_insts                     19163083                       # number of integer instructions
system.cpu.num_int_register_reads            37740509                       # number of times the integer registers were read
system.cpu.num_int_register_writes           15692084                       # number of times the integer registers were written
system.cpu.num_load_insts                     1887624                       # Number of load instructions
system.cpu.num_mem_refs                       2948930                       # number of memory refs
system.cpu.num_store_insts                    1061306                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30680      0.16%      0.16% # Class of executed instruction
system.cpu.op_class::IntAlu                  16200583     83.84%     83.99% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.99% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3989      0.02%     84.02% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54156      0.28%     84.30% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1582      0.01%     84.30% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32056      0.17%     84.47% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52028      0.27%     84.74% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.74% # Class of executed instruction
system.cpu.op_class::MemRead                  1861066      9.63%     94.37% # Class of executed instruction
system.cpu.op_class::MemWrite                 1059313      5.48%     99.85% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26558      0.14%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   19324113                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        95869                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        13545                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         189271                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            13545                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18308                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              10511                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           24                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2334                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10511                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        34258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        34258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      1022336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      1022336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1022336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15950                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15950    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15950                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18404000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           85112500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         12750216                       # number of demand (read+write) hits
system.icache.demand_hits::total             12750216                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        12750216                       # number of overall hits
system.icache.overall_hits::total            12750216                       # number of overall hits
system.icache.demand_misses::.cpu.inst          25208                       # number of demand (read+write) misses
system.icache.demand_misses::total              25208                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         25208                       # number of overall misses
system.icache.overall_misses::total             25208                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   2536209000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   2536209000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   2536209000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   2536209000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     12775424                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         12775424                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     12775424                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        12775424                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.001973                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.001973                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.001973                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.001973                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 100611.274199                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 100611.274199                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 100611.274199                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 100611.274199                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        25208                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         25208                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        25208                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        25208                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   2485793000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   2485793000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   2485793000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   2485793000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.001973                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.001973                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 98611.274199                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 98611.274199                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 98611.274199                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 98611.274199                       # average overall mshr miss latency
system.icache.replacements                      24700                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        12750216                       # number of ReadReq hits
system.icache.ReadReq_hits::total            12750216                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         25208                       # number of ReadReq misses
system.icache.ReadReq_misses::total             25208                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   2536209000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   2536209000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     12775424                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        12775424                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.001973                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.001973                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 100611.274199                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 100611.274199                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        25208                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        25208                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   2485793000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   2485793000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001973                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.001973                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98611.274199                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 98611.274199                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               499.918798                       # Cycle average of tags in use
system.icache.tags.total_refs                12775424                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 25208                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                506.800381                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   499.918798                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.976404                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.976404                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              12800632                       # Number of tag accesses
system.icache.tags.data_accesses             12800632                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          160896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          859904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1020800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       160896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         160896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1536                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1536                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2514                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13436                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15950                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            24                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  24                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3320339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           17745457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               21065796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3320339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3320339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           31698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 31698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           31698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3320339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          17745457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              21097494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2514.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13435.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                44367                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15950                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          24                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        24                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                970                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1214                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1082                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                865                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1025                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1174                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                939                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1274                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                860                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               772                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1042                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               952                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1014                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               989                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               941                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       11.80                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     160311000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    79745000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                459354750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10051.48                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28801.48                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     10383                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  65.10                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15950                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    24                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15946                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         5566                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     183.387711                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    141.897203                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    138.877829                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127         1837     33.00%     33.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191         1611     28.94%     61.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255          731     13.13%     75.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319          202      3.63%     78.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383          163      2.93%     81.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447          349      6.27%     87.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511          463      8.32%     96.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575          171      3.07%     99.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::576-639           21      0.38%     99.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-703           16      0.29%     99.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::704-767            2      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          5566                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                 1020736                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1020800                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  1536                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         21.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      21.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.16                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.16                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    45087903000                       # Total gap between requests
system.mem_ctrl.avgGap                     2822580.63                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       160896                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       859840                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 3320339.250941320788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 17744135.973109249026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2514                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13436                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           24                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     79514000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    379840750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31628.48                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28270.37                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     65.00                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              19078080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              10140240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             52878840                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3824904720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        6490456050                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       13142109600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         23539567530                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         485.775594                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  34107093250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1617980000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  12732625750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              20663160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              10982730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60997020                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3824904720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        6420377970                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       13201122720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         23539048320                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         485.764880                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  34261999500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1617980000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  12577719500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           21655                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           25035                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               46690                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          21655                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          25035                       # number of overall hits
system.l2cache.overall_hits::total              46690                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          3553                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         43159                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             46712                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3553                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        43159                       # number of overall misses
system.l2cache.overall_misses::total            46712                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   1955330000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  13665082000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  15620412000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   1955330000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  13665082000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  15620412000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        25208                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        68194                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           93402                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        25208                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        68194                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          93402                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.140947                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.632886                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.500118                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.140947                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.632886                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.500118                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 550332.113707                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 316621.840172                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 334398.270252                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 550332.113707                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 316621.840172                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 334398.270252                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          10228                       # number of writebacks
system.l2cache.writebacks::total                10228                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         3553                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        43159                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        46712                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3553                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        43159                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        46712                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   1884270000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  12801902000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  14686172000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   1884270000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  12801902000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  14686172000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.140947                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.632886                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.500118                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.140947                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.632886                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.500118                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 530332.113707                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 296621.840172                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 314398.270252                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 530332.113707                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 296621.840172                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 314398.270252                       # average overall mshr miss latency
system.l2cache.replacements                     44648                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        21065                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        21065                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        21065                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        21065                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         4418                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         4418                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data         3015                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total            3015                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          472                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           472                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     43148000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     43148000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         3487                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         3487                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.135360                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.135360                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 91415.254237                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 91415.254237                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          472                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          472                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     33984000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     33984000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.135360                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.135360                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        72000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        72000                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         1827                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1827                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5481                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5481                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   3943064000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   3943064000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         7308                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         7308                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 719405.947820                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 719405.947820                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5481                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5481                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   3833444000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   3833444000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 699405.947820                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 699405.947820                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        21655                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        23208                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        44863                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         3553                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        37678                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        41231                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   1955330000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   9722018000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  11677348000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        25208                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        60886                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        86094                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.140947                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.618829                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.478907                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 550332.113707                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 258029.035511                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 283217.676020                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3553                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        37678                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        41231                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1884270000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   8968458000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  10852728000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.140947                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.618829                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.478907                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 530332.113707                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 238029.035511                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 263217.676020                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3669.986442                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 184849                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                48743                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.792319                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   103.582656                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   256.418349                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3309.985437                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.025289                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.062602                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.808102                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.895993                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4095                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2995                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1015                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               238013                       # Number of tag accesses
system.l2cache.tags.data_accesses              238013                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst              834                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data            22889                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                23723                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst             834                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data           22889                       # number of overall hits
system.l3Dram.overall_hits::total               23723                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           2719                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          20260                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              22979                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          2719                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         20260                       # number of overall misses
system.l3Dram.overall_misses::total             22979                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   1767123000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  10727714000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  12494837000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   1767123000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  10727714000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  12494837000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst         3553                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        43149                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            46702                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst         3553                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        43149                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           46702                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.765269                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.469536                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.492035                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.765269                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.469536                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.492035                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 649916.513424                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 529502.171767                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 543750.250228                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 649916.513424                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 529502.171767                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 543750.250228                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            4649                       # number of writebacks
system.l3Dram.writebacks::total                  4649                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         2719                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        20260                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         22979                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         2719                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        20260                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        22979                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   1628454000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   9694454000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  11322908000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   1628454000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   9694454000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  11322908000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.765269                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.469536                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.492035                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.765269                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.469536                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.492035                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 598916.513424                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 478502.171767                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 492750.250228                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 598916.513424                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 478502.171767                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 492750.250228                       # average overall mshr miss latency
system.l3Dram.replacements                      19610                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        10228                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        10228                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        10228                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        10228                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         7414                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         7414                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          482                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              482                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_accesses::.cpu.data          482                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          482                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.ReadExReq_hits::.cpu.data            25                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                25                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         5446                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            5446                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   3716558000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   3716558000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         5471                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          5471                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.995430                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.995430                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 682438.119721                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 682438.119721                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         5446                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         5446                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   3438812000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   3438812000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.995430                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.995430                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 631438.119721                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 631438.119721                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst          834                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data        22864                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         23698                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         2719                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data        14814                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        17533                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   1767123000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   7011156000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   8778279000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst         3553                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        37678                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        41231                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.765269                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.393174                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.425238                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 649916.513424                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 473279.060348                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 500671.818856                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         2719                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data        14814                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        17533                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   1628454000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   6255642000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   7884096000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.765269                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.393174                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.425238                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 598916.513424                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 422279.060348                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 449671.818856                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              6363.708803                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   82199                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 27602                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.978009                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   775.761694                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   510.662478                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  5077.284632                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.094697                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.062337                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.619786                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.776820                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         7992                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3          242                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         7726                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.975586                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                117215                       # Number of tag accesses
system.l3Dram.tags.data_accesses               117215                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          2878543                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2878543                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2878543                       # number of overall hits
system.dcache.overall_hits::total             2878543                       # number of overall hits
system.dcache.demand_misses::.cpu.data          71681                       # number of demand (read+write) misses
system.dcache.demand_misses::total              71681                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         71681                       # number of overall misses
system.dcache.overall_misses::total             71681                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  14667745000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  14667745000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  14667745000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  14667745000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2950224                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2950224                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2950224                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2950224                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.024297                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.024297                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.024297                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.024297                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 204625.284245                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 204625.284245                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 204625.284245                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 204625.284245                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           21065                       # number of writebacks
system.dcache.writebacks::total                 21065                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        71681                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         71681                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        71681                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        71681                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  14524383000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  14524383000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  14524383000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  14524383000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.024297                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.024297                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.024297                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.024297                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 202625.284245                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 202625.284245                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 202625.284245                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 202625.284245                       # average overall mshr miss latency
system.dcache.replacements                      67682                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1827930                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1827930                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         60886                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             60886                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data  10518251000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total  10518251000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1888816                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1888816                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.032235                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.032235                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 172753.194495                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 172753.194495                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        60886                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        60886                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data  10396479000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total  10396479000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032235                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.032235                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 170753.194495                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 170753.194495                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1050613                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1050613                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        10795                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            10795                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   4149494000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   4149494000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1061408                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1061408                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.010170                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.010170                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 384390.365910                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 384390.365910                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        10795                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        10795                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   4127904000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   4127904000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010170                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.010170                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 382390.365910                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 382390.365910                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               503.031906                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2950224                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 68194                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 43.262222                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   503.031906                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.982484                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.982484                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               3018418                       # Number of tag accesses
system.dcache.tags.data_accesses              3018418                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst          205                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         6824                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           7029                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst          205                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         6824                       # number of overall hits
system.DynamicCache.overall_hits::total          7029                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         2514                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        13436                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        15950                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         2514                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        13436                       # number of overall misses
system.DynamicCache.overall_misses::total        15950                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   1463135000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   7774074000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total   9237209000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   1463135000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   7774074000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total   9237209000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         2719                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        20260                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        22979                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         2719                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        20260                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        22979                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.924605                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.663179                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.694112                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.924605                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.663179                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.694112                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 581994.828958                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 578600.327478                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 579135.360502                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 581994.828958                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 578600.327478                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 579135.360502                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks           24                       # number of writebacks
system.DynamicCache.writebacks::total              24                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         2514                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        13436                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        15950                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         2514                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        13436                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        15950                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   1136315000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   6027394000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   7163709000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   1136315000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   6027394000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   7163709000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.924605                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.663179                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.694112                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.924605                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.663179                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.694112                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 451994.828958                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 448600.327478                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 449135.360502                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 451994.828958                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 448600.327478                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 449135.360502                       # average overall mshr miss latency
system.DynamicCache.replacements                 3605                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         4649                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         4649                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         4649                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         4649                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks         1072                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total         1072                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total            7                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         5439                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   3160156000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   3160156000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         5446                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         5446                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.998715                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.998715                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 581017.834161                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 581017.834161                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   2453086000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   2453086000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.998715                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.998715                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 451017.834161                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 451017.834161                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst          205                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         6817                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         7022                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         2514                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         7997                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        10511                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   1463135000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   4613918000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   6077053000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         2719                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data        14814                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        17533                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.924605                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.539827                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.599498                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 581994.828958                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 576956.108541                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 578161.259633                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         2514                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         7997                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        10511                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1136315000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   3574308000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   4710623000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.924605                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.539827                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.599498                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 451994.828958                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 446956.108541                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 448161.259633                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        9972.405313                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             36318                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           16857                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            2.154476                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   575.649190                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  1344.348184                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  8052.407939                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.070270                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.164105                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.982960                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.217335                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        13252                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4        13250                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     1.617676                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           54247                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          54247                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               86094                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         35966                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            124279                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              3487                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             3487                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               7308                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              7308                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          86094                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       211044                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        75116                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  286160                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      5712576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1613312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  7325888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             67863                       # Total snoops (count)
system.l2bar.snoopTraffic                      953664                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             164752                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.082221                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.274701                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   151206     91.78%     91.78% # Request fanout histogram
system.l2bar.snoop_fanout::1                    13546      8.22%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               164752                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            231401000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy            75624000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           208069000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48457699000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  48457699000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
