#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x557dad01f960 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x557dad01faf0 .scope module, "test_uart_simple" "test_uart_simple" 3 4;
 .timescale -9 -12;
v0x557dad0687d0_0 .var "clk", 0 0;
v0x557dad068890_0 .net "irq", 0 0, v0x557dad018470_0;  1 drivers
v0x557dad068960_0 .var "rst_n", 0 0;
v0x557dad068a60_0 .net "uart_tx", 0 0, v0x557dad067dc0_0;  1 drivers
v0x557dad068b30_0 .net "wb_ack", 0 0, v0x557dad067e80_0;  1 drivers
v0x557dad068bd0_0 .var "wb_addr", 7 0;
v0x557dad068ca0_0 .var "wb_dat_i", 31 0;
v0x557dad068d70_0 .net "wb_dat_o", 31 0, v0x557dad068100_0;  1 drivers
v0x557dad068e40_0 .var "wb_sel", 3 0;
v0x557dad068f10_0 .var "wb_stb", 0 0;
v0x557dad068fe0_0 .var "wb_we", 0 0;
E_0x557dacfe1d60 .event posedge, v0x557dad0148e0_0;
S_0x557dacfe1490 .scope module, "dut" "uart" 3 22, 4 39 0, S_0x557dad01faf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "wb_addr";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we";
    .port_info 6 /INPUT 4 "wb_sel";
    .port_info 7 /INPUT 1 "wb_stb";
    .port_info 8 /OUTPUT 1 "wb_ack";
    .port_info 9 /INPUT 1 "uart_rx";
    .port_info 10 /OUTPUT 1 "uart_tx";
    .port_info 11 /OUTPUT 1 "irq";
P_0x557dacfe1620 .param/l "ADDR_WIDTH" 0 4 40, +C4<00000000000000000000000000001000>;
P_0x557dacfe1660 .param/l "CLK_FREQ" 0 4 41, +C4<00000010111110101111000010000000>;
P_0x557dacfe16a0 .param/l "DEFAULT_BAUD" 0 4 42, +C4<00000000000000011100001000000000>;
P_0x557dacfe16e0 .param/l "DEFAULT_BAUD_DIV" 1 4 67, +C4<00000000000000000000000110110010>;
P_0x557dacfe1720 .param/l "RX_DATA" 1 4 202, C4<10>;
P_0x557dacfe1760 .param/l "RX_IDLE" 1 4 200, C4<00>;
P_0x557dacfe17a0 .param/l "RX_START" 1 4 201, C4<01>;
P_0x557dacfe17e0 .param/l "RX_STOP" 1 4 203, C4<11>;
P_0x557dacfe1820 .param/l "TX_DATA" 1 4 102, C4<10>;
P_0x557dacfe1860 .param/l "TX_IDLE" 1 4 100, C4<00>;
P_0x557dacfe18a0 .param/l "TX_START" 1 4 101, C4<01>;
P_0x557dacfe18e0 .param/l "TX_STOP" 1 4 103, C4<11>;
v0x557dad014100_0 .var "baud_div", 15 0;
v0x557dad0148e0_0 .net "clk", 0 0, v0x557dad0687d0_0;  1 drivers
v0x557dad0149b0_0 .var "frame_error", 0 0;
v0x557dad018470_0 .var "irq", 0 0;
v0x557dad018510_0 .net "rst_n", 0 0, v0x557dad068960_0;  1 drivers
v0x557dad018b90_0 .var "rx_baud_counter", 15 0;
v0x557dad018c30_0 .var "rx_bit_counter", 2 0;
v0x557dad066f40_0 .var "rx_data", 7 0;
v0x557dad067020_0 .var "rx_enable", 0 0;
v0x557dad0670e0_0 .var "rx_int_en", 0 0;
v0x557dad0671a0_0 .var "rx_overrun", 0 0;
v0x557dad067260_0 .var "rx_ready", 0 0;
v0x557dad067320_0 .var "rx_shift_reg", 7 0;
v0x557dad067400_0 .var "rx_state", 1 0;
v0x557dad0674e0_0 .var "tx_baud_counter", 15 0;
v0x557dad0675c0_0 .var "tx_bit_counter", 2 0;
v0x557dad0676a0_0 .var "tx_data", 7 0;
v0x557dad067780_0 .var "tx_empty", 0 0;
v0x557dad067840_0 .var "tx_enable", 0 0;
v0x557dad067900_0 .var "tx_shift_reg", 7 0;
v0x557dad0679e0_0 .var "tx_start", 0 0;
v0x557dad067aa0_0 .var "tx_state", 1 0;
L_0x7fa27ea07018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557dad067b80_0 .net "uart_rx", 0 0, L_0x7fa27ea07018;  1 drivers
v0x557dad067c40_0 .var "uart_rx_sync1", 0 0;
v0x557dad067d00_0 .var "uart_rx_sync2", 0 0;
v0x557dad067dc0_0 .var "uart_tx", 0 0;
v0x557dad067e80_0 .var "wb_ack", 0 0;
v0x557dad067f40_0 .net "wb_addr", 7 0, v0x557dad068bd0_0;  1 drivers
v0x557dad068020_0 .net "wb_dat_i", 31 0, v0x557dad068ca0_0;  1 drivers
v0x557dad068100_0 .var "wb_dat_o", 31 0;
v0x557dad0681e0_0 .net "wb_sel", 3 0, v0x557dad068e40_0;  1 drivers
v0x557dad0682c0_0 .net "wb_stb", 0 0, v0x557dad068f10_0;  1 drivers
v0x557dad068380_0 .net "wb_we", 0 0, v0x557dad068fe0_0;  1 drivers
E_0x557dad01aa30/0 .event negedge, v0x557dad018510_0;
E_0x557dad01aa30/1 .event posedge, v0x557dad0148e0_0;
E_0x557dad01aa30 .event/or E_0x557dad01aa30/0, E_0x557dad01aa30/1;
    .scope S_0x557dacfe1490;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557dad067020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557dad067840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557dad0670e0_0, 0, 1;
    %pushi/vec4 434, 0, 16;
    %store/vec4 v0x557dad014100_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557dad0676a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557dad066f40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557dad067260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557dad067780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557dad0671a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557dad0149b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557dad067dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557dad018470_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x557dacfe1490;
T_1 ;
    %wait E_0x557dad01aa30;
    %load/vec4 v0x557dad018510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557dad067aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dad067dc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557dad0674e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557dad0675c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557dad067900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dad067780_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x557dad067aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dad067dc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557dad0674e0_0, 0;
    %load/vec4 v0x557dad067840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0x557dad0679e0_0;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x557dad067aa0_0, 0;
    %load/vec4 v0x557dad0676a0_0;
    %assign/vec4 v0x557dad067900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dad067780_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dad067dc0_0, 0;
    %load/vec4 v0x557dad0674e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x557dad0674e0_0, 0;
    %load/vec4 v0x557dad014100_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x557dad0674e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x557dad067aa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557dad0674e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557dad0675c0_0, 0;
    %load/vec4 v0x557dad067900_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x557dad067dc0_0, 0;
    %vpi_call/w 4 144 "$display", "[UART] Start bit complete, moving to DATA. tx_shift_reg=0x%02h", v0x557dad067900_0 {0 0 0};
T_1.10 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x557dad067900_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x557dad067dc0_0, 0;
    %load/vec4 v0x557dad0674e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x557dad0674e0_0, 0;
    %load/vec4 v0x557dad014100_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x557dad0674e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.12, 5;
    %vpi_call/w 4 156 "$display", "[UART] TX bit[%0d] = %b (shift_reg=0x%02h) baud_div=%0d", v0x557dad0675c0_0, &PV<v0x557dad067900_0, 0, 1>, v0x557dad067900_0, v0x557dad014100_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x557dad067900_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557dad067900_0, 0;
    %load/vec4 v0x557dad0675c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557dad0675c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557dad0674e0_0, 0;
    %load/vec4 v0x557dad0675c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %vpi_call/w 4 164 "$display", "[UART] TX bit 7 complete, moving to STOP" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x557dad067aa0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x557dad0675c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %vpi_call/w 4 169 "$display", "[UART] TX continuing, next bit_counter=%0d", S<0,vec4,u32> {1 0 0};
T_1.15 ;
T_1.12 ;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x557dad0674e0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_1.16, 4;
    %vpi_call/w 4 178 "$display", "[UART] Entered TX_STOP state" {0 0 0};
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dad067dc0_0, 0;
    %load/vec4 v0x557dad0674e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x557dad0674e0_0, 0;
    %load/vec4 v0x557dad014100_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x557dad0674e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.18, 5;
    %vpi_call/w 4 185 "$display", "[UART] TX STOP bit complete, returning to IDLE" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557dad067aa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557dad0674e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dad067780_0, 0;
T_1.18 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557dacfe1490;
T_2 ;
    %wait E_0x557dad01aa30;
    %load/vec4 v0x557dad018510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dad067c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dad067d00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x557dad067b80_0;
    %assign/vec4 v0x557dad067c40_0, 0;
    %load/vec4 v0x557dad067c40_0;
    %assign/vec4 v0x557dad067d00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557dacfe1490;
T_3 ;
    %wait E_0x557dad01aa30;
    %load/vec4 v0x557dad018510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557dad067400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557dad018b90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557dad018c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557dad067320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dad067260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dad0671a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dad0149b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x557dad067400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557dad018b90_0, 0;
    %load/vec4 v0x557dad067020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x557dad067d00_0;
    %nor/r;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x557dad067400_0, 0;
T_3.7 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x557dad018b90_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x557dad018b90_0, 0;
    %load/vec4 v0x557dad014100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x557dad018b90_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.10, 5;
    %load/vec4 v0x557dad067d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x557dad067400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557dad018b90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557dad018c30_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557dad067400_0, 0;
T_3.13 ;
T_3.10 ;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x557dad018b90_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x557dad018b90_0, 0;
    %load/vec4 v0x557dad014100_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x557dad018b90_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.14, 5;
    %load/vec4 v0x557dad067d00_0;
    %load/vec4 v0x557dad067320_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557dad067320_0, 0;
    %load/vec4 v0x557dad018c30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557dad018c30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557dad018b90_0, 0;
    %load/vec4 v0x557dad018c30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x557dad067400_0, 0;
T_3.16 ;
T_3.14 ;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x557dad018b90_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x557dad018b90_0, 0;
    %load/vec4 v0x557dad014100_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x557dad018b90_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.18, 5;
    %load/vec4 v0x557dad067d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %load/vec4 v0x557dad067260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dad0671a0_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x557dad067320_0;
    %assign/vec4 v0x557dad066f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dad067260_0, 0;
T_3.23 ;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dad0149b0_0, 0;
T_3.21 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557dad067400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557dad018b90_0, 0;
T_3.18 ;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557dacfe1490;
T_4 ;
    %wait E_0x557dad01aa30;
    %load/vec4 v0x557dad018510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dad018470_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x557dad0670e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.2, 8;
    %load/vec4 v0x557dad067260_0;
    %and;
T_4.2;
    %assign/vec4 v0x557dad018470_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557dacfe1490;
T_5 ;
    %wait E_0x557dad01aa30;
    %load/vec4 v0x557dad018510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dad067020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dad067840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dad0670e0_0, 0;
    %pushi/vec4 434, 0, 16;
    %assign/vec4 v0x557dad014100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dad0679e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dad067e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557dad068100_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557dad0682c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x557dad067e80_0;
    %nor/r;
    %and;
T_5.2;
    %assign/vec4 v0x557dad067e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dad0679e0_0, 0;
    %load/vec4 v0x557dad0682c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.6, 10;
    %load/vec4 v0x557dad068380_0;
    %and;
T_5.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.5, 9;
    %load/vec4 v0x557dad067e80_0;
    %nor/r;
    %and;
T_5.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v0x557dad067f40_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x557dad068020_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x557dad0676a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dad0679e0_0, 0;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x557dad068020_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x557dad067020_0, 0;
    %load/vec4 v0x557dad068020_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x557dad067840_0, 0;
    %load/vec4 v0x557dad068020_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x557dad0670e0_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x557dad068020_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x557dad014100_0, 0;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x557dad0682c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.14, 10;
    %load/vec4 v0x557dad068380_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.13, 9;
    %load/vec4 v0x557dad067e80_0;
    %nor/r;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x557dad067f40_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557dad068100_0, 0;
    %jmp T_5.20;
T_5.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x557dad066f40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557dad068100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dad067260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dad0671a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dad0149b0_0, 0;
    %jmp T_5.20;
T_5.16 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x557dad0149b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557dad0671a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557dad067780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557dad067260_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557dad068100_0, 0;
    %jmp T_5.20;
T_5.17 ;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x557dad0670e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557dad067840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557dad067020_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557dad068100_0, 0;
    %jmp T_5.20;
T_5.18 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x557dad014100_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557dad068100_0, 0;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
T_5.11 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557dad01faf0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557dad0687d0_0, 0, 1;
T_6.0 ;
    %delay 10000, 0;
    %load/vec4 v0x557dad0687d0_0;
    %inv;
    %store/vec4 v0x557dad0687d0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x557dad01faf0;
T_7 ;
    %vpi_call/w 3 45 "$dumpfile", "test_uart_simple.vcd" {0 0 0};
    %vpi_call/w 3 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557dad01faf0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557dad068960_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557dad068bd0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557dad068ca0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557dad068fe0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x557dad068e40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557dad068f10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557dad068960_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 59 "$display", "=== Writing 0x48 ('H') to UART ===" {0 0 0};
    %wait E_0x557dacfe1d60;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557dad068bd0_0, 0, 8;
    %pushi/vec4 72, 0, 32;
    %store/vec4 v0x557dad068ca0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557dad068fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557dad068f10_0, 0, 1;
    %wait E_0x557dacfe1d60;
T_7.0 ;
    %load/vec4 v0x557dad068b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_7.1, 8;
    %wait E_0x557dacfe1d60;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557dad068f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557dad068fe0_0, 0, 1;
    %delay 200000000, 0;
    %vpi_call/w 3 78 "$display", "=== Test complete ===" {0 0 0};
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test_uart_simple.v";
    "../rtl/peripherals/uart.v";
