$version Generated by VerilatedVcd $end
$date Wed Aug 10 16:10:24 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire 16 & count [15:0] $end
  $var wire  1 $ inc $end
  $var wire  1 % reset $end
  $scope module example $end
   $var wire  1 # clk $end
   $var wire 16 & count [15:0] $end
   $var wire  1 $ inc $end
   $var wire  1 % reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
1%
b0000000000000000 &
#1
1#
#2
0#
1$
#3
1#
#4
0#
0$
0%
#5
1#
#6
0#
1$
#7
1#
b0000000000000001 &
#8
0#
#9
1#
b0000000000000010 &
#10
0#
0$
#11
1#
#12
0#
1$
#13
1#
b0000000000000011 &
#14
0#
#15
1#
b0000000000000100 &
#16
0#
1%
#17
1#
b0000000000000000 &
#18
0#
#19
1#
#20
0#
0%
#21
1#
b0000000000000001 &
