INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Mini project Vivado/2016/NMC/NMC.sim/sim_1/synth/func/NMC_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NMC
INFO: [VRFC 10-311] analyzing module RAM1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Mini project Vivado/2016/NMC/NMC.srcs/sim_1/new/NMC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NMC_tb
