library ieee;                                
use ieee.std_logic_1164.all;                                                              
entity mux is port(                      
    a: in bit_vector(3 downto 0);                   
    b: out std_logic_vector(3 downto 0);         
    c: in bit_vector(5 downto 0));            
end mux;                    
                                             
architecture select of mux is    
begin                                      
  my_label: process(c,a)                     
    begin                                    
    if c = "111111" then								
      b <= to_stdlogicvector(a);                                
    else                                     
     b <= "0101";                            
    end if;                                  
  end process;                               
end select;
