library ieee;
use ieee.std_logic_1164.all;
use work.custom_types.all;

entity procesor is
port
(
	clk : std_logic
)