{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573594814636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573594814662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 17:40:14 2019 " "Processing started: Tue Nov 12 17:40:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573594814662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573594814662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off resta_dois -c resta_dois " "Command: quartus_map --read_settings_files=on --write_settings_files=off resta_dois -c resta_dois" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573594814662 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573594815258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resta_dois.vhd 2 1 " "Found 2 design units, including 1 entities, in source file resta_dois.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resta_dois-behaviour " "Found design unit 1: resta_dois-behaviour" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573594815688 ""} { "Info" "ISGN_ENTITY_NAME" "1 resta_dois " "Found entity 1: resta_dois" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573594815688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573594815688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "resta_dois " "Elaborating entity \"resta_dois\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573594815727 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prox_est resta_dois.vhd(107) " "VHDL Process Statement warning at resta_dois.vhd(107): signal \"prox_est\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815729 "|resta_dois"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "est_atual resta_dois.vhd(104) " "VHDL Process Statement warning at resta_dois.vhd(104): inferring latch(es) for signal or variable \"est_atual\", which holds its previous value in one or more paths through the process" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573594815729 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi resta_dois.vhd(120) " "VHDL Process Statement warning at resta_dois.vhd(120): signal \"xi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815729 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi resta_dois.vhd(122) " "VHDL Process Statement warning at resta_dois.vhd(122): signal \"xi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815730 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi resta_dois.vhd(124) " "VHDL Process Statement warning at resta_dois.vhd(124): signal \"yi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815730 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi resta_dois.vhd(126) " "VHDL Process Statement warning at resta_dois.vhd(126): signal \"yi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815730 "|resta_dois"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d0 resta_dois.vhd(47) " "Verilog HDL or VHDL warning at resta_dois.vhd(47): object \"d0\" assigned a value but never read" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573594815730 "|resta_dois"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1 resta_dois.vhd(47) " "Verilog HDL or VHDL warning at resta_dois.vhd(47): object \"d1\" assigned a value but never read" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573594815730 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf resta_dois.vhd(131) " "VHDL Process Statement warning at resta_dois.vhd(131): signal \"xf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815730 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf resta_dois.vhd(133) " "VHDL Process Statement warning at resta_dois.vhd(133): signal \"xf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815731 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf resta_dois.vhd(135) " "VHDL Process Statement warning at resta_dois.vhd(135): signal \"yf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815731 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf resta_dois.vhd(137) " "VHDL Process Statement warning at resta_dois.vhd(137): signal \"yf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815732 "|resta_dois"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d2 resta_dois.vhd(75) " "Verilog HDL or VHDL warning at resta_dois.vhd(75): object \"d2\" assigned a value but never read" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573594815732 "|resta_dois"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d3 resta_dois.vhd(75) " "Verilog HDL or VHDL warning at resta_dois.vhd(75): object \"d3\" assigned a value but never read" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573594815732 "|resta_dois"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xi_aux resta_dois.vhd(114) " "VHDL Process Statement warning at resta_dois.vhd(114): inferring latch(es) for signal or variable \"xi_aux\", which holds its previous value in one or more paths through the process" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573594815733 "|resta_dois"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yi_aux resta_dois.vhd(114) " "VHDL Process Statement warning at resta_dois.vhd(114): inferring latch(es) for signal or variable \"yi_aux\", which holds its previous value in one or more paths through the process" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573594815733 "|resta_dois"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xf_aux resta_dois.vhd(114) " "VHDL Process Statement warning at resta_dois.vhd(114): inferring latch(es) for signal or variable \"xf_aux\", which holds its previous value in one or more paths through the process" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573594815733 "|resta_dois"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yf_aux resta_dois.vhd(114) " "VHDL Process Statement warning at resta_dois.vhd(114): inferring latch(es) for signal or variable \"yf_aux\", which holds its previous value in one or more paths through the process" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573594815733 "|resta_dois"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tabuleiro resta_dois.vhd(149) " "Verilog HDL or VHDL warning at resta_dois.vhd(149): object \"tabuleiro\" assigned a value but never read" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573594815733 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(167) " "VHDL Process Statement warning at resta_dois.vhd(167): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815734 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(167) " "VHDL Process Statement warning at resta_dois.vhd(167): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815734 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(167) " "VHDL Process Statement warning at resta_dois.vhd(167): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815734 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(167) " "VHDL Process Statement warning at resta_dois.vhd(167): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815734 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(169) " "VHDL Process Statement warning at resta_dois.vhd(169): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815734 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(169) " "VHDL Process Statement warning at resta_dois.vhd(169): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815734 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(169) " "VHDL Process Statement warning at resta_dois.vhd(169): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815734 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(169) " "VHDL Process Statement warning at resta_dois.vhd(169): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815735 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(171) " "VHDL Process Statement warning at resta_dois.vhd(171): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815735 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(171) " "VHDL Process Statement warning at resta_dois.vhd(171): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815735 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(171) " "VHDL Process Statement warning at resta_dois.vhd(171): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815735 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(171) " "VHDL Process Statement warning at resta_dois.vhd(171): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815735 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(173) " "VHDL Process Statement warning at resta_dois.vhd(173): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815735 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(173) " "VHDL Process Statement warning at resta_dois.vhd(173): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815735 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(173) " "VHDL Process Statement warning at resta_dois.vhd(173): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815736 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(173) " "VHDL Process Statement warning at resta_dois.vhd(173): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815736 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(189) " "VHDL Process Statement warning at resta_dois.vhd(189): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815736 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(189) " "VHDL Process Statement warning at resta_dois.vhd(189): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815736 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(189) " "VHDL Process Statement warning at resta_dois.vhd(189): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815737 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(189) " "VHDL Process Statement warning at resta_dois.vhd(189): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815737 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(205) " "VHDL Process Statement warning at resta_dois.vhd(205): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815737 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(205) " "VHDL Process Statement warning at resta_dois.vhd(205): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815737 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(205) " "VHDL Process Statement warning at resta_dois.vhd(205): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815738 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(205) " "VHDL Process Statement warning at resta_dois.vhd(205): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815738 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(221) " "VHDL Process Statement warning at resta_dois.vhd(221): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815738 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(221) " "VHDL Process Statement warning at resta_dois.vhd(221): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815738 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(221) " "VHDL Process Statement warning at resta_dois.vhd(221): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815738 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(221) " "VHDL Process Statement warning at resta_dois.vhd(221): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815738 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(237) " "VHDL Process Statement warning at resta_dois.vhd(237): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815738 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(237) " "VHDL Process Statement warning at resta_dois.vhd(237): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815739 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(237) " "VHDL Process Statement warning at resta_dois.vhd(237): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815739 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(237) " "VHDL Process Statement warning at resta_dois.vhd(237): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815739 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(253) " "VHDL Process Statement warning at resta_dois.vhd(253): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815739 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(253) " "VHDL Process Statement warning at resta_dois.vhd(253): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815739 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(253) " "VHDL Process Statement warning at resta_dois.vhd(253): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815739 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(253) " "VHDL Process Statement warning at resta_dois.vhd(253): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815739 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(255) " "VHDL Process Statement warning at resta_dois.vhd(255): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815740 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(255) " "VHDL Process Statement warning at resta_dois.vhd(255): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815740 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(255) " "VHDL Process Statement warning at resta_dois.vhd(255): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815740 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(255) " "VHDL Process Statement warning at resta_dois.vhd(255): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815740 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(271) " "VHDL Process Statement warning at resta_dois.vhd(271): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815740 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(271) " "VHDL Process Statement warning at resta_dois.vhd(271): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815740 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(271) " "VHDL Process Statement warning at resta_dois.vhd(271): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815740 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(271) " "VHDL Process Statement warning at resta_dois.vhd(271): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815741 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(273) " "VHDL Process Statement warning at resta_dois.vhd(273): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815741 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(273) " "VHDL Process Statement warning at resta_dois.vhd(273): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815741 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(273) " "VHDL Process Statement warning at resta_dois.vhd(273): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815741 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(273) " "VHDL Process Statement warning at resta_dois.vhd(273): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815741 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(289) " "VHDL Process Statement warning at resta_dois.vhd(289): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815741 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(289) " "VHDL Process Statement warning at resta_dois.vhd(289): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815741 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(289) " "VHDL Process Statement warning at resta_dois.vhd(289): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815742 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(289) " "VHDL Process Statement warning at resta_dois.vhd(289): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815742 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(291) " "VHDL Process Statement warning at resta_dois.vhd(291): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815742 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(291) " "VHDL Process Statement warning at resta_dois.vhd(291): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815742 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(291) " "VHDL Process Statement warning at resta_dois.vhd(291): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815742 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(291) " "VHDL Process Statement warning at resta_dois.vhd(291): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815742 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(307) " "VHDL Process Statement warning at resta_dois.vhd(307): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815742 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(307) " "VHDL Process Statement warning at resta_dois.vhd(307): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815743 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(307) " "VHDL Process Statement warning at resta_dois.vhd(307): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815743 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(307) " "VHDL Process Statement warning at resta_dois.vhd(307): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815743 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(309) " "VHDL Process Statement warning at resta_dois.vhd(309): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815743 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(309) " "VHDL Process Statement warning at resta_dois.vhd(309): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815743 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(309) " "VHDL Process Statement warning at resta_dois.vhd(309): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815743 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(309) " "VHDL Process Statement warning at resta_dois.vhd(309): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815743 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(325) " "VHDL Process Statement warning at resta_dois.vhd(325): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815743 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(325) " "VHDL Process Statement warning at resta_dois.vhd(325): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815744 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(325) " "VHDL Process Statement warning at resta_dois.vhd(325): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815744 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(325) " "VHDL Process Statement warning at resta_dois.vhd(325): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815744 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(327) " "VHDL Process Statement warning at resta_dois.vhd(327): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815744 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(327) " "VHDL Process Statement warning at resta_dois.vhd(327): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815744 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(327) " "VHDL Process Statement warning at resta_dois.vhd(327): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815744 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(327) " "VHDL Process Statement warning at resta_dois.vhd(327): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815744 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(343) " "VHDL Process Statement warning at resta_dois.vhd(343): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815745 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(343) " "VHDL Process Statement warning at resta_dois.vhd(343): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815745 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(343) " "VHDL Process Statement warning at resta_dois.vhd(343): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815745 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(343) " "VHDL Process Statement warning at resta_dois.vhd(343): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815745 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(345) " "VHDL Process Statement warning at resta_dois.vhd(345): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815745 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(345) " "VHDL Process Statement warning at resta_dois.vhd(345): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815745 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(345) " "VHDL Process Statement warning at resta_dois.vhd(345): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815745 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(345) " "VHDL Process Statement warning at resta_dois.vhd(345): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815746 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(361) " "VHDL Process Statement warning at resta_dois.vhd(361): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815746 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(361) " "VHDL Process Statement warning at resta_dois.vhd(361): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815746 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(361) " "VHDL Process Statement warning at resta_dois.vhd(361): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815746 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(361) " "VHDL Process Statement warning at resta_dois.vhd(361): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815746 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(363) " "VHDL Process Statement warning at resta_dois.vhd(363): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815746 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(363) " "VHDL Process Statement warning at resta_dois.vhd(363): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815746 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(363) " "VHDL Process Statement warning at resta_dois.vhd(363): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815747 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(363) " "VHDL Process Statement warning at resta_dois.vhd(363): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815747 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(379) " "VHDL Process Statement warning at resta_dois.vhd(379): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815747 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(379) " "VHDL Process Statement warning at resta_dois.vhd(379): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815747 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(379) " "VHDL Process Statement warning at resta_dois.vhd(379): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815747 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(379) " "VHDL Process Statement warning at resta_dois.vhd(379): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815747 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(381) " "VHDL Process Statement warning at resta_dois.vhd(381): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815747 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(381) " "VHDL Process Statement warning at resta_dois.vhd(381): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815748 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(381) " "VHDL Process Statement warning at resta_dois.vhd(381): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815748 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(381) " "VHDL Process Statement warning at resta_dois.vhd(381): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815748 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(397) " "VHDL Process Statement warning at resta_dois.vhd(397): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815748 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(397) " "VHDL Process Statement warning at resta_dois.vhd(397): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815748 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(397) " "VHDL Process Statement warning at resta_dois.vhd(397): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815748 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(397) " "VHDL Process Statement warning at resta_dois.vhd(397): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815748 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(399) " "VHDL Process Statement warning at resta_dois.vhd(399): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815748 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(399) " "VHDL Process Statement warning at resta_dois.vhd(399): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815749 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(399) " "VHDL Process Statement warning at resta_dois.vhd(399): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815749 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(399) " "VHDL Process Statement warning at resta_dois.vhd(399): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815749 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(415) " "VHDL Process Statement warning at resta_dois.vhd(415): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815749 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(415) " "VHDL Process Statement warning at resta_dois.vhd(415): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815749 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(415) " "VHDL Process Statement warning at resta_dois.vhd(415): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815749 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(415) " "VHDL Process Statement warning at resta_dois.vhd(415): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815749 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(417) " "VHDL Process Statement warning at resta_dois.vhd(417): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815750 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(417) " "VHDL Process Statement warning at resta_dois.vhd(417): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815750 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(417) " "VHDL Process Statement warning at resta_dois.vhd(417): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815750 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(417) " "VHDL Process Statement warning at resta_dois.vhd(417): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815750 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(433) " "VHDL Process Statement warning at resta_dois.vhd(433): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815750 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(433) " "VHDL Process Statement warning at resta_dois.vhd(433): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815750 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(433) " "VHDL Process Statement warning at resta_dois.vhd(433): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815750 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(433) " "VHDL Process Statement warning at resta_dois.vhd(433): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815751 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(435) " "VHDL Process Statement warning at resta_dois.vhd(435): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815751 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(435) " "VHDL Process Statement warning at resta_dois.vhd(435): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815751 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(435) " "VHDL Process Statement warning at resta_dois.vhd(435): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815751 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(435) " "VHDL Process Statement warning at resta_dois.vhd(435): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815752 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(451) " "VHDL Process Statement warning at resta_dois.vhd(451): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815752 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(451) " "VHDL Process Statement warning at resta_dois.vhd(451): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815752 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(451) " "VHDL Process Statement warning at resta_dois.vhd(451): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815752 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(451) " "VHDL Process Statement warning at resta_dois.vhd(451): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815752 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(453) " "VHDL Process Statement warning at resta_dois.vhd(453): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815752 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(453) " "VHDL Process Statement warning at resta_dois.vhd(453): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815752 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(453) " "VHDL Process Statement warning at resta_dois.vhd(453): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815753 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(453) " "VHDL Process Statement warning at resta_dois.vhd(453): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815753 "|resta_dois"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d0 resta_dois.vhd(37) " "Verilog HDL or VHDL warning at resta_dois.vhd(37): object \"d0\" assigned a value but never read" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573594815753 "|resta_dois"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1 resta_dois.vhd(37) " "Verilog HDL or VHDL warning at resta_dois.vhd(37): object \"d1\" assigned a value but never read" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573594815753 "|resta_dois"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d2 resta_dois.vhd(37) " "Verilog HDL or VHDL warning at resta_dois.vhd(37): object \"d2\" assigned a value but never read" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573594815753 "|resta_dois"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d3 resta_dois.vhd(37) " "Verilog HDL or VHDL warning at resta_dois.vhd(37): object \"d3\" assigned a value but never read" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573594815753 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(477) " "VHDL Process Statement warning at resta_dois.vhd(477): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815753 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(477) " "VHDL Process Statement warning at resta_dois.vhd(477): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815754 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(477) " "VHDL Process Statement warning at resta_dois.vhd(477): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815754 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(477) " "VHDL Process Statement warning at resta_dois.vhd(477): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815754 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(479) " "VHDL Process Statement warning at resta_dois.vhd(479): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815754 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(479) " "VHDL Process Statement warning at resta_dois.vhd(479): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815754 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(479) " "VHDL Process Statement warning at resta_dois.vhd(479): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815754 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(479) " "VHDL Process Statement warning at resta_dois.vhd(479): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815755 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(503) " "VHDL Process Statement warning at resta_dois.vhd(503): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815755 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(503) " "VHDL Process Statement warning at resta_dois.vhd(503): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815755 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(503) " "VHDL Process Statement warning at resta_dois.vhd(503): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815755 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(503) " "VHDL Process Statement warning at resta_dois.vhd(503): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815755 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(505) " "VHDL Process Statement warning at resta_dois.vhd(505): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815755 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(505) " "VHDL Process Statement warning at resta_dois.vhd(505): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815756 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(505) " "VHDL Process Statement warning at resta_dois.vhd(505): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815756 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(505) " "VHDL Process Statement warning at resta_dois.vhd(505): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815756 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(529) " "VHDL Process Statement warning at resta_dois.vhd(529): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815756 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(529) " "VHDL Process Statement warning at resta_dois.vhd(529): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815756 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(529) " "VHDL Process Statement warning at resta_dois.vhd(529): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815756 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(529) " "VHDL Process Statement warning at resta_dois.vhd(529): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815756 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(531) " "VHDL Process Statement warning at resta_dois.vhd(531): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815756 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(531) " "VHDL Process Statement warning at resta_dois.vhd(531): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815757 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(531) " "VHDL Process Statement warning at resta_dois.vhd(531): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815757 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(531) " "VHDL Process Statement warning at resta_dois.vhd(531): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815757 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(555) " "VHDL Process Statement warning at resta_dois.vhd(555): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815757 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(555) " "VHDL Process Statement warning at resta_dois.vhd(555): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815757 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(555) " "VHDL Process Statement warning at resta_dois.vhd(555): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815757 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(555) " "VHDL Process Statement warning at resta_dois.vhd(555): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815757 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(557) " "VHDL Process Statement warning at resta_dois.vhd(557): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815757 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(557) " "VHDL Process Statement warning at resta_dois.vhd(557): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815758 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(557) " "VHDL Process Statement warning at resta_dois.vhd(557): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815758 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(557) " "VHDL Process Statement warning at resta_dois.vhd(557): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815758 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(573) " "VHDL Process Statement warning at resta_dois.vhd(573): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815758 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(573) " "VHDL Process Statement warning at resta_dois.vhd(573): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815758 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(573) " "VHDL Process Statement warning at resta_dois.vhd(573): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815758 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(573) " "VHDL Process Statement warning at resta_dois.vhd(573): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815758 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(589) " "VHDL Process Statement warning at resta_dois.vhd(589): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 589 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815758 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(589) " "VHDL Process Statement warning at resta_dois.vhd(589): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 589 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815759 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(589) " "VHDL Process Statement warning at resta_dois.vhd(589): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 589 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815759 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(589) " "VHDL Process Statement warning at resta_dois.vhd(589): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 589 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815759 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(605) " "VHDL Process Statement warning at resta_dois.vhd(605): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815759 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(605) " "VHDL Process Statement warning at resta_dois.vhd(605): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815759 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(605) " "VHDL Process Statement warning at resta_dois.vhd(605): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815759 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(605) " "VHDL Process Statement warning at resta_dois.vhd(605): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815759 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xi_aux resta_dois.vhd(621) " "VHDL Process Statement warning at resta_dois.vhd(621): signal \"xi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 621 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815759 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yi_aux resta_dois.vhd(621) " "VHDL Process Statement warning at resta_dois.vhd(621): signal \"yi_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 621 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815760 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xf_aux resta_dois.vhd(621) " "VHDL Process Statement warning at resta_dois.vhd(621): signal \"xf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 621 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815760 "|resta_dois"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yf_aux resta_dois.vhd(621) " "VHDL Process Statement warning at resta_dois.vhd(621): signal \"yf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 621 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573594815760 "|resta_dois"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d0 resta_dois.vhd(28) " "Verilog HDL or VHDL warning at resta_dois.vhd(28): object \"d0\" assigned a value but never read" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573594815760 "|resta_dois"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1 resta_dois.vhd(28) " "Verilog HDL or VHDL warning at resta_dois.vhd(28): object \"d1\" assigned a value but never read" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573594815760 "|resta_dois"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d2 resta_dois.vhd(28) " "Verilog HDL or VHDL warning at resta_dois.vhd(28): object \"d2\" assigned a value but never read" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573594815760 "|resta_dois"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d3 resta_dois.vhd(28) " "Verilog HDL or VHDL warning at resta_dois.vhd(28): object \"d3\" assigned a value but never read" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573594815760 "|resta_dois"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prox_est resta_dois.vhd(148) " "VHDL Process Statement warning at resta_dois.vhd(148): inferring latch(es) for signal or variable \"prox_est\", which holds its previous value in one or more paths through the process" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573594815761 "|resta_dois"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "win_lose resta_dois.vhd(148) " "VHDL Process Statement warning at resta_dois.vhd(148): inferring latch(es) for signal or variable \"win_lose\", which holds its previous value in one or more paths through the process" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573594815762 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win_lose resta_dois.vhd(148) " "Inferred latch for \"win_lose\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815768 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N6D resta_dois.vhd(148) " "Inferred latch for \"prox_est.N6D\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815769 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N6C resta_dois.vhd(148) " "Inferred latch for \"prox_est.N6C\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815769 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N6B resta_dois.vhd(148) " "Inferred latch for \"prox_est.N6B\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815769 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N6A resta_dois.vhd(148) " "Inferred latch for \"prox_est.N6A\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815769 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N5D resta_dois.vhd(148) " "Inferred latch for \"prox_est.N5D\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815769 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N5C resta_dois.vhd(148) " "Inferred latch for \"prox_est.N5C\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815769 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N5B resta_dois.vhd(148) " "Inferred latch for \"prox_est.N5B\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815770 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N5A resta_dois.vhd(148) " "Inferred latch for \"prox_est.N5A\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815770 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N4H resta_dois.vhd(148) " "Inferred latch for \"prox_est.N4H\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815770 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N4G resta_dois.vhd(148) " "Inferred latch for \"prox_est.N4G\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815770 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N4F resta_dois.vhd(148) " "Inferred latch for \"prox_est.N4F\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815770 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N4E resta_dois.vhd(148) " "Inferred latch for \"prox_est.N4E\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815770 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N4D resta_dois.vhd(148) " "Inferred latch for \"prox_est.N4D\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815770 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N4C resta_dois.vhd(148) " "Inferred latch for \"prox_est.N4C\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815770 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N4B resta_dois.vhd(148) " "Inferred latch for \"prox_est.N4B\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815770 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N4A resta_dois.vhd(148) " "Inferred latch for \"prox_est.N4A\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815770 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N3H resta_dois.vhd(148) " "Inferred latch for \"prox_est.N3H\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815771 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N3G resta_dois.vhd(148) " "Inferred latch for \"prox_est.N3G\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815771 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N3F resta_dois.vhd(148) " "Inferred latch for \"prox_est.N3F\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815771 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N3E resta_dois.vhd(148) " "Inferred latch for \"prox_est.N3E\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815771 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N3D resta_dois.vhd(148) " "Inferred latch for \"prox_est.N3D\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815771 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N3C resta_dois.vhd(148) " "Inferred latch for \"prox_est.N3C\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815771 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N3B resta_dois.vhd(148) " "Inferred latch for \"prox_est.N3B\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815771 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N3A resta_dois.vhd(148) " "Inferred latch for \"prox_est.N3A\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815771 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N2D resta_dois.vhd(148) " "Inferred latch for \"prox_est.N2D\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815771 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N2C resta_dois.vhd(148) " "Inferred latch for \"prox_est.N2C\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815772 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N2B resta_dois.vhd(148) " "Inferred latch for \"prox_est.N2B\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815772 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N2A resta_dois.vhd(148) " "Inferred latch for \"prox_est.N2A\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815772 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N1D resta_dois.vhd(148) " "Inferred latch for \"prox_est.N1D\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815772 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N1C resta_dois.vhd(148) " "Inferred latch for \"prox_est.N1C\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815772 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N1B resta_dois.vhd(148) " "Inferred latch for \"prox_est.N1B\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815773 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.N1A resta_dois.vhd(148) " "Inferred latch for \"prox_est.N1A\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815773 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_est.I resta_dois.vhd(148) " "Inferred latch for \"prox_est.I\" at resta_dois.vhd(148)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815773 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[0\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[0\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815773 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[1\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[1\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815773 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[2\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[2\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815773 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[3\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[3\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815773 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[4\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[4\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815773 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[5\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[5\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815773 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[6\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[6\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815773 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[7\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[7\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815773 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[8\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[8\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815774 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[9\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[9\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815774 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[10\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[10\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815774 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[11\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[11\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815774 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[12\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[12\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815774 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[13\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[13\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815774 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[14\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[14\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815774 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[15\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[15\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815774 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[16\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[16\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815775 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[17\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[17\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815775 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[18\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[18\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815775 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[19\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[19\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815775 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[20\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[20\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815775 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[21\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[21\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815776 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[22\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[22\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815776 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[23\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[23\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815776 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[24\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[24\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815776 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[25\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[25\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815776 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[26\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[26\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815776 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[27\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[27\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815776 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[28\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[28\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815776 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[29\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[29\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815776 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yf_aux\[30\] resta_dois.vhd(114) " "Inferred latch for \"yf_aux\[30\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815776 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[0\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[0\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815776 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[1\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[1\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815776 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[2\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[2\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815777 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[3\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[3\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815777 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[4\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[4\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815777 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[5\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[5\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815777 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[6\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[6\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815777 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[7\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[7\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815777 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[8\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[8\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815777 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[9\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[9\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815777 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[10\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[10\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815778 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[11\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[11\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815778 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[12\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[12\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815778 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[13\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[13\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815778 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[14\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[14\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815778 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[15\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[15\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815778 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[16\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[16\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815778 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[17\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[17\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815778 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[18\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[18\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815779 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[19\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[19\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815779 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[20\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[20\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815779 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[21\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[21\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815779 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[22\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[22\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815779 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[23\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[23\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815779 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[24\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[24\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815779 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[25\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[25\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815779 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[26\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[26\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815779 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[27\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[27\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815780 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[28\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[28\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815780 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[29\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[29\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815780 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xf_aux\[30\] resta_dois.vhd(114) " "Inferred latch for \"xf_aux\[30\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815780 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[0\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[0\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815780 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[1\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[1\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815780 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[2\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[2\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815780 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[3\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[3\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815780 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[4\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[4\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815780 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[5\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[5\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815781 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[6\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[6\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815781 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[7\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[7\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815781 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[8\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[8\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815781 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[9\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[9\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815781 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[10\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[10\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815781 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[11\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[11\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815781 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[12\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[12\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815782 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[13\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[13\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815782 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[14\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[14\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815782 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[15\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[15\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815782 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[16\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[16\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815782 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[17\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[17\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815782 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[18\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[18\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815782 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[19\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[19\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815782 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[20\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[20\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815783 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[21\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[21\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815783 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[22\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[22\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815783 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[23\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[23\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815783 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[24\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[24\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815783 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[25\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[25\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815783 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[26\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[26\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815783 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[27\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[27\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815783 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[28\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[28\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815783 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[29\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[29\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815783 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yi_aux\[30\] resta_dois.vhd(114) " "Inferred latch for \"yi_aux\[30\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815783 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[0\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[0\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815784 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[1\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[1\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815784 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[2\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[2\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815784 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[3\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[3\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815784 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[4\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[4\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815784 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[5\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[5\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815784 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[6\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[6\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815784 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[7\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[7\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815785 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[8\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[8\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815785 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[9\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[9\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815785 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[10\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[10\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815785 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[11\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[11\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815785 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[12\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[12\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815785 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[13\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[13\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815785 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[14\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[14\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815786 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[15\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[15\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815786 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[16\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[16\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815786 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[17\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[17\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815786 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[18\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[18\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815786 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[19\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[19\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815786 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[20\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[20\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815786 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[21\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[21\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815786 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[22\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[22\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815786 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[23\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[23\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815786 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[24\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[24\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815786 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[25\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[25\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815786 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[26\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[26\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815786 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[27\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[27\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815787 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[28\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[28\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815787 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[29\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[29\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815787 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xi_aux\[30\] resta_dois.vhd(114) " "Inferred latch for \"xi_aux\[30\]\" at resta_dois.vhd(114)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815787 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N6D resta_dois.vhd(104) " "Inferred latch for \"est_atual.N6D\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815787 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N6C resta_dois.vhd(104) " "Inferred latch for \"est_atual.N6C\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815787 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N6B resta_dois.vhd(104) " "Inferred latch for \"est_atual.N6B\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815788 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N6A resta_dois.vhd(104) " "Inferred latch for \"est_atual.N6A\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815788 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N5D resta_dois.vhd(104) " "Inferred latch for \"est_atual.N5D\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815788 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N5C resta_dois.vhd(104) " "Inferred latch for \"est_atual.N5C\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815788 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N5B resta_dois.vhd(104) " "Inferred latch for \"est_atual.N5B\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815788 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N5A resta_dois.vhd(104) " "Inferred latch for \"est_atual.N5A\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815788 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N4H resta_dois.vhd(104) " "Inferred latch for \"est_atual.N4H\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815788 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N4G resta_dois.vhd(104) " "Inferred latch for \"est_atual.N4G\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815789 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N4F resta_dois.vhd(104) " "Inferred latch for \"est_atual.N4F\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815789 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N4E resta_dois.vhd(104) " "Inferred latch for \"est_atual.N4E\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815789 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N4D resta_dois.vhd(104) " "Inferred latch for \"est_atual.N4D\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815789 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N4C resta_dois.vhd(104) " "Inferred latch for \"est_atual.N4C\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815789 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N4B resta_dois.vhd(104) " "Inferred latch for \"est_atual.N4B\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815789 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N4A resta_dois.vhd(104) " "Inferred latch for \"est_atual.N4A\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815789 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N3H resta_dois.vhd(104) " "Inferred latch for \"est_atual.N3H\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815789 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N3G resta_dois.vhd(104) " "Inferred latch for \"est_atual.N3G\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815789 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N3F resta_dois.vhd(104) " "Inferred latch for \"est_atual.N3F\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815789 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N3E resta_dois.vhd(104) " "Inferred latch for \"est_atual.N3E\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815789 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N3D resta_dois.vhd(104) " "Inferred latch for \"est_atual.N3D\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815790 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N3C resta_dois.vhd(104) " "Inferred latch for \"est_atual.N3C\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815790 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N3B resta_dois.vhd(104) " "Inferred latch for \"est_atual.N3B\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815790 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N3A resta_dois.vhd(104) " "Inferred latch for \"est_atual.N3A\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815790 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N2D resta_dois.vhd(104) " "Inferred latch for \"est_atual.N2D\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815790 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N2C resta_dois.vhd(104) " "Inferred latch for \"est_atual.N2C\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815790 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N2B resta_dois.vhd(104) " "Inferred latch for \"est_atual.N2B\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815790 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N2A resta_dois.vhd(104) " "Inferred latch for \"est_atual.N2A\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815790 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N1D resta_dois.vhd(104) " "Inferred latch for \"est_atual.N1D\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815791 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N1C resta_dois.vhd(104) " "Inferred latch for \"est_atual.N1C\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815791 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N1B resta_dois.vhd(104) " "Inferred latch for \"est_atual.N1B\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815791 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.N1A resta_dois.vhd(104) " "Inferred latch for \"est_atual.N1A\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815791 "|resta_dois"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_atual.I resta_dois.vhd(104) " "Inferred latch for \"est_atual.I\" at resta_dois.vhd(104)" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573594815791 "|resta_dois"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "p1:tabuleiro " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"p1:tabuleiro\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1573594815802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[24\] " "LATCH primitive \"yf_aux\[24\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[23\] " "LATCH primitive \"yf_aux\[23\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[22\] " "LATCH primitive \"yf_aux\[22\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[21\] " "LATCH primitive \"yf_aux\[21\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[20\] " "LATCH primitive \"yf_aux\[20\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[19\] " "LATCH primitive \"yf_aux\[19\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[18\] " "LATCH primitive \"yf_aux\[18\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[17\] " "LATCH primitive \"yf_aux\[17\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[16\] " "LATCH primitive \"yf_aux\[16\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[15\] " "LATCH primitive \"yf_aux\[15\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[14\] " "LATCH primitive \"yf_aux\[14\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[13\] " "LATCH primitive \"yf_aux\[13\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[12\] " "LATCH primitive \"yf_aux\[12\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[11\] " "LATCH primitive \"yf_aux\[11\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[10\] " "LATCH primitive \"yf_aux\[10\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[9\] " "LATCH primitive \"yf_aux\[9\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[8\] " "LATCH primitive \"yf_aux\[8\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[7\] " "LATCH primitive \"yf_aux\[7\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[6\] " "LATCH primitive \"yf_aux\[6\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[5\] " "LATCH primitive \"yf_aux\[5\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[4\] " "LATCH primitive \"yf_aux\[4\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[3\] " "LATCH primitive \"yf_aux\[3\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[2\] " "LATCH primitive \"yf_aux\[2\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[1\] " "LATCH primitive \"yf_aux\[1\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[0\] " "LATCH primitive \"yf_aux\[0\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[26\] " "LATCH primitive \"yf_aux\[26\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[27\] " "LATCH primitive \"yf_aux\[27\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[28\] " "LATCH primitive \"yf_aux\[28\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[29\] " "LATCH primitive \"yf_aux\[29\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[30\] " "LATCH primitive \"yf_aux\[30\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yf_aux\[25\] " "LATCH primitive \"yf_aux\[25\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[0\] " "LATCH primitive \"yi_aux\[0\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[1\] " "LATCH primitive \"yi_aux\[1\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[2\] " "LATCH primitive \"yi_aux\[2\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[3\] " "LATCH primitive \"yi_aux\[3\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[4\] " "LATCH primitive \"yi_aux\[4\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[5\] " "LATCH primitive \"yi_aux\[5\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[6\] " "LATCH primitive \"yi_aux\[6\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[7\] " "LATCH primitive \"yi_aux\[7\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[8\] " "LATCH primitive \"yi_aux\[8\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[9\] " "LATCH primitive \"yi_aux\[9\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[10\] " "LATCH primitive \"yi_aux\[10\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[11\] " "LATCH primitive \"yi_aux\[11\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[12\] " "LATCH primitive \"yi_aux\[12\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[13\] " "LATCH primitive \"yi_aux\[13\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[14\] " "LATCH primitive \"yi_aux\[14\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[15\] " "LATCH primitive \"yi_aux\[15\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[16\] " "LATCH primitive \"yi_aux\[16\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[17\] " "LATCH primitive \"yi_aux\[17\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[18\] " "LATCH primitive \"yi_aux\[18\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[19\] " "LATCH primitive \"yi_aux\[19\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[20\] " "LATCH primitive \"yi_aux\[20\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[21\] " "LATCH primitive \"yi_aux\[21\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[22\] " "LATCH primitive \"yi_aux\[22\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[23\] " "LATCH primitive \"yi_aux\[23\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[24\] " "LATCH primitive \"yi_aux\[24\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[25\] " "LATCH primitive \"yi_aux\[25\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[26\] " "LATCH primitive \"yi_aux\[26\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[27\] " "LATCH primitive \"yi_aux\[27\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[28\] " "LATCH primitive \"yi_aux\[28\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[29\] " "LATCH primitive \"yi_aux\[29\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "yi_aux\[30\] " "LATCH primitive \"yi_aux\[30\]\" is permanently disabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1573594816966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N5D_2290 " "LATCH primitive \"prox_est.N5D_2290\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N5C_2298 " "LATCH primitive \"prox_est.N5C_2298\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N5B_2306 " "LATCH primitive \"prox_est.N5B_2306\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N5A_2314 " "LATCH primitive \"prox_est.N5A_2314\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N4H_2322 " "LATCH primitive \"prox_est.N4H_2322\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N4F_2338 " "LATCH primitive \"prox_est.N4F_2338\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N4D_2354 " "LATCH primitive \"prox_est.N4D_2354\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N4B_2370 " "LATCH primitive \"prox_est.N4B_2370\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N3H_2386 " "LATCH primitive \"prox_est.N3H_2386\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N3G_2394 " "LATCH primitive \"prox_est.N3G_2394\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N3F_2402 " "LATCH primitive \"prox_est.N3F_2402\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N3E_2410 " "LATCH primitive \"prox_est.N3E_2410\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N3D_2418 " "LATCH primitive \"prox_est.N3D_2418\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N3C_2426 " "LATCH primitive \"prox_est.N3C_2426\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N3B_2434 " "LATCH primitive \"prox_est.N3B_2434\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N3A_2442 " "LATCH primitive \"prox_est.N3A_2442\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N2D_2450 " "LATCH primitive \"prox_est.N2D_2450\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N2C_2458 " "LATCH primitive \"prox_est.N2C_2458\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N2B_2466 " "LATCH primitive \"prox_est.N2B_2466\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N2A_2474 " "LATCH primitive \"prox_est.N2A_2474\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N1D_2482 " "LATCH primitive \"prox_est.N1D_2482\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N1C_2490 " "LATCH primitive \"prox_est.N1C_2490\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N1B_2498 " "LATCH primitive \"prox_est.N1B_2498\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.N1A_2506 " "LATCH primitive \"prox_est.N1A_2506\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "prox_est.I_2514 " "LATCH primitive \"prox_est.I_2514\" is permanently enabled" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 148 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573594816969 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "win_lose GND " "Pin \"win_lose\" is stuck at GND" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573594817519 "|resta_dois|win_lose"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573594817519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573594818439 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818439 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "136 " "Design contains 136 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "push_buttonI " "No output dependent on input pin \"push_buttonI\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|push_buttonI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "push_buttonF " "No output dependent on input pin \"push_buttonF\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|push_buttonF"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[0\] " "No output dependent on input pin \"yf\[0\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[1\] " "No output dependent on input pin \"yf\[1\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[2\] " "No output dependent on input pin \"yf\[2\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[3\] " "No output dependent on input pin \"yf\[3\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[4\] " "No output dependent on input pin \"yf\[4\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[5\] " "No output dependent on input pin \"yf\[5\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[6\] " "No output dependent on input pin \"yf\[6\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[7\] " "No output dependent on input pin \"yf\[7\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[8\] " "No output dependent on input pin \"yf\[8\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[9\] " "No output dependent on input pin \"yf\[9\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[10\] " "No output dependent on input pin \"yf\[10\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[11\] " "No output dependent on input pin \"yf\[11\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[12\] " "No output dependent on input pin \"yf\[12\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[13\] " "No output dependent on input pin \"yf\[13\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[14\] " "No output dependent on input pin \"yf\[14\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[15\] " "No output dependent on input pin \"yf\[15\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[16\] " "No output dependent on input pin \"yf\[16\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[17\] " "No output dependent on input pin \"yf\[17\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[18\] " "No output dependent on input pin \"yf\[18\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[19\] " "No output dependent on input pin \"yf\[19\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[20\] " "No output dependent on input pin \"yf\[20\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[21\] " "No output dependent on input pin \"yf\[21\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[22\] " "No output dependent on input pin \"yf\[22\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[23\] " "No output dependent on input pin \"yf\[23\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[24\] " "No output dependent on input pin \"yf\[24\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[25\] " "No output dependent on input pin \"yf\[25\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[26\] " "No output dependent on input pin \"yf\[26\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[27\] " "No output dependent on input pin \"yf\[27\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[28\] " "No output dependent on input pin \"yf\[28\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[29\] " "No output dependent on input pin \"yf\[29\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yf\[30\] " "No output dependent on input pin \"yf\[30\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yf[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|sw3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw0 " "No output dependent on input pin \"sw0\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|sw0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw7 " "No output dependent on input pin \"sw7\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|sw7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw6 " "No output dependent on input pin \"sw6\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|sw6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw5 " "No output dependent on input pin \"sw5\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|sw5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw4 " "No output dependent on input pin \"sw4\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|sw4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[0\] " "No output dependent on input pin \"xi\[0\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[1\] " "No output dependent on input pin \"xi\[1\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[2\] " "No output dependent on input pin \"xi\[2\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[3\] " "No output dependent on input pin \"xi\[3\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[4\] " "No output dependent on input pin \"xi\[4\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[5\] " "No output dependent on input pin \"xi\[5\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[6\] " "No output dependent on input pin \"xi\[6\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[7\] " "No output dependent on input pin \"xi\[7\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[8\] " "No output dependent on input pin \"xi\[8\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[9\] " "No output dependent on input pin \"xi\[9\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[10\] " "No output dependent on input pin \"xi\[10\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[11\] " "No output dependent on input pin \"xi\[11\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[12\] " "No output dependent on input pin \"xi\[12\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[13\] " "No output dependent on input pin \"xi\[13\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[14\] " "No output dependent on input pin \"xi\[14\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[15\] " "No output dependent on input pin \"xi\[15\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[16\] " "No output dependent on input pin \"xi\[16\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[17\] " "No output dependent on input pin \"xi\[17\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[18\] " "No output dependent on input pin \"xi\[18\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[19\] " "No output dependent on input pin \"xi\[19\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[20\] " "No output dependent on input pin \"xi\[20\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[21\] " "No output dependent on input pin \"xi\[21\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[22\] " "No output dependent on input pin \"xi\[22\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[23\] " "No output dependent on input pin \"xi\[23\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[24\] " "No output dependent on input pin \"xi\[24\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[25\] " "No output dependent on input pin \"xi\[25\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[26\] " "No output dependent on input pin \"xi\[26\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[27\] " "No output dependent on input pin \"xi\[27\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[28\] " "No output dependent on input pin \"xi\[28\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[29\] " "No output dependent on input pin \"xi\[29\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xi\[30\] " "No output dependent on input pin \"xi\[30\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xi[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[0\] " "No output dependent on input pin \"xf\[0\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[1\] " "No output dependent on input pin \"xf\[1\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[2\] " "No output dependent on input pin \"xf\[2\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[3\] " "No output dependent on input pin \"xf\[3\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[4\] " "No output dependent on input pin \"xf\[4\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[5\] " "No output dependent on input pin \"xf\[5\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[6\] " "No output dependent on input pin \"xf\[6\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[7\] " "No output dependent on input pin \"xf\[7\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[8\] " "No output dependent on input pin \"xf\[8\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[9\] " "No output dependent on input pin \"xf\[9\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[10\] " "No output dependent on input pin \"xf\[10\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[11\] " "No output dependent on input pin \"xf\[11\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[12\] " "No output dependent on input pin \"xf\[12\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[13\] " "No output dependent on input pin \"xf\[13\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[14\] " "No output dependent on input pin \"xf\[14\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[15\] " "No output dependent on input pin \"xf\[15\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[16\] " "No output dependent on input pin \"xf\[16\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[17\] " "No output dependent on input pin \"xf\[17\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[18\] " "No output dependent on input pin \"xf\[18\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[19\] " "No output dependent on input pin \"xf\[19\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[20\] " "No output dependent on input pin \"xf\[20\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[21\] " "No output dependent on input pin \"xf\[21\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[22\] " "No output dependent on input pin \"xf\[22\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[23\] " "No output dependent on input pin \"xf\[23\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[24\] " "No output dependent on input pin \"xf\[24\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[25\] " "No output dependent on input pin \"xf\[25\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[26\] " "No output dependent on input pin \"xf\[26\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[27\] " "No output dependent on input pin \"xf\[27\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[28\] " "No output dependent on input pin \"xf\[28\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[29\] " "No output dependent on input pin \"xf\[29\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xf\[30\] " "No output dependent on input pin \"xf\[30\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|xf[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[0\] " "No output dependent on input pin \"yi\[0\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[1\] " "No output dependent on input pin \"yi\[1\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[2\] " "No output dependent on input pin \"yi\[2\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[3\] " "No output dependent on input pin \"yi\[3\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[4\] " "No output dependent on input pin \"yi\[4\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[5\] " "No output dependent on input pin \"yi\[5\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[6\] " "No output dependent on input pin \"yi\[6\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[7\] " "No output dependent on input pin \"yi\[7\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[8\] " "No output dependent on input pin \"yi\[8\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[9\] " "No output dependent on input pin \"yi\[9\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[10\] " "No output dependent on input pin \"yi\[10\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[11\] " "No output dependent on input pin \"yi\[11\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[12\] " "No output dependent on input pin \"yi\[12\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[13\] " "No output dependent on input pin \"yi\[13\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[14\] " "No output dependent on input pin \"yi\[14\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[15\] " "No output dependent on input pin \"yi\[15\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[16\] " "No output dependent on input pin \"yi\[16\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[17\] " "No output dependent on input pin \"yi\[17\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[18\] " "No output dependent on input pin \"yi\[18\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[19\] " "No output dependent on input pin \"yi\[19\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[20\] " "No output dependent on input pin \"yi\[20\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[21\] " "No output dependent on input pin \"yi\[21\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[22\] " "No output dependent on input pin \"yi\[22\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[23\] " "No output dependent on input pin \"yi\[23\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[24\] " "No output dependent on input pin \"yi\[24\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[25\] " "No output dependent on input pin \"yi\[25\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[26\] " "No output dependent on input pin \"yi\[26\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[27\] " "No output dependent on input pin \"yi\[27\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[28\] " "No output dependent on input pin \"yi\[28\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[29\] " "No output dependent on input pin \"yi\[29\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "yi\[30\] " "No output dependent on input pin \"yi\[30\]\"" {  } { { "resta_dois.vhd" "" { Text "Z:/LabHard/Trab/resta_dois/resta_dois.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573594818953 "|resta_dois|yi[30]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1573594818953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "136 " "Implemented 136 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573594818979 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573594818979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573594818979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 432 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 432 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573594819168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 17:40:19 2019 " "Processing ended: Tue Nov 12 17:40:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573594819168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573594819168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573594819168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573594819168 ""}
