Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 14 03:00:53 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      4           
TIMING-7   Critical Warning  No common node between related clocks               4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.184    -2406.520                   1733                 7567        0.032        0.000                      0                 7567        1.100        0.000                       0                  2811  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.739        0.000                      0                  303        0.047        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  988.472        0.000                      0                 1235        0.040        0.000                      0                 1235      499.500        0.000                       0                   380  
clk_fpga_0                                -3.184    -2306.203                   1689                 5753        0.032        0.000                      0                 5753        1.520        0.000                       0                  2158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       58.156        0.000                      0                    3        0.119        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               25.001        0.000                      0                  276       30.784        0.000                      0                  276  
clk_fpga_0                       clk1Mhz                               -2.452     -100.317                     44                   44        1.103        0.000                      0                   44  
clk1Mhz                          clk_fpga_0                             2.401        0.000                      0                    1        0.828        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.739ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 3.115ns (37.389%)  route 5.216ns (62.611%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 32.748 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X30Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.096    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X31Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.220 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.220    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.770 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.770    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.884 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.884    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.998 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.998    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.112 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.112    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.226 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.226    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.340    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.454 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.455    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.789 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.796     5.585    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[30]
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.303     5.888 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.911     6.799    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.923 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.948     7.871    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X29Y45         LUT4 (Prop_lut4_I0_O)        0.152     8.023 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.167     9.189    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.326     9.515 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.490    10.005    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.498    32.748    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X29Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.140    32.888    
                         clock uncertainty           -0.089    32.799    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)       -0.055    32.744    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.744    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                 22.739    

Slack (MET) :             22.920ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 2.885ns (35.613%)  route 5.216ns (64.387%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 32.749 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X30Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.096    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X31Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.220 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.220    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.770 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.770    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.884 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.884    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.998 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.998    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.112 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.112    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.226 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.226    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.340    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.454 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.455    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.789 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.796     5.585    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[30]
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.303     5.888 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.911     6.799    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.923 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.948     7.871    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.844     8.839    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.963 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[8]_i_1/O
                         net (fo=2, routed)           0.812     9.775    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[8]_i_1_n_0
    SLICE_X31Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.499    32.749    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X31Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.140    32.889    
                         clock uncertainty           -0.089    32.800    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)       -0.106    32.694    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                         32.694    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                 22.920    

Slack (MET) :             22.927ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 2.885ns (35.632%)  route 5.212ns (64.368%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 32.749 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X30Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.096    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X31Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.220 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.220    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.770 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.770    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.884 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.884    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.998 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.998    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.112 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.112    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.226 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.226    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.340    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.454 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.455    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.789 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.796     5.585    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[30]
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.303     5.888 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.911     6.799    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.923 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.948     7.871    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.839     8.834    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.958 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_2/O
                         net (fo=2, routed)           0.813     9.771    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_2_n_0
    SLICE_X31Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.499    32.749    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X31Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.143    32.892    
                         clock uncertainty           -0.089    32.803    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)       -0.106    32.697    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[11]
  -------------------------------------------------------------------
                         required time                         32.697    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                 22.927    

Slack (MET) :             22.939ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.092ns  (logic 2.885ns (35.653%)  route 5.207ns (64.347%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 32.749 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X30Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.096    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X31Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.220 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.220    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.770 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.770    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.884 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.884    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.998 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.998    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.112 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.112    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.226 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.226    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.340    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.454 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.455    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.789 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.796     5.585    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[30]
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.303     5.888 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.911     6.799    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.923 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.948     7.871    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.844     8.839    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.963 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[8]_i_1/O
                         net (fo=2, routed)           0.803     9.766    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[8]_i_1_n_0
    SLICE_X31Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.499    32.749    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X31Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.143    32.892    
                         clock uncertainty           -0.089    32.803    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)       -0.099    32.704    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[8]
  -------------------------------------------------------------------
                         required time                         32.704    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                 22.939    

Slack (MET) :             22.968ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 3.115ns (38.461%)  route 4.984ns (61.539%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 32.748 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X30Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.096    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X31Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.220 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.220    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.770 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.770    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.884 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.884    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.998 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.998    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.112 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.112    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.226 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.226    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.340    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.454 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.455    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.789 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.796     5.585    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[30]
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.303     5.888 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.911     6.799    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.923 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.948     7.871    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X29Y45         LUT4 (Prop_lut4_I0_O)        0.152     8.023 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.947     8.969    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.326     9.295 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.478     9.773    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[6]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.498    32.748    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X29Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.140    32.888    
                         clock uncertainty           -0.089    32.799    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)       -0.058    32.741    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.741    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                 22.968    

Slack (MET) :             23.079ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 2.885ns (36.303%)  route 5.062ns (63.697%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 32.749 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X30Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.096    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X31Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.220 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.220    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.770 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.770    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.884 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.884    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.998 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.998    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.112 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.112    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.226 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.226    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.340    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.454 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.455    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.789 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.796     5.585    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[30]
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.303     5.888 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.911     6.799    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.923 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.948     7.871    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.725     8.719    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.843 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[10]_i_1/O
                         net (fo=2, routed)           0.778     9.621    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[10]_i_1_n_0
    SLICE_X31Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.499    32.749    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X31Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.140    32.889    
                         clock uncertainty           -0.089    32.800    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)       -0.100    32.700    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                         32.700    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                 23.079    

Slack (MET) :             23.098ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 2.885ns (36.396%)  route 5.042ns (63.604%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 32.749 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X30Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.096    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X31Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.220 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.220    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.770 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.770    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.884 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.884    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.998 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.998    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.112 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.112    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.226 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.226    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.340    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.454 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.455    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.789 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.796     5.585    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[30]
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.303     5.888 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.911     6.799    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.923 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.948     7.871    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.839     8.834    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.958 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_2/O
                         net (fo=2, routed)           0.643     9.601    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_2_n_0
    SLICE_X31Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.499    32.749    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X31Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.140    32.889    
                         clock uncertainty           -0.089    32.800    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)       -0.102    32.698    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                         32.698    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 23.098    

Slack (MET) :             23.216ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 2.885ns (36.935%)  route 4.926ns (63.065%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 32.749 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X30Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.096    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X31Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.220 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.220    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.770 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.770    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.884 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.884    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.998 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.998    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.112 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.112    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.226 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.226    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.340    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.454 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.455    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.789 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.796     5.585    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[30]
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.303     5.888 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.911     6.799    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.923 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.948     7.871    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.725     8.719    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.843 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[10]_i_1/O
                         net (fo=2, routed)           0.642     9.485    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[10]_i_1_n_0
    SLICE_X31Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.499    32.749    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X31Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.143    32.892    
                         clock uncertainty           -0.089    32.803    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)       -0.102    32.701    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[10]
  -------------------------------------------------------------------
                         required time                         32.701    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                 23.216    

Slack (MET) :             23.247ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 3.115ns (39.861%)  route 4.700ns (60.139%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 32.748 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X30Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.096    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X31Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.220 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.220    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.770 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.770    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.884 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.884    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.998 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.998    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.112 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.112    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.226 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.226    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.340    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.454 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.455    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.789 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.796     5.585    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[30]
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.303     5.888 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.911     6.799    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.923 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.948     7.871    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X29Y45         LUT4 (Prop_lut4_I0_O)        0.152     8.023 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.663     8.685    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.326     9.011 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.477     9.489    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[0]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.498    32.748    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X29Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.140    32.888    
                         clock uncertainty           -0.089    32.799    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)       -0.064    32.735    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                 23.247    

Slack (MET) :             23.288ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 2.531ns (32.504%)  route 5.256ns (67.496%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 32.825 - 31.250 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.751     1.751    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X39Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456     2.207 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.864     3.071    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.124     3.195 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.195    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.571 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.571    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.688 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.688    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.805 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.805    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.922 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.922    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.237 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/O[3]
                         net (fo=1, routed)           0.961     5.199    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[20]
    SLICE_X40Y45         LUT4 (Prop_lut4_I1_O)        0.307     5.506 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.825     6.330    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.454 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.948     7.402    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X37Y43         LUT4 (Prop_lut4_I2_O)        0.152     7.554 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.696     8.250    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I4_O)        0.326     8.576 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.962     9.538    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.575    32.825    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.142    32.967    
                         clock uncertainty           -0.089    32.878    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)       -0.053    32.825    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.825    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                 23.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.342ns (81.063%)  route 0.080ns (18.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/Q
                         net (fo=5, routed)           0.079     0.781    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.928 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.982 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.982    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1_n_7
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830     0.830    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]/C
                         clock pessimism              0.000     0.830    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.353ns (81.544%)  route 0.080ns (18.456%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/Q
                         net (fo=5, routed)           0.079     0.781    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.928 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.993 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.993    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1_n_5
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830     0.830    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[6]/C
                         clock pessimism              0.000     0.830    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.342ns (78.701%)  route 0.093ns (21.299%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/Q
                         net (fo=5, routed)           0.092     0.796    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]
    SLICE_X26Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.943 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.944    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.998 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.998    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1_n_7
    SLICE_X26Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]/C
                         clock pessimism              0.000     0.831    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.367ns (78.280%)  route 0.102ns (21.720%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X30Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[25]/Q
                         net (fo=5, routed)           0.101     0.829    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[25]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.979 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.979    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[24]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.032 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.032    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[28]_i_1_n_7
    SLICE_X30Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X30Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[28]/C
                         clock pessimism              0.000     0.831    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.965    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.353ns (79.227%)  route 0.093ns (20.773%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/Q
                         net (fo=5, routed)           0.092     0.796    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]
    SLICE_X26Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.943 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.944    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.009 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.009    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1_n_5
    SLICE_X26Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]/C
                         clock pessimism              0.000     0.831    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.380ns (78.866%)  route 0.102ns (21.134%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X30Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[25]/Q
                         net (fo=5, routed)           0.101     0.829    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[25]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.979 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.979    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[24]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.045 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.045    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[28]_i_1_n_5
    SLICE_X30Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X30Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[30]/C
                         clock pessimism              0.000     0.831    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.965    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.378ns (82.552%)  route 0.080ns (17.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/Q
                         net (fo=5, routed)           0.079     0.781    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.928 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.018 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.018    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1_n_6
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830     0.830    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[5]/C
                         clock pessimism              0.000     0.830    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.378ns (82.552%)  route 0.080ns (17.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/Q
                         net (fo=5, routed)           0.079     0.781    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.928 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.018 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.018    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1_n_4
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830     0.830    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/C
                         clock pessimism              0.000     0.830    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.381ns (82.666%)  route 0.080ns (17.334%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/Q
                         net (fo=5, routed)           0.079     0.781    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.928 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.967 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.967    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.021 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.021    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1_n_7
    SLICE_X21Y51         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830     0.830    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y51         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/C
                         clock pessimism              0.000     0.830    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.105     0.935    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.392ns (83.070%)  route 0.080ns (16.930%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]/Q
                         net (fo=5, routed)           0.079     0.781    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[1]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.928 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.967 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.967    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.032 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.032    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1_n_5
    SLICE_X21Y51         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830     0.830    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y51         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[10]/C
                         clock pessimism              0.000     0.830    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.105     0.935    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y2    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X29Y49     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X29Y49     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X28Y51     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X29Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X29Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X29Y50     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X29Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X29Y50     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y49     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y49     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y49     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y49     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X28Y51     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X28Y51     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y49     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y49     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y49     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y49     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X28Y51     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X28Y51     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      988.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             988.472ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.754ns  (logic 2.216ns (20.607%)  route 8.538ns (79.394%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 1501.506 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 501.740 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.740   501.740    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459   502.199 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/Q
                         net (fo=35, routed)          1.408   503.607    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[6]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.731 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10/O
                         net (fo=1, routed)           0.000   503.731    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   504.244 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.244    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.361 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.361    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.478 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.478    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/O[0]
                         net (fo=1, routed)           0.825   505.522    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_7
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.295   505.817 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           1.009   506.826    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124   506.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           0.947   507.897    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124   508.021 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.665   508.686    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124   508.810 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          3.684   512.494    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.506  1501.506    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X8Y41          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][10]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.520    
                         clock uncertainty           -0.035  1501.485    
    SLICE_X8Y41          FDRE (Setup_fdre_C_R)       -0.519  1500.966    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][10]
  -------------------------------------------------------------------
                         required time                       1500.966    
                         arrival time                        -512.494    
  -------------------------------------------------------------------
                         slack                                988.472    

Slack (MET) :             988.472ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.754ns  (logic 2.216ns (20.607%)  route 8.538ns (79.394%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 1501.506 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 501.740 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.740   501.740    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459   502.199 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/Q
                         net (fo=35, routed)          1.408   503.607    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[6]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.731 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10/O
                         net (fo=1, routed)           0.000   503.731    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   504.244 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.244    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.361 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.361    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.478 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.478    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/O[0]
                         net (fo=1, routed)           0.825   505.522    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_7
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.295   505.817 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           1.009   506.826    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124   506.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           0.947   507.897    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124   508.021 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.665   508.686    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124   508.810 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          3.684   512.494    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X8Y41          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.506  1501.506    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X8Y41          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.520    
                         clock uncertainty           -0.035  1501.485    
    SLICE_X8Y41          FDSE (Setup_fdse_C_S)       -0.519  1500.966    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]
  -------------------------------------------------------------------
                         required time                       1500.966    
                         arrival time                        -512.494    
  -------------------------------------------------------------------
                         slack                                988.472    

Slack (MET) :             988.610ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][6]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.615ns  (logic 2.216ns (20.875%)  route 8.399ns (79.125%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 1501.505 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 501.740 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.740   501.740    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459   502.199 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/Q
                         net (fo=35, routed)          1.408   503.607    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[6]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.731 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10/O
                         net (fo=1, routed)           0.000   503.731    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   504.244 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.244    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.361 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.361    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.478 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.478    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/O[0]
                         net (fo=1, routed)           0.825   505.522    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_7
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.295   505.817 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           1.009   506.826    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124   506.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           0.947   507.897    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124   508.021 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.665   508.686    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124   508.810 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          3.545   512.355    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X8Y40          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.505  1501.505    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X8Y40          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][6]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.519    
                         clock uncertainty           -0.035  1501.484    
    SLICE_X8Y40          FDSE (Setup_fdse_C_S)       -0.519  1500.965    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][6]
  -------------------------------------------------------------------
                         required time                       1500.965    
                         arrival time                        -512.355    
  -------------------------------------------------------------------
                         slack                                988.610    

Slack (MET) :             988.610ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][7]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.615ns  (logic 2.216ns (20.875%)  route 8.399ns (79.125%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 1501.505 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 501.740 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.740   501.740    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459   502.199 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/Q
                         net (fo=35, routed)          1.408   503.607    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[6]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.731 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10/O
                         net (fo=1, routed)           0.000   503.731    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   504.244 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.244    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.361 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.361    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.478 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.478    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/O[0]
                         net (fo=1, routed)           0.825   505.522    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_7
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.295   505.817 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           1.009   506.826    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124   506.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           0.947   507.897    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124   508.021 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.665   508.686    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124   508.810 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          3.545   512.355    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X8Y40          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.505  1501.505    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X8Y40          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][7]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.519    
                         clock uncertainty           -0.035  1501.484    
    SLICE_X8Y40          FDSE (Setup_fdse_C_S)       -0.519  1500.965    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][7]
  -------------------------------------------------------------------
                         required time                       1500.965    
                         arrival time                        -512.355    
  -------------------------------------------------------------------
                         slack                                988.610    

Slack (MET) :             988.610ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.615ns  (logic 2.216ns (20.875%)  route 8.399ns (79.125%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 1501.505 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 501.740 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.740   501.740    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459   502.199 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/Q
                         net (fo=35, routed)          1.408   503.607    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[6]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.731 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10/O
                         net (fo=1, routed)           0.000   503.731    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   504.244 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.244    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.361 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.361    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.478 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.478    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/O[0]
                         net (fo=1, routed)           0.825   505.522    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_7
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.295   505.817 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           1.009   506.826    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124   506.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           0.947   507.897    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124   508.021 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.665   508.686    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124   508.810 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          3.545   512.355    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X8Y40          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.505  1501.505    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X8Y40          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][8]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.519    
                         clock uncertainty           -0.035  1501.484    
    SLICE_X8Y40          FDSE (Setup_fdse_C_S)       -0.519  1500.965    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][8]
  -------------------------------------------------------------------
                         required time                       1500.965    
                         arrival time                        -512.355    
  -------------------------------------------------------------------
                         slack                                988.610    

Slack (MET) :             988.610ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.615ns  (logic 2.216ns (20.875%)  route 8.399ns (79.125%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 1501.505 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 501.740 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.740   501.740    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459   502.199 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/Q
                         net (fo=35, routed)          1.408   503.607    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[6]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.731 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10/O
                         net (fo=1, routed)           0.000   503.731    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   504.244 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.244    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.361 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.361    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.478 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.478    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/O[0]
                         net (fo=1, routed)           0.825   505.522    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_7
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.295   505.817 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           1.009   506.826    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124   506.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           0.947   507.897    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124   508.021 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.665   508.686    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124   508.810 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          3.545   512.355    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.505  1501.505    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X8Y40          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][9]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.519    
                         clock uncertainty           -0.035  1501.484    
    SLICE_X8Y40          FDRE (Setup_fdre_C_R)       -0.519  1500.965    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][9]
  -------------------------------------------------------------------
                         required time                       1500.965    
                         arrival time                        -512.355    
  -------------------------------------------------------------------
                         slack                                988.610    

Slack (MET) :             988.758ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.467ns  (logic 2.216ns (21.171%)  route 8.251ns (78.829%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 1501.505 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 501.740 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.740   501.740    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459   502.199 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/Q
                         net (fo=35, routed)          1.408   503.607    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[6]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.731 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10/O
                         net (fo=1, routed)           0.000   503.731    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   504.244 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.244    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.361 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.361    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.478 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.478    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/O[0]
                         net (fo=1, routed)           0.825   505.522    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_7
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.295   505.817 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           1.009   506.826    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124   506.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           0.947   507.897    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124   508.021 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.665   508.686    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124   508.810 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          3.397   512.207    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X8Y39          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.505  1501.505    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X8Y39          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][3]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.519    
                         clock uncertainty           -0.035  1501.484    
    SLICE_X8Y39          FDRE (Setup_fdre_C_R)       -0.519  1500.965    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][3]
  -------------------------------------------------------------------
                         required time                       1500.965    
                         arrival time                        -512.207    
  -------------------------------------------------------------------
                         slack                                988.758    

Slack (MET) :             988.758ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.467ns  (logic 2.216ns (21.171%)  route 8.251ns (78.829%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 1501.505 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 501.740 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.740   501.740    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459   502.199 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/Q
                         net (fo=35, routed)          1.408   503.607    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[6]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.731 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10/O
                         net (fo=1, routed)           0.000   503.731    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   504.244 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.244    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.361 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.361    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.478 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.478    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/O[0]
                         net (fo=1, routed)           0.825   505.522    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_7
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.295   505.817 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           1.009   506.826    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124   506.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           0.947   507.897    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124   508.021 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.665   508.686    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124   508.810 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          3.397   512.207    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X8Y39          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.505  1501.505    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X8Y39          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][4]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.519    
                         clock uncertainty           -0.035  1501.484    
    SLICE_X8Y39          FDRE (Setup_fdre_C_R)       -0.519  1500.965    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][4]
  -------------------------------------------------------------------
                         required time                       1500.965    
                         arrival time                        -512.207    
  -------------------------------------------------------------------
                         slack                                988.758    

Slack (MET) :             988.758ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.467ns  (logic 2.216ns (21.171%)  route 8.251ns (78.829%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 1501.505 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 501.740 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.740   501.740    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459   502.199 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/Q
                         net (fo=35, routed)          1.408   503.607    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[6]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.731 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10/O
                         net (fo=1, routed)           0.000   503.731    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   504.244 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.244    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.361 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.361    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.478 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.478    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/O[0]
                         net (fo=1, routed)           0.825   505.522    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_7
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.295   505.817 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           1.009   506.826    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124   506.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           0.947   507.897    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124   508.021 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.665   508.686    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124   508.810 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          3.397   512.207    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X8Y39          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.505  1501.505    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X8Y39          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][5]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.519    
                         clock uncertainty           -0.035  1501.484    
    SLICE_X8Y39          FDRE (Setup_fdre_C_R)       -0.519  1500.965    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][5]
  -------------------------------------------------------------------
                         required time                       1500.965    
                         arrival time                        -512.207    
  -------------------------------------------------------------------
                         slack                                988.758    

Slack (MET) :             989.337ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        9.889ns  (logic 2.431ns (24.582%)  route 7.458ns (75.418%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 1501.506 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 501.740 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.740   501.740    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X36Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459   502.199 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[6]/Q
                         net (fo=35, routed)          1.538   503.737    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[6]
    SLICE_X35Y27         LUT1 (Prop_lut1_I0_O)        0.124   503.861 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[4][3]_i_2/O
                         net (fo=1, routed)           0.000   503.861    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[4][3]_i_2_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.262 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   504.262    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][3]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.376 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.376    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][11]_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.490 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   504.490    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][11]_i_5_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.604 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][11]_i_16_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.718 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.718    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][11]_i_15_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   505.031 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][11]_i_29/O[3]
                         net (fo=1, routed)           0.973   506.004    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][11]_i_29_n_4
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.306   506.310 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_31/O
                         net (fo=1, routed)           0.665   506.975    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_31_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124   507.099 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_17/O
                         net (fo=1, routed)           0.937   508.036    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_17_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124   508.160 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_6/O
                         net (fo=1, routed)           1.142   509.302    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_6_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I4_O)        0.124   509.426 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_1/O
                         net (fo=21, routed)          2.203   511.629    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.506  1501.506    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y45          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][10]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.520    
                         clock uncertainty           -0.035  1501.485    
    SLICE_X6Y45          FDRE (Setup_fdre_C_R)       -0.519  1500.966    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][10]
  -------------------------------------------------------------------
                         required time                       1500.966    
                         arrival time                        -511.629    
  -------------------------------------------------------------------
                         slack                                989.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.532ns  (logic 0.167ns (31.408%)  route 0.365ns (68.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.566ns = ( 500.566 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.566   500.566    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y45          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.167   500.733 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][10]/Q
                         net (fo=2, routed)           0.365   501.097    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[4][10]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   501.057    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -501.057    
                         arrival time                         501.097    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.502%)  route 0.161ns (52.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 500.560 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.560   500.560    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y37         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.146   500.706 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][1]/Q
                         net (fo=6, routed)           0.161   500.867    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[0][1]
    RAMB18_X2Y14         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y14         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.619    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183   500.802    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.867    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/ADDRARDADDR[5]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.309ns  (logic 0.146ns (47.275%)  route 0.163ns (52.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 500.862 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.553   500.553    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y27         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][3]/Q
                         net (fo=4, routed)           0.163   500.861    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[4][0]
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.862   500.862    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.609    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183   500.792    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1
  -------------------------------------------------------------------
                         required time                       -500.792    
                         arrival time                         500.861    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.331ns  (logic 0.146ns (44.079%)  route 0.185ns (55.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.556   500.556    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X33Y18         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.146   500.702 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][9]/Q
                         net (fo=4, routed)           0.185   500.887    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[4][6]
    RAMB36_X2Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.865   500.865    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.632    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   500.815    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0
  -------------------------------------------------------------------
                         required time                       -500.815    
                         arrival time                         500.887    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.637%)  route 0.174ns (54.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.562   500.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y42         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDSE (Prop_fdse_C_Q)         0.146   500.708 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][7]/Q
                         net (fo=4, routed)           0.174   500.882    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[1][5]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.621    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.804    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.882    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.321ns  (logic 0.146ns (45.500%)  route 0.175ns (54.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.563   500.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y43         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][11]/Q
                         net (fo=4, routed)           0.175   500.884    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[1][9]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.621    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   500.804    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.883    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.324ns  (logic 0.167ns (51.587%)  route 0.157ns (48.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns = ( 500.869 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 500.560 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.560   500.560    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y32          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.167   500.727 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][10]/Q
                         net (fo=2, routed)           0.157   500.883    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[6][10]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.869   500.869    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.617    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.800    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0
  -------------------------------------------------------------------
                         required time                       -500.800    
                         arrival time                         500.883    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.577ns  (logic 0.146ns (25.308%)  route 0.431ns (74.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.563   500.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y43         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.146   500.709 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][9]/Q
                         net (fo=4, routed)           0.431   501.139    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[1][7]
    RAMB18_X1Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   501.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1
  -------------------------------------------------------------------
                         required time                       -501.055    
                         arrival time                         501.139    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.328ns  (logic 0.167ns (50.873%)  route 0.161ns (49.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 500.560 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.560   500.560    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X34Y37         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.167   500.727 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][4]/Q
                         net (fo=6, routed)           0.161   500.888    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[0][4]
    RAMB18_X2Y14         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y14         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.619    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   500.802    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_1
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.888    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.586ns  (logic 0.146ns (24.910%)  route 0.440ns (75.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.562   500.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y42         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDSE (Prop_fdse_C_Q)         0.146   500.708 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][6]/Q
                         net (fo=4, routed)           0.440   501.148    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[1][4]
    RAMB18_X1Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   501.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1
  -------------------------------------------------------------------
                         required time                       -501.055    
                         arrival time                         501.148    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y8   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y21  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y2   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y0   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y2   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y20  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y5   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y7   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y47  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y47  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y48  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y48  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y48  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y48  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y48  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y48  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y49  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y49  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y47  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y47  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y48  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y48  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y48  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y48  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y48  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y48  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y49  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y49  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1689  Failing Endpoints,  Worst Slack       -3.184ns,  Total Violation    -2306.203ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.184ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.023ns  (logic 2.930ns (58.330%)  route 2.093ns (41.670%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 7.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X8Y33          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.524     6.005 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/Q
                         net (fo=54, routed)          0.452     6.457    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.414 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.738     8.152    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.451 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.001 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.115    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.272 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.680    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y37          LUT2 (Prop_lut2_I0_O)        0.329    10.009 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.495    10.504    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.504     7.696    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y39          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[12]/C
                         clock pessimism              0.231     7.927    
                         clock uncertainty           -0.083     7.844    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     7.320    MicroBlaze_i/AddressFixer_0/inst/address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                 -3.184    

Slack (VIOLATED) :        -3.184ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.023ns  (logic 2.930ns (58.330%)  route 2.093ns (41.670%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 7.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X8Y33          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.524     6.005 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/Q
                         net (fo=54, routed)          0.452     6.457    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.414 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.738     8.152    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.451 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.001 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.115    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.272 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.680    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y37          LUT2 (Prop_lut2_I0_O)        0.329    10.009 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.495    10.504    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.504     7.696    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y39          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[13]/C
                         clock pessimism              0.231     7.927    
                         clock uncertainty           -0.083     7.844    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     7.320    MicroBlaze_i/AddressFixer_0/inst/address_reg[13]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                 -3.184    

Slack (VIOLATED) :        -3.047ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.885ns  (logic 2.930ns (59.982%)  route 1.955ns (40.018%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 7.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X8Y33          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.524     6.005 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/Q
                         net (fo=54, routed)          0.452     6.457    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.414 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.738     8.152    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.451 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.001 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.115    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.272 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.680    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y37          LUT2 (Prop_lut2_I0_O)        0.329    10.009 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.357    10.366    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.503     7.696    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
                         clock pessimism              0.231     7.926    
                         clock uncertainty           -0.083     7.843    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.524     7.319    MicroBlaze_i/AddressFixer_0/inst/address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                 -3.047    

Slack (VIOLATED) :        -3.047ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.885ns  (logic 2.930ns (59.982%)  route 1.955ns (40.018%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 7.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X8Y33          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.524     6.005 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/Q
                         net (fo=54, routed)          0.452     6.457    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.414 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.738     8.152    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.451 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.001 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.115    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.272 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.680    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y37          LUT2 (Prop_lut2_I0_O)        0.329    10.009 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.357    10.366    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.503     7.696    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/C
                         clock pessimism              0.231     7.926    
                         clock uncertainty           -0.083     7.843    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.524     7.319    MicroBlaze_i/AddressFixer_0/inst/address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                 -3.047    

Slack (VIOLATED) :        -3.047ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.885ns  (logic 2.930ns (59.982%)  route 1.955ns (40.018%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 7.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X8Y33          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.524     6.005 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/Q
                         net (fo=54, routed)          0.452     6.457    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.414 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.738     8.152    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.451 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.001 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.115    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.272 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.680    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y37          LUT2 (Prop_lut2_I0_O)        0.329    10.009 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.357    10.366    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.503     7.696    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/C
                         clock pessimism              0.231     7.926    
                         clock uncertainty           -0.083     7.843    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.524     7.319    MicroBlaze_i/AddressFixer_0/inst/address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                 -3.047    

Slack (VIOLATED) :        -3.047ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.885ns  (logic 2.930ns (59.982%)  route 1.955ns (40.018%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 7.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X8Y33          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.524     6.005 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/Q
                         net (fo=54, routed)          0.452     6.457    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.414 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.738     8.152    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.451 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.001 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.115    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.272 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.680    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y37          LUT2 (Prop_lut2_I0_O)        0.329    10.009 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.357    10.366    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.503     7.696    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/C
                         clock pessimism              0.231     7.926    
                         clock uncertainty           -0.083     7.843    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.524     7.319    MicroBlaze_i/AddressFixer_0/inst/address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                 -3.047    

Slack (VIOLATED) :        -2.952ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.885ns  (logic 2.930ns (59.982%)  route 1.955ns (40.018%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 7.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X8Y33          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.524     6.005 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/Q
                         net (fo=54, routed)          0.452     6.457    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.414 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.738     8.152    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.451 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.001 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.115    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.272 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.680    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y37          LUT2 (Prop_lut2_I0_O)        0.329    10.009 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.357    10.366    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.503     7.696    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X7Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
                         clock pessimism              0.231     7.926    
                         clock uncertainty           -0.083     7.843    
    SLICE_X7Y38          FDRE (Setup_fdre_C_R)       -0.429     7.414    MicroBlaze_i/AddressFixer_0/inst/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.414    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                 -2.952    

Slack (VIOLATED) :        -2.952ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.885ns  (logic 2.930ns (59.982%)  route 1.955ns (40.018%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 7.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X8Y33          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.524     6.005 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/Q
                         net (fo=54, routed)          0.452     6.457    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.414 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.738     8.152    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.451 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.001 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.115    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.272 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.680    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y37          LUT2 (Prop_lut2_I0_O)        0.329    10.009 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.357    10.366    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.503     7.696    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X7Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
                         clock pessimism              0.231     7.926    
                         clock uncertainty           -0.083     7.843    
    SLICE_X7Y38          FDRE (Setup_fdre_C_R)       -0.429     7.414    MicroBlaze_i/AddressFixer_0/inst/address_reg[11]
  -------------------------------------------------------------------
                         required time                          7.414    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                 -2.952    

Slack (VIOLATED) :        -2.952ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.885ns  (logic 2.930ns (59.982%)  route 1.955ns (40.018%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 7.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X8Y33          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.524     6.005 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/Q
                         net (fo=54, routed)          0.452     6.457    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.414 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.738     8.152    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.451 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.001 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.115    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.272 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.680    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y37          LUT2 (Prop_lut2_I0_O)        0.329    10.009 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.357    10.366    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.503     7.696    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X7Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/C
                         clock pessimism              0.231     7.926    
                         clock uncertainty           -0.083     7.843    
    SLICE_X7Y38          FDRE (Setup_fdre_C_R)       -0.429     7.414    MicroBlaze_i/AddressFixer_0/inst/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.414    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                 -2.952    

Slack (VIOLATED) :        -2.952ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.885ns  (logic 2.930ns (59.982%)  route 1.955ns (40.018%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 7.696 - 5.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X8Y33          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.524     6.005 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/Q
                         net (fo=54, routed)          0.452     6.457    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.414 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.738     8.152    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.451 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.001 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.115    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.272 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.680    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y37          LUT2 (Prop_lut2_I0_O)        0.329    10.009 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.357    10.366    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.503     7.696    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X7Y38          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/C
                         clock pessimism              0.231     7.926    
                         clock uncertainty           -0.083     7.843    
    SLICE_X7Y38          FDRE (Setup_fdre_C_R)       -0.429     7.414    MicroBlaze_i/AddressFixer_0/inst/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.414    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                 -2.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.920%)  route 0.179ns (46.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.557     0.898    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y57         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=6, routed)           0.179     1.240    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]
    SLICE_X22Y57         LUT3 (Prop_lut3_I0_O)        0.045     1.285 r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                         net (fo=1, routed)           0.000     1.285    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    SLICE_X22Y57         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.826     1.196    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y57         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y57         FDRE (Hold_fdre_C_D)         0.091     1.253    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRBWRADDR[5]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.540ns  (logic 0.167ns (30.901%)  route 0.373ns (69.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 3.746 - 2.500 ) 
    Source Clock Delay      (SCD):    0.906ns = ( 3.406 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.565     3.405    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X8Y42          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.167     3.572 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][3]/Q
                         net (fo=2, routed)           0.373     3.946    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1_0[3]
    RAMB18_X0Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.876     3.746    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X0Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.029     3.717    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     3.900    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1
  -------------------------------------------------------------------
                         required time                         -3.900    
                         arrival time                           3.946    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.670%)  route 0.183ns (55.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.584     0.925    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  <hidden>
                         net (fo=2, routed)           0.183     1.256    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.851     1.221    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.017     1.209    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.372%)  route 0.232ns (52.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.561     0.902    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/Q
                         net (fo=1, routed)           0.232     1.298    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[18]
    SLICE_X16Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.343 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[18]_i_1/O
                         net (fo=1, routed)           0.000     1.343    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data[18]
    SLICE_X16Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X16Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.120     1.287    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][11]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRBWRADDR[13]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.551ns  (logic 0.167ns (30.305%)  route 0.384ns (69.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 3.746 - 2.500 ) 
    Source Clock Delay      (SCD):    0.906ns = ( 3.406 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.565     3.405    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X6Y40          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.167     3.572 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][11]/Q
                         net (fo=2, routed)           0.384     3.957    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1_0[11]
    RAMB18_X0Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.876     3.746    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X0Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.029     3.717    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     3.900    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1
  -------------------------------------------------------------------
                         required time                         -3.900    
                         arrival time                           3.957    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.504%)  route 0.256ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X25Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/Q
                         net (fo=1, routed)           0.256     1.297    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[20]
    SLICE_X15Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.066     1.239    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRBWRADDR[12]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.555ns  (logic 0.167ns (30.067%)  route 0.388ns (69.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 3.746 - 2.500 ) 
    Source Clock Delay      (SCD):    0.906ns = ( 3.406 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.565     3.405    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X10Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.167     3.572 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][10]/Q
                         net (fo=2, routed)           0.388     3.961    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1_0[10]
    RAMB18_X0Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.876     3.746    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X0Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.029     3.717    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     3.900    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1
  -------------------------------------------------------------------
                         required time                         -3.900    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.713%)  route 0.221ns (63.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.556     0.897    <hidden>
    SLICE_X25Y61         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y61         FDCE (Prop_fdce_C_Q)         0.128     1.025 r  <hidden>
                         net (fo=1, routed)           0.221     1.245    <hidden>
    SLICE_X18Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.828     1.198    <hidden>
    SLICE_X18Y60         FDRE                                         r  <hidden>
                         clock pessimism             -0.034     1.164    
    SLICE_X18Y60         FDRE (Hold_fdre_C_D)         0.017     1.181    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.278%)  route 0.233ns (58.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.584     0.925    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  <hidden>
                         net (fo=2, routed)           0.233     1.322    <hidden>
    SLICE_X0Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.851     1.221    <hidden>
    SLICE_X0Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.063     1.255    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRBWRADDR[3]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.563ns  (logic 0.167ns (29.672%)  route 0.396ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 3.746 - 2.500 ) 
    Source Clock Delay      (SCD):    0.906ns = ( 3.406 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.565     3.405    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X8Y42          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.167     3.572 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][1]/Q
                         net (fo=2, routed)           0.396     3.968    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1_0[1]
    RAMB18_X0Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.876     3.746    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X0Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.029     3.717    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     3.900    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1
  -------------------------------------------------------------------
                         required time                         -3.900    
                         arrival time                           3.968    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y8   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y21  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y2   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y0   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y2   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y20  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y5   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y7   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y63  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y63  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y59  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y59  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y38   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y38   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y38   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y38   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y38   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y38   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y63  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y63  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y59  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y59  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y38   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y38   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y38   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y38   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y38   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y38   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       58.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.156ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.074ns  (logic 0.955ns (23.440%)  route 3.119ns (76.563%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 563.997 - 562.500 ) 
    Source Clock Delay      (SCD):    1.665ns = ( 501.665 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.665   501.665    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X15Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.459   502.124 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/Q
                         net (fo=1, routed)           0.825   502.949    MicroBlaze_i/Serializer_2/inst/waveIn[0]
    SLICE_X15Y56         LUT6 (Prop_lut6_I5_O)        0.124   503.073 r  MicroBlaze_i/Serializer_2/inst/MISO_i_17/O
                         net (fo=1, routed)           0.664   503.736    MicroBlaze_i/Serializer_2/inst/MISO_i_17_n_0
    SLICE_X14Y56         LUT3 (Prop_lut3_I2_O)        0.124   503.860 r  MicroBlaze_i/Serializer_2/inst/MISO_i_8/O
                         net (fo=1, routed)           0.829   504.689    MicroBlaze_i/Serializer_2/inst/MISO_i_8_n_0
    SLICE_X13Y56         LUT5 (Prop_lut5_I0_O)        0.124   504.813 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           0.802   505.615    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124   505.739 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.739    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.497   563.997    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y55         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   563.997    
                         clock uncertainty           -0.178   563.818    
    SLICE_X12Y55         FDRE (Setup_fdre_C_D)        0.077   563.895    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.895    
                         arrival time                        -505.739    
  -------------------------------------------------------------------
                         slack                                 58.156    

Slack (MET) :             58.294ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.927ns  (logic 1.020ns (25.971%)  route 2.908ns (74.031%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 563.985 - 562.500 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 501.662 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.662   501.662    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.524   502.186 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/Q
                         net (fo=1, routed)           0.811   502.997    MicroBlaze_i/Serializer_1/inst/waveIn[0]
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.124   503.121 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           0.974   504.095    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X24Y53         LUT3 (Prop_lut3_I2_O)        0.124   504.219 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           0.670   504.889    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X24Y53         LUT5 (Prop_lut5_I0_O)        0.124   505.013 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.452   505.465    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124   505.589 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.589    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X24Y53         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.485   563.985    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X24Y53         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   563.985    
                         clock uncertainty           -0.178   563.806    
    SLICE_X24Y53         FDRE (Setup_fdre_C_D)        0.077   563.883    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.883    
                         arrival time                        -505.589    
  -------------------------------------------------------------------
                         slack                                 58.294    

Slack (MET) :             58.948ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.152ns  (logic 0.955ns (30.302%)  route 2.197ns (69.699%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 563.990 - 562.500 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 501.741 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.741   501.741    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X37Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.459   502.200 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/Q
                         net (fo=1, routed)           0.671   502.871    MicroBlaze_i/Serializer_0/inst/waveIn[8]
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.124   502.995 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           0.730   503.725    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X35Y53         LUT3 (Prop_lut3_I2_O)        0.124   503.849 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.641   504.490    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.124   504.614 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.154   504.769    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124   504.893 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   504.893    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X35Y54         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.490   563.990    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X35Y54         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   563.990    
                         clock uncertainty           -0.178   563.811    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)        0.029   563.840    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.840    
                         arrival time                        -504.893    
  -------------------------------------------------------------------
                         slack                                 58.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.689ns  (logic 0.276ns (40.042%)  route 0.413ns (59.947%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 500.833 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.561   500.561    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X17Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.133   500.694 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/Q
                         net (fo=1, routed)           0.146   500.839    MicroBlaze_i/Serializer_2/inst/waveIn[3]
    SLICE_X15Y54         LUT5 (Prop_lut5_I2_O)        0.098   500.937 r  MicroBlaze_i/Serializer_2/inst/MISO_i_7/O
                         net (fo=1, routed)           0.268   501.205    MicroBlaze_i/Serializer_2/inst/MISO_i_7_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I5_O)        0.045   501.250 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.250    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.833   500.833    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y55         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.833    
                         clock uncertainty            0.178   501.012    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.120   501.132    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.131    
                         arrival time                         501.250    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.724ns  (logic 0.277ns (38.277%)  route 0.447ns (61.715%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 500.588 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.588   500.588    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X36Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.133   500.721 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[1]/Q
                         net (fo=1, routed)           0.237   500.957    MicroBlaze_i/Serializer_0/inst/waveIn[1]
    SLICE_X35Y53         LUT5 (Prop_lut5_I2_O)        0.099   501.056 r  MicroBlaze_i/Serializer_0/inst/MISO_i_4/O
                         net (fo=1, routed)           0.210   501.266    MicroBlaze_i/Serializer_0/inst/MISO_i_4_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.045   501.311 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.311    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X35Y54         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831   500.831    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X35Y54         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.178   501.010    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.091   501.101    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.100    
                         arrival time                         501.311    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.804ns  (logic 0.276ns (34.343%)  route 0.528ns (65.659%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 500.827 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.561   500.561    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X19Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.133   500.694 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/Q
                         net (fo=1, routed)           0.180   500.874    MicroBlaze_i/Serializer_1/inst/waveIn[3]
    SLICE_X22Y54         LUT5 (Prop_lut5_I2_O)        0.098   500.972 r  MicroBlaze_i/Serializer_1/inst/MISO_i_7/O
                         net (fo=1, routed)           0.347   501.319    MicroBlaze_i/Serializer_1/inst/MISO_i_7_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I5_O)        0.045   501.364 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.364    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X24Y53         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.827   500.827    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X24Y53         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.827    
                         clock uncertainty            0.178   501.006    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.120   501.126    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.125    
                         arrival time                         501.364    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       25.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.784ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.199ns  (logic 0.459ns (8.829%)  route 4.740ns (91.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 470.423 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.673   470.423    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X29Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.459   470.882 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/Q
                         net (fo=8, routed)           4.740   475.622    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[6]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.539   501.539    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -475.622    
  -------------------------------------------------------------------
                         slack                                 25.001    

Slack (MET) :             25.124ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.076ns  (logic 0.459ns (9.043%)  route 4.617ns (90.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 470.423 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.673   470.423    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X29Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.459   470.882 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=8, routed)           4.617   475.499    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.539   501.539    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -475.499    
  -------------------------------------------------------------------
                         slack                                 25.124    

Slack (MET) :             25.135ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.062ns  (logic 0.459ns (9.067%)  route 4.603ns (90.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 501.537 - 500.000 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 470.424 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674   470.424    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.459   470.883 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=7, routed)           4.603   475.486    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[0]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.537   501.537    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.537    
                         clock uncertainty           -0.178   501.359    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.622    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -475.486    
  -------------------------------------------------------------------
                         slack                                 25.135    

Slack (MET) :             25.214ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.917ns  (logic 0.459ns (9.335%)  route 4.458ns (90.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.459   470.961 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/Q
                         net (fo=8, routed)           4.458   475.419    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[11]
    RAMB18_X0Y0          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.549   501.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y0          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.633    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1
  -------------------------------------------------------------------
                         required time                        500.633    
                         arrival time                        -475.419    
  -------------------------------------------------------------------
                         slack                                 25.214    

Slack (MET) :             25.286ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.914ns  (logic 0.459ns (9.341%)  route 4.455ns (90.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 470.423 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.673   470.423    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X29Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.459   470.882 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=8, routed)           4.455   475.337    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[0]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.539   501.539    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -475.337    
  -------------------------------------------------------------------
                         slack                                 25.286    

Slack (MET) :             25.486ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.714ns  (logic 0.459ns (9.738%)  route 4.255ns (90.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 470.424 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674   470.424    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X29Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.459   470.883 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=8, routed)           4.255   475.138    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[3]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.539   501.539    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -475.138    
  -------------------------------------------------------------------
                         slack                                 25.486    

Slack (MET) :             25.678ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.521ns  (logic 0.459ns (10.152%)  route 4.062ns (89.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 470.424 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674   470.424    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X31Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.459   470.883 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/Q
                         net (fo=8, routed)           4.062   474.945    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[8]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.539   501.539    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -474.945    
  -------------------------------------------------------------------
                         slack                                 25.678    

Slack (MET) :             25.703ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.428ns  (logic 0.459ns (10.367%)  route 3.969ns (89.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 501.548 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.459   470.961 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/Q
                         net (fo=8, routed)           3.969   474.930    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[11]
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.548   501.548    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.548    
                         clock uncertainty           -0.178   501.369    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.632    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_1
  -------------------------------------------------------------------
                         required time                        500.632    
                         arrival time                        -474.930    
  -------------------------------------------------------------------
                         slack                                 25.703    

Slack (MET) :             25.716ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.410ns  (logic 0.459ns (10.407%)  route 3.951ns (89.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.459   470.961 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/Q
                         net (fo=8, routed)           3.951   474.912    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[1]
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.544   501.544    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.628    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -474.912    
  -------------------------------------------------------------------
                         slack                                 25.716    

Slack (MET) :             25.756ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.443ns  (logic 0.459ns (10.331%)  route 3.984ns (89.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 470.424 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674   470.424    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X29Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.459   470.883 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/Q
                         net (fo=8, routed)           3.984   474.867    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[5]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.539   501.539    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -474.867    
  -------------------------------------------------------------------
                         slack                                 25.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.784ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.322ns  (logic 0.146ns (45.406%)  route 0.176ns (54.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 531.812 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562   531.812    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.146   531.958 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=7, routed)           0.176   532.133    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[7]
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.133    
  -------------------------------------------------------------------
                         slack                                 30.784    

Slack (MET) :             30.787ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.324ns  (logic 0.146ns (45.030%)  route 0.178ns (54.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 531.812 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562   531.812    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X35Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.146   531.958 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/Q
                         net (fo=8, routed)           0.178   532.136    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[7]
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.136    
  -------------------------------------------------------------------
                         slack                                 30.787    

Slack (MET) :             30.790ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.644%)  route 0.181ns (55.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 531.812 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562   531.812    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.146   531.958 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=7, routed)           0.181   532.139    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[3]
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.139    
  -------------------------------------------------------------------
                         slack                                 30.790    

Slack (MET) :             30.790ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.644%)  route 0.181ns (55.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 531.812 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562   531.812    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.146   531.958 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=7, routed)           0.181   532.139    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[5]
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.139    
  -------------------------------------------------------------------
                         slack                                 30.790    

Slack (MET) :             30.799ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.334ns  (logic 0.146ns (43.669%)  route 0.188ns (56.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.146   531.960 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=7, routed)           0.188   532.148    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[4]
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.148    
  -------------------------------------------------------------------
                         slack                                 30.799    

Slack (MET) :             30.800ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.538%)  route 0.189ns (56.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.146   531.960 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=7, routed)           0.189   532.149    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[2]
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.149    
  -------------------------------------------------------------------
                         slack                                 30.800    

Slack (MET) :             30.817ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.353ns  (logic 0.167ns (47.350%)  route 0.186ns (52.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.167   531.981 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/Q
                         net (fo=7, routed)           0.186   532.166    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[6]
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.166    
  -------------------------------------------------------------------
                         slack                                 30.817    

Slack (MET) :             30.850ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.360ns  (logic 0.146ns (40.559%)  route 0.214ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 531.839 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.589   531.839    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X37Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.146   531.985 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/Q
                         net (fo=8, routed)           0.214   532.199    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[5]
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.199    
  -------------------------------------------------------------------
                         slack                                 30.850    

Slack (MET) :             30.855ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.365ns  (logic 0.146ns (40.004%)  route 0.219ns (59.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 531.839 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.589   531.839    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.146   531.985 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/Q
                         net (fo=8, routed)           0.219   532.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[6]
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.204    
  -------------------------------------------------------------------
                         slack                                 30.855    

Slack (MET) :             30.857ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.368ns  (logic 0.146ns (39.719%)  route 0.222ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 531.839 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.589   531.839    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146   531.985 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/Q
                         net (fo=8, routed)           0.222   532.206    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[2]
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.206    
  -------------------------------------------------------------------
                         slack                                 30.857    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk1Mhz

Setup :           44  Failing Endpoints,  Worst Slack       -2.452ns,  Total Violation     -100.317ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.452ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.358ns  (logic 2.976ns (55.547%)  route 2.382ns (44.453%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 501.490 - 500.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 497.982 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.674   497.982    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456   498.438 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.455   498.893    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124   499.017 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.017    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.567 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.567    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.681 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.681    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.795 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   500.130 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/O[1]
                         net (fo=1, routed)           0.746   500.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_6
    SLICE_X19Y49         LUT5 (Prop_lut5_I4_O)        0.303   501.178 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.178    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_5_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.001   501.580    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.694 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.694    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.808 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.808    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.922 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.922    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.036 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.636   502.672    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X19Y54         LUT2 (Prop_lut2_I0_O)        0.124   502.796 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.544   503.340    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X16Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.490   501.490    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X16Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.490    
                         clock uncertainty           -0.083   501.407    
    SLICE_X16Y54         FDRE (Setup_fdre_C_R)       -0.519   500.888    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                        500.888    
                         arrival time                        -503.340    
  -------------------------------------------------------------------
                         slack                                 -2.452    

Slack (VIOLATED) :        -2.418ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.323ns  (logic 2.976ns (55.912%)  route 2.347ns (44.088%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 501.489 - 500.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 497.982 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.674   497.982    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456   498.438 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.455   498.893    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124   499.017 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.017    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.567 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.567    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.681 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.681    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.795 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   500.130 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/O[1]
                         net (fo=1, routed)           0.746   500.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_6
    SLICE_X19Y49         LUT5 (Prop_lut5_I4_O)        0.303   501.178 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.178    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_5_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.001   501.580    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.694 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.694    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.808 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.808    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.922 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.922    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.036 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.636   502.672    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X19Y54         LUT2 (Prop_lut2_I0_O)        0.124   502.796 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.509   503.305    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489   501.489    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.489    
                         clock uncertainty           -0.083   501.406    
    SLICE_X20Y55         FDRE (Setup_fdre_C_R)       -0.519   500.887    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                        500.887    
                         arrival time                        -503.305    
  -------------------------------------------------------------------
                         slack                                 -2.418    

Slack (VIOLATED) :        -2.418ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.323ns  (logic 2.976ns (55.912%)  route 2.347ns (44.088%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 501.489 - 500.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 497.982 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.674   497.982    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456   498.438 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.455   498.893    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124   499.017 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.017    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.567 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.567    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.681 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.681    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.795 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   500.130 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/O[1]
                         net (fo=1, routed)           0.746   500.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_6
    SLICE_X19Y49         LUT5 (Prop_lut5_I4_O)        0.303   501.178 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.178    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_5_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.001   501.580    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.694 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.694    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.808 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.808    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.922 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.922    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.036 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.636   502.672    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X19Y54         LUT2 (Prop_lut2_I0_O)        0.124   502.796 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.509   503.305    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489   501.489    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.489    
                         clock uncertainty           -0.083   501.406    
    SLICE_X20Y55         FDRE (Setup_fdre_C_R)       -0.519   500.887    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                        500.887    
                         arrival time                        -503.305    
  -------------------------------------------------------------------
                         slack                                 -2.418    

Slack (VIOLATED) :        -2.418ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.323ns  (logic 2.976ns (55.912%)  route 2.347ns (44.088%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 501.489 - 500.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 497.982 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.674   497.982    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456   498.438 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.455   498.893    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124   499.017 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.017    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.567 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.567    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.681 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.681    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.795 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   500.130 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/O[1]
                         net (fo=1, routed)           0.746   500.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_6
    SLICE_X19Y49         LUT5 (Prop_lut5_I4_O)        0.303   501.178 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.178    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_5_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.001   501.580    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.694 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.694    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.808 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.808    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.922 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.922    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.036 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.636   502.672    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X19Y54         LUT2 (Prop_lut2_I0_O)        0.124   502.796 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.509   503.305    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489   501.489    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.489    
                         clock uncertainty           -0.083   501.406    
    SLICE_X20Y55         FDRE (Setup_fdre_C_R)       -0.519   500.887    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                        500.887    
                         arrival time                        -503.305    
  -------------------------------------------------------------------
                         slack                                 -2.418    

Slack (VIOLATED) :        -2.418ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.323ns  (logic 2.976ns (55.912%)  route 2.347ns (44.088%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 501.489 - 500.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 497.982 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.674   497.982    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456   498.438 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.455   498.893    MicroBlaze_i/SineWaveGen_0/inst/gpio_io_o[3]_repN_alias
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124   499.017 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.017    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.567 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.567    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.681 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.681    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.795 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   500.130 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/O[1]
                         net (fo=1, routed)           0.746   500.875    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_6
    SLICE_X19Y49         LUT5 (Prop_lut5_I4_O)        0.303   501.178 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.178    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_5_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.001   501.580    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.694 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.694    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.808 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.808    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.922 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.922    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.036 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.636   502.672    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X19Y54         LUT2 (Prop_lut2_I0_O)        0.124   502.796 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.509   503.305    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489   501.489    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X20Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.489    
                         clock uncertainty           -0.083   501.406    
    SLICE_X20Y55         FDRE (Setup_fdre_C_R)       -0.519   500.887    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                        500.887    
                         arrival time                        -503.305    
  -------------------------------------------------------------------
                         slack                                 -2.418    

Slack (VIOLATED) :        -2.338ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.334ns  (logic 3.055ns (57.271%)  route 2.279ns (42.729%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 501.488 - 500.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 497.983 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.675   497.983    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518   498.501 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.451   498.952    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124   499.076 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.076    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.626 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.626    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.740 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.740    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.854 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001   499.855    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.969 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.969    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.083 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.083    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.197 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.197    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.510 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.661   501.171    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.306   501.477 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.477    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.027 f  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.773   502.800    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X17Y53         LUT3 (Prop_lut3_I2_O)        0.124   502.924 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.393   503.317    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1_n_0
    SLICE_X21Y57         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.488   501.488    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X21Y57         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.488    
                         clock uncertainty           -0.083   501.405    
    SLICE_X21Y57         FDRE (Setup_fdre_C_R)       -0.426   500.979    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        500.979    
                         arrival time                        -503.317    
  -------------------------------------------------------------------
                         slack                                 -2.338    

Slack (VIOLATED) :        -2.338ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.334ns  (logic 3.055ns (57.271%)  route 2.279ns (42.729%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 501.488 - 500.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 497.983 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.675   497.983    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518   498.501 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.451   498.952    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124   499.076 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.076    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.626 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.626    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.740 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.740    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.854 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001   499.855    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.969 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.969    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.083 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.083    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.197 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.197    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.510 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.661   501.171    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.306   501.477 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.477    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.027 f  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.773   502.800    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X17Y53         LUT3 (Prop_lut3_I2_O)        0.124   502.924 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.393   503.317    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1_n_0
    SLICE_X21Y57         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.488   501.488    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X21Y57         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.488    
                         clock uncertainty           -0.083   501.405    
    SLICE_X21Y57         FDRE (Setup_fdre_C_R)       -0.426   500.979    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        500.979    
                         arrival time                        -503.317    
  -------------------------------------------------------------------
                         slack                                 -2.338    

Slack (VIOLATED) :        -2.338ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.334ns  (logic 3.055ns (57.271%)  route 2.279ns (42.729%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 501.488 - 500.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 497.983 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.675   497.983    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518   498.501 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.451   498.952    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124   499.076 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.076    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.626 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.626    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.740 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.740    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.854 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001   499.855    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.969 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.969    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.083 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.083    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.197 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.197    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.510 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.661   501.171    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.306   501.477 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.477    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.027 f  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.773   502.800    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X17Y53         LUT3 (Prop_lut3_I2_O)        0.124   502.924 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.393   503.317    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1_n_0
    SLICE_X21Y57         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.488   501.488    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X21Y57         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.488    
                         clock uncertainty           -0.083   501.405    
    SLICE_X21Y57         FDRE (Setup_fdre_C_R)       -0.426   500.979    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        500.979    
                         arrival time                        -503.317    
  -------------------------------------------------------------------
                         slack                                 -2.338    

Slack (VIOLATED) :        -2.338ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.334ns  (logic 3.055ns (57.271%)  route 2.279ns (42.729%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 501.488 - 500.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 497.983 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.675   497.983    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518   498.501 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.451   498.952    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124   499.076 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.076    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.626 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.626    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.740 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.740    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.854 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001   499.855    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.969 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.969    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.083 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.083    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.197 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.197    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.510 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.661   501.171    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.306   501.477 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.477    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.027 f  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.773   502.800    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X17Y53         LUT3 (Prop_lut3_I2_O)        0.124   502.924 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.393   503.317    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1_n_0
    SLICE_X21Y57         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.488   501.488    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X21Y57         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.488    
                         clock uncertainty           -0.083   501.405    
    SLICE_X21Y57         FDRE (Setup_fdre_C_R)       -0.426   500.979    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        500.979    
                         arrival time                        -503.317    
  -------------------------------------------------------------------
                         slack                                 -2.338    

Slack (VIOLATED) :        -2.338ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.334ns  (logic 3.055ns (57.271%)  route 2.279ns (42.729%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 501.488 - 500.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 497.983 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.675   497.983    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518   498.501 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.451   498.952    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124   499.076 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.076    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.626 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.626    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.740 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.740    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.854 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001   499.855    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.969 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.969    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.083 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.083    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.197 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.197    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.510 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.661   501.171    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.306   501.477 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.477    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.027 f  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.773   502.800    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X17Y53         LUT3 (Prop_lut3_I2_O)        0.124   502.924 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.393   503.317    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1_n_0
    SLICE_X21Y57         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.488   501.488    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X21Y57         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.488    
                         clock uncertainty           -0.083   501.405    
    SLICE_X21Y57         FDRE (Setup_fdre_C_R)       -0.426   500.979    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        500.979    
                         arrival time                        -503.317    
  -------------------------------------------------------------------
                         slack                                 -2.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.103ns  (logic 0.346ns (31.380%)  route 0.757ns (68.620%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.903 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.207   501.251    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X17Y51         LUT6 (Prop_lut6_I5_O)        0.045   501.296 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.296    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   501.411 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.421   501.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X19Y55         LUT3 (Prop_lut3_I1_O)        0.045   501.877 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.129   502.005    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X19Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X19Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X19Y55         FDRE (Hold_fdre_C_R)        -0.011   500.902    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                       -500.902    
                         arrival time                         502.005    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.103ns  (logic 0.346ns (31.380%)  route 0.757ns (68.620%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.903 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.207   501.251    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X17Y51         LUT6 (Prop_lut6_I5_O)        0.045   501.296 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.296    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   501.411 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.421   501.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X19Y55         LUT3 (Prop_lut3_I1_O)        0.045   501.877 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.129   502.005    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X19Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X19Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X19Y55         FDRE (Hold_fdre_C_R)        -0.011   500.902    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.902    
                         arrival time                         502.005    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.103ns  (logic 0.346ns (31.380%)  route 0.757ns (68.620%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.903 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.207   501.251    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X17Y51         LUT6 (Prop_lut6_I5_O)        0.045   501.296 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.296    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   501.411 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.421   501.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X19Y55         LUT3 (Prop_lut3_I1_O)        0.045   501.877 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.129   502.005    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X19Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X19Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X19Y55         FDRE (Hold_fdre_C_R)        -0.011   500.902    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.902    
                         arrival time                         502.005    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.103ns  (logic 0.346ns (31.380%)  route 0.757ns (68.620%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.903 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.207   501.251    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X17Y51         LUT6 (Prop_lut6_I5_O)        0.045   501.296 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.296    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   501.411 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.421   501.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X19Y55         LUT3 (Prop_lut3_I1_O)        0.045   501.877 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.129   502.005    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X19Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X19Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X19Y55         FDRE (Hold_fdre_C_R)        -0.011   500.902    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.902    
                         arrival time                         502.005    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.107ns  (logic 0.346ns (31.256%)  route 0.761ns (68.744%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.903 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.207   501.251    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X17Y51         LUT6 (Prop_lut6_I5_O)        0.045   501.296 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.296    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   501.411 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.421   501.832    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X19Y55         LUT3 (Prop_lut3_I1_O)        0.045   501.877 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.133   502.010    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X18Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X18Y55         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X18Y55         FDRE (Hold_fdre_C_R)        -0.011   500.902    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.902    
                         arrival time                         502.010    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.113ns  (logic 0.346ns (31.096%)  route 0.767ns (68.904%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.903 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.207   501.251    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X17Y51         LUT6 (Prop_lut6_I5_O)        0.045   501.296 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.296    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   501.411 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.417   501.827    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.045   501.872 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.143   502.015    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X19Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X19Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X19Y54         FDRE (Hold_fdre_C_R)        -0.011   500.902    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.902    
                         arrival time                         502.015    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.113ns  (logic 0.346ns (31.096%)  route 0.767ns (68.904%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.903 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.207   501.251    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X17Y51         LUT6 (Prop_lut6_I5_O)        0.045   501.296 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.296    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   501.411 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.417   501.827    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.045   501.872 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.143   502.015    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X19Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X19Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X19Y54         FDRE (Hold_fdre_C_R)        -0.011   500.902    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.902    
                         arrival time                         502.015    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.113ns  (logic 0.346ns (31.096%)  route 0.767ns (68.904%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.903 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.207   501.251    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X17Y51         LUT6 (Prop_lut6_I5_O)        0.045   501.296 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.296    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   501.411 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.417   501.827    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.045   501.872 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.143   502.015    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X19Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X19Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X19Y54         FDRE (Hold_fdre_C_R)        -0.011   500.902    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.902    
                         arrival time                         502.015    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.113ns  (logic 0.346ns (31.096%)  route 0.767ns (68.904%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.903 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.207   501.251    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X17Y51         LUT6 (Prop_lut6_I5_O)        0.045   501.296 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.296    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   501.411 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.417   501.827    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.045   501.872 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.143   502.015    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X19Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X19Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X19Y54         FDRE (Hold_fdre_C_R)        -0.011   500.902    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                       -500.902    
                         arrival time                         502.015    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.113ns  (logic 0.346ns (31.096%)  route 0.767ns (68.904%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.903 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.207   501.251    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X17Y51         LUT6 (Prop_lut6_I5_O)        0.045   501.296 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.296    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115   501.411 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.417   501.827    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X19Y54         LUT2 (Prop_lut2_I1_O)        0.045   501.872 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.143   502.015    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X19Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X19Y54         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X19Y54         FDRE (Hold_fdre_C_R)        -0.011   500.902    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                       -500.902    
                         arrival time                         502.015    
  -------------------------------------------------------------------
                         slack                                  1.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.953ns  (logic 0.056ns (5.878%)  route 0.897ns (94.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 503.400 - 502.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 500.000 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.897   500.897    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X32Y60         LUT3 (Prop_lut3_I2_O)        0.056   500.953 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000   500.953    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X32Y60         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   502.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   502.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.559   503.400    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X32Y60         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   503.400    
                         clock uncertainty           -0.083   503.317    
    SLICE_X32Y60         FDRE (Setup_fdre_C_D)        0.037   503.354    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                        503.354    
                         arrival time                        -500.953    
  -------------------------------------------------------------------
                         slack                                  2.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        1.715ns  (logic 0.100ns (5.829%)  route 1.615ns (94.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 1000.469 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.615  1001.615    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X32Y60         LUT3 (Prop_lut3_I2_O)        0.100  1001.715 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1001.715    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X32Y60         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.661  1000.469    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X32Y60         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.469    
                         clock uncertainty            0.083  1000.552    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.336  1000.888    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.888    
                         arrival time                        1001.716    
  -------------------------------------------------------------------
                         slack                                  0.828    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.187ns  (logic 0.124ns (5.669%)  route 2.063ns (94.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.063     2.063    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y55         LUT1 (Prop_lut1_I0_O)        0.124     2.187 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.187    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y55         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.489     2.681    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y55         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.045ns (4.343%)  route 0.991ns (95.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.991     0.991    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.036 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.036    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y55         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.830     1.200    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y55         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.460ns  (logic 0.524ns (35.882%)  route 0.936ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.673     5.481    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.524     6.005 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[11]/Q
                         net (fo=1, routed)           0.936     6.941    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[11]
    SLICE_X25Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.495     2.687    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X25Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.426ns  (logic 0.524ns (36.736%)  route 0.902ns (63.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.988ns = ( 5.488 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.680     5.488    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X12Y41         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.524     6.012 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[7]/Q
                         net (fo=1, routed)           0.902     6.914    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X12Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.507     2.700    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.301ns  (logic 0.524ns (40.271%)  route 0.777ns (59.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.980ns = ( 5.480 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.672     5.480    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X16Y40         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.524     6.004 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[10]/Q
                         net (fo=1, routed)           0.777     6.781    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X24Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.495     2.687    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X24Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.273ns  (logic 0.524ns (41.152%)  route 0.749ns (58.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.988ns = ( 5.488 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.680     5.488    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X12Y41         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.524     6.012 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[5]/Q
                         net (fo=1, routed)           0.749     6.761    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X9Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.507     2.700    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.254ns  (logic 0.524ns (41.783%)  route 0.730ns (58.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.988ns = ( 5.488 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.680     5.488    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X12Y42         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.524     6.012 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[4]/Q
                         net (fo=1, routed)           0.730     6.742    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X8Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.507     2.700    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.248ns  (logic 0.524ns (41.981%)  route 0.724ns (58.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.673     5.481    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.524     6.005 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[13]/Q
                         net (fo=1, routed)           0.724     6.729    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X24Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.495     2.687    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X24Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.236ns  (logic 0.459ns (37.150%)  route 0.777ns (62.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.982ns = ( 5.482 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.674     5.482    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X14Y40         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.459     5.941 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[6]/Q
                         net (fo=1, routed)           0.777     6.718    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.500     2.692    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.226ns  (logic 0.524ns (42.740%)  route 0.702ns (57.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.986ns = ( 5.486 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.678     5.486    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X10Y38         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.524     6.010 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[1]/Q
                         net (fo=1, routed)           0.702     6.712    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X5Y38          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.548     2.740    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X5Y38          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.214ns  (logic 0.524ns (43.151%)  route 0.690ns (56.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.988ns = ( 5.488 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.680     5.488    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X12Y42         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.524     6.012 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[0]/Q
                         net (fo=1, routed)           0.690     6.702    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X10Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.508     2.701    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.186ns  (logic 0.524ns (44.173%)  route 0.662ns (55.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.987ns = ( 5.487 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.679     5.487    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X10Y40         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.524     6.011 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[4]/Q
                         net (fo=1, routed)           0.662     6.673    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X10Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.507     2.700    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.974%)  route 0.488ns (70.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.554     0.895    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y63         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.314     1.372    <hidden>
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.417 f  <hidden>
                         net (fo=3, routed)           0.174     1.592    <hidden>
    SLICE_X24Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.825     1.195    <hidden>
    SLICE_X24Y60         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.974%)  route 0.488ns (70.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.554     0.895    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y63         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.314     1.372    <hidden>
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.417 f  <hidden>
                         net (fo=3, routed)           0.174     1.592    <hidden>
    SLICE_X24Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.825     1.195    <hidden>
    SLICE_X24Y60         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.974%)  route 0.488ns (70.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.554     0.895    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y63         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.314     1.372    <hidden>
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.417 f  <hidden>
                         net (fo=3, routed)           0.174     1.592    <hidden>
    SLICE_X24Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.825     1.195    <hidden>
    SLICE_X24Y60         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.213ns (30.269%)  route 0.491ns (69.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.554     0.895    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y63         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.314     1.372    <hidden>
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.049     1.421 f  <hidden>
                         net (fo=3, routed)           0.177     1.598    <hidden>
    SLICE_X24Y61         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.825     1.195    <hidden>
    SLICE_X24Y61         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.213ns (30.269%)  route 0.491ns (69.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.554     0.895    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y63         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.314     1.372    <hidden>
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.049     1.421 f  <hidden>
                         net (fo=3, routed)           0.177     1.598    <hidden>
    SLICE_X24Y61         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.825     1.195    <hidden>
    SLICE_X24Y61         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.213ns (30.269%)  route 0.491ns (69.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.554     0.895    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y63         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.314     1.372    <hidden>
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.049     1.421 f  <hidden>
                         net (fo=3, routed)           0.177     1.598    <hidden>
    SLICE_X24Y61         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.825     1.195    <hidden>
    SLICE_X24Y61         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.543%)  route 0.498ns (70.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.554     0.895    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y63         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.319     1.378    <hidden>
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  <hidden>
                         net (fo=3, routed)           0.179     1.602    <hidden>
    SLICE_X13Y62         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.829     1.199    <hidden>
    SLICE_X13Y62         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.543%)  route 0.498ns (70.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.554     0.895    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y63         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.319     1.378    <hidden>
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  <hidden>
                         net (fo=3, routed)           0.179     1.602    <hidden>
    SLICE_X13Y62         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.829     1.199    <hidden>
    SLICE_X13Y62         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.543%)  route 0.498ns (70.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.554     0.895    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y63         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.319     1.378    <hidden>
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  <hidden>
                         net (fo=3, routed)           0.179     1.602    <hidden>
    SLICE_X13Y62         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.829     1.199    <hidden>
    SLICE_X13Y62         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.345%)  route 0.578ns (75.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.560     0.901    MicroBlaze_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y57         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.331     1.373    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X25Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.418 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.247     1.665    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X22Y62         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.823     1.193    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X22Y62         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2162, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





