// Seed: 951593479
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
  logic [(  1  ) : -1] id_9;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  wor   id_3,
    output uwire id_4
);
  reg id_6;
  wire [-1 : 1] id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_7,
      id_7
  );
  always @(negedge -1'b0 - id_9) if (1 && -1) id_6 <= id_6;
endmodule
