 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 200
        -max_paths 100
Design : cam
Version: F-2011.09-SP2
Date   : Wed Oct  8 23:14:48 2014
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3497/Y (OA221X1_RVT)                    0.69       1.11 f
  U3502/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2751/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2738/Y (INVX1_RVT)                      0.06       1.37 r
  U3984/Y (NAND2X0_RVT)                    0.09       1.46 f
  U2542/Y (INVX0_RVT)                      0.07       1.53 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.65 f
  U2538/Y (INVX0_RVT)                      0.09       1.74 r
  U2701/Y (NAND4X0_RVT)                    0.23       1.97 f
  search_valid (out)                       0.23       2.20 f
  data arrival time                                   2.20

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.20
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3497/Y (OA221X1_RVT)                    0.69       1.11 f
  U3502/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2751/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2738/Y (INVX1_RVT)                      0.06       1.37 r
  U3984/Y (NAND2X0_RVT)                    0.09       1.46 f
  U2542/Y (INVX0_RVT)                      0.07       1.53 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.65 f
  U2538/Y (INVX0_RVT)                      0.09       1.74 r
  U2701/Y (NAND4X0_RVT)                    0.23       1.97 f
  search_valid (out)                       0.23       2.20 f
  data arrival time                                   2.20

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.20
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3607/Y (OA221X1_RVT)                    0.69       1.11 f
  U3612/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2749/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2736/Y (INVX1_RVT)                      0.06       1.37 r
  U3985/Y (AND2X1_RVT)                     0.07       1.44 r
  U3989/Y (AND2X1_RVT)                     0.07       1.51 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.63 f
  U2538/Y (INVX0_RVT)                      0.09       1.72 r
  U2701/Y (NAND4X0_RVT)                    0.23       1.95 f
  search_valid (out)                       0.23       2.18 f
  data arrival time                                   2.18

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.18
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3607/Y (OA221X1_RVT)                    0.69       1.11 f
  U3612/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2749/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2736/Y (INVX1_RVT)                      0.06       1.37 r
  U3985/Y (AND2X1_RVT)                     0.07       1.44 r
  U3989/Y (AND2X1_RVT)                     0.07       1.51 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.63 f
  U2538/Y (INVX0_RVT)                      0.09       1.72 r
  U2701/Y (NAND4X0_RVT)                    0.23       1.95 f
  search_valid (out)                       0.23       2.18 f
  data arrival time                                   2.18

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.18
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3607/Y (OA221X1_RVT)                    0.69       1.11 f
  U3612/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2749/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2736/Y (INVX1_RVT)                      0.06       1.37 r
  U3985/Y (AND2X1_RVT)                     0.07       1.44 r
  U3989/Y (AND2X1_RVT)                     0.07       1.51 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.63 f
  U2538/Y (INVX0_RVT)                      0.09       1.72 r
  U2701/Y (NAND4X0_RVT)                    0.23       1.95 f
  search_valid (out)                       0.23       2.18 f
  data arrival time                                   2.18

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.18
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3607/Y (OA221X1_RVT)                    0.69       1.11 f
  U3612/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2749/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2736/Y (INVX1_RVT)                      0.06       1.37 r
  U3985/Y (AND2X1_RVT)                     0.07       1.44 r
  U3989/Y (AND2X1_RVT)                     0.07       1.51 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.63 f
  U2538/Y (INVX0_RVT)                      0.09       1.72 r
  U2701/Y (NAND4X0_RVT)                    0.23       1.95 f
  search_valid (out)                       0.23       2.17 f
  data arrival time                                   2.17

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3570/Y (OA221X1_RVT)                    0.69       1.11 f
  U3575/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2690/Y (OR4X1_RVT)                      0.11       1.31 r
  U3984/Y (NAND2X0_RVT)                    0.10       1.42 f
  U2542/Y (INVX0_RVT)                      0.07       1.49 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.61 f
  U2538/Y (INVX0_RVT)                      0.09       1.70 r
  U2701/Y (NAND4X0_RVT)                    0.23       1.93 f
  search_valid (out)                       0.23       2.15 f
  data arrival time                                   2.15

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.15
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3570/Y (OA221X1_RVT)                    0.69       1.11 f
  U3575/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2690/Y (OR4X1_RVT)                      0.11       1.31 r
  U3984/Y (NAND2X0_RVT)                    0.10       1.42 f
  U2542/Y (INVX0_RVT)                      0.07       1.49 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.61 f
  U2538/Y (INVX0_RVT)                      0.09       1.70 r
  U2701/Y (NAND4X0_RVT)                    0.23       1.93 f
  search_valid (out)                       0.23       2.15 f
  data arrival time                                   2.15

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.15
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2703/Y (OR2X1_RVT)                      0.09       1.33 f
  U2737/Y (INVX1_RVT)                      0.06       1.40 r
  U3989/Y (AND2X1_RVT)                     0.07       1.47 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.59 f
  U2538/Y (INVX0_RVT)                      0.09       1.68 r
  U2701/Y (NAND4X0_RVT)                    0.23       1.91 f
  search_valid (out)                       0.23       2.14 f
  data arrival time                                   2.14

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2703/Y (OR2X1_RVT)                      0.09       1.33 f
  U2737/Y (INVX1_RVT)                      0.06       1.40 r
  U3989/Y (AND2X1_RVT)                     0.07       1.47 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.59 f
  U2538/Y (INVX0_RVT)                      0.09       1.68 r
  U2701/Y (NAND4X0_RVT)                    0.23       1.91 f
  search_valid (out)                       0.23       2.14 f
  data arrival time                                   2.14

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2703/Y (OR2X1_RVT)                      0.09       1.33 f
  U2737/Y (INVX1_RVT)                      0.06       1.40 r
  U3989/Y (AND2X1_RVT)                     0.07       1.47 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.59 f
  U2538/Y (INVX0_RVT)                      0.09       1.68 r
  U2701/Y (NAND4X0_RVT)                    0.23       1.91 f
  search_valid (out)                       0.23       2.14 f
  data arrival time                                   2.14

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2703/Y (OR2X1_RVT)                      0.09       1.33 f
  U2737/Y (INVX1_RVT)                      0.06       1.40 r
  U3989/Y (AND2X1_RVT)                     0.07       1.47 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.59 f
  U2538/Y (INVX0_RVT)                      0.09       1.68 r
  U2701/Y (NAND4X0_RVT)                    0.23       1.91 f
  search_valid (out)                       0.23       2.14 f
  data arrival time                                   2.14

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3607/Y (OA221X1_RVT)                    0.69       1.11 f
  U3612/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2749/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2736/Y (INVX1_RVT)                      0.06       1.37 r
  U3985/Y (AND2X1_RVT)                     0.07       1.44 r
  U2481/Y (OA221X1_RVT)                    0.09       1.52 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.61 f
  U2480/Y (AO221X1_RVT)                    0.08       1.69 f
  U2496/Y (AO21X1_RVT)                     0.06       1.75 f
  U2498/Y (AND3X1_RVT)                     0.11       1.86 f
  search_index[1] (out)                    0.23       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3497/Y (OA221X1_RVT)                    0.69       1.11 f
  U3502/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2751/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2738/Y (INVX1_RVT)                      0.06       1.37 r
  U3984/Y (NAND2X0_RVT)                    0.09       1.46 f
  U2542/Y (INVX0_RVT)                      0.07       1.53 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.65 f
  U2538/Y (INVX0_RVT)                      0.09       1.74 r
  U2659/Y (AND3X1_RVT)                     0.12       1.86 r
  search_index[4] (out)                    0.23       2.08 r
  data arrival time                                   2.08

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3607/Y (OA221X1_RVT)                    0.69       1.11 f
  U3612/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2749/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2736/Y (INVX1_RVT)                      0.06       1.37 r
  U3985/Y (AND2X1_RVT)                     0.07       1.44 r
  U3989/Y (AND2X1_RVT)                     0.07       1.51 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.63 f
  U2538/Y (INVX0_RVT)                      0.09       1.72 r
  U2659/Y (AND3X1_RVT)                     0.12       1.84 r
  search_index[4] (out)                    0.23       2.06 r
  data arrival time                                   2.06

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3607/Y (OA221X1_RVT)                    0.69       1.11 f
  U3612/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2749/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2736/Y (INVX1_RVT)                      0.06       1.37 r
  U3985/Y (AND2X1_RVT)                     0.07       1.44 r
  U3989/Y (AND2X1_RVT)                     0.07       1.51 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.63 f
  U2538/Y (INVX0_RVT)                      0.09       1.72 r
  U2659/Y (AND3X1_RVT)                     0.12       1.84 r
  search_index[4] (out)                    0.23       2.06 r
  data arrival time                                   2.06

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3497/Y (OA221X1_RVT)                    0.69       1.11 f
  U3502/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2751/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2738/Y (INVX1_RVT)                      0.06       1.37 r
  U3984/Y (NAND2X0_RVT)                    0.09       1.46 f
  U2542/Y (INVX0_RVT)                      0.07       1.53 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.65 f
  U2614/Y (OA221X1_RVT)                    0.17       1.82 f
  search_index[3] (out)                    0.23       2.05 f
  data arrival time                                   2.05

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3570/Y (OA221X1_RVT)                    0.69       1.11 f
  U3575/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2690/Y (OR4X1_RVT)                      0.11       1.31 r
  U3984/Y (NAND2X0_RVT)                    0.10       1.42 f
  U2542/Y (INVX0_RVT)                      0.07       1.49 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.61 f
  U2538/Y (INVX0_RVT)                      0.09       1.70 r
  U2659/Y (AND3X1_RVT)                     0.12       1.81 r
  search_index[4] (out)                    0.23       2.04 r
  data arrival time                                   2.04

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3497/Y (OA221X1_RVT)                    0.69       1.11 f
  U3502/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2751/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2738/Y (INVX1_RVT)                      0.06       1.37 r
  U3984/Y (NAND2X0_RVT)                    0.09       1.46 f
  U2542/Y (INVX0_RVT)                      0.07       1.53 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.65 f
  U2614/Y (OA221X1_RVT)                    0.16       1.81 f
  search_index[3] (out)                    0.23       2.04 f
  data arrival time                                   2.04

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3607/Y (OA221X1_RVT)                    0.69       1.11 f
  U3612/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2749/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2736/Y (INVX1_RVT)                      0.06       1.37 r
  U3985/Y (AND2X1_RVT)                     0.07       1.44 r
  U3989/Y (AND2X1_RVT)                     0.07       1.51 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.63 f
  U2614/Y (OA221X1_RVT)                    0.17       1.80 f
  search_index[3] (out)                    0.23       2.03 f
  data arrival time                                   2.03

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3607/Y (OA221X1_RVT)                    0.69       1.11 f
  U3612/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2749/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2736/Y (INVX1_RVT)                      0.06       1.37 r
  U3985/Y (AND2X1_RVT)                     0.07       1.44 r
  U3989/Y (AND2X1_RVT)                     0.07       1.51 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.63 f
  U2614/Y (OA221X1_RVT)                    0.17       1.80 f
  search_index[3] (out)                    0.23       2.03 f
  data arrival time                                   2.03

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3497/Y (OA221X1_RVT)                    0.69       1.11 f
  U3502/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2751/Y (NOR4X1_RVT)                     0.10       1.30 f
  U3503/Y (AO221X1_RVT)                    0.08       1.38 f
  U3576/Y (OA221X1_RVT)                    0.09       1.48 f
  U3613/Y (AO221X1_RVT)                    0.08       1.56 f
  U3650/Y (AO21X1_RVT)                     0.07       1.63 f
  U2491/Y (AO21X1_RVT)                     0.06       1.68 f
  U2495/Y (AO22X1_RVT)                     0.11       1.80 f
  search_index[0] (out)                    0.23       2.02 f
  data arrival time                                   2.02

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2703/Y (OR2X1_RVT)                      0.09       1.33 f
  U2737/Y (INVX1_RVT)                      0.06       1.40 r
  U3989/Y (AND2X1_RVT)                     0.07       1.47 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.59 f
  U2538/Y (INVX0_RVT)                      0.09       1.68 r
  U2659/Y (AND3X1_RVT)                     0.12       1.80 r
  search_index[4] (out)                    0.23       2.02 r
  data arrival time                                   2.02

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2703/Y (OR2X1_RVT)                      0.09       1.33 f
  U2737/Y (INVX1_RVT)                      0.06       1.40 r
  U3989/Y (AND2X1_RVT)                     0.07       1.47 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.59 f
  U2538/Y (INVX0_RVT)                      0.09       1.68 r
  U2659/Y (AND3X1_RVT)                     0.12       1.80 r
  search_index[4] (out)                    0.23       2.02 r
  data arrival time                                   2.02

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3497/Y (OA221X1_RVT)                    0.69       1.11 f
  U3502/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2751/Y (NOR4X1_RVT)                     0.10       1.30 f
  U3503/Y (AO221X1_RVT)                    0.08       1.38 f
  U3576/Y (OA221X1_RVT)                    0.09       1.47 f
  U3613/Y (AO221X1_RVT)                    0.08       1.55 f
  U3650/Y (AO21X1_RVT)                     0.07       1.62 f
  U2491/Y (AO21X1_RVT)                     0.06       1.68 f
  U2495/Y (AO22X1_RVT)                     0.11       1.79 f
  search_index[0] (out)                    0.23       2.02 f
  data arrival time                                   2.02

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3607/Y (OA221X1_RVT)                    0.69       1.11 f
  U3612/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2749/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2736/Y (INVX1_RVT)                      0.06       1.37 r
  U3985/Y (AND2X1_RVT)                     0.07       1.44 r
  U3989/Y (AND2X1_RVT)                     0.07       1.51 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.63 f
  U2614/Y (OA221X1_RVT)                    0.16       1.79 f
  search_index[3] (out)                    0.23       2.02 f
  data arrival time                                   2.02

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3607/Y (OA221X1_RVT)                    0.69       1.11 f
  U3612/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2749/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2736/Y (INVX1_RVT)                      0.06       1.37 r
  U3985/Y (AND2X1_RVT)                     0.07       1.44 r
  U3989/Y (AND2X1_RVT)                     0.07       1.51 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.63 f
  U2614/Y (OA221X1_RVT)                    0.16       1.79 f
  search_index[3] (out)                    0.23       2.02 f
  data arrival time                                   2.02

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2727/Y (NOR4X1_RVT)                     0.12       1.36 r
  U2486/Y (NAND4X0_RVT)                    0.08       1.44 f
  U2487/Y (OAI21X1_RVT)                    0.09       1.53 r
  U2480/Y (AO221X1_RVT)                    0.08       1.62 r
  U2496/Y (AO21X1_RVT)                     0.06       1.68 r
  U2498/Y (AND3X1_RVT)                     0.11       1.79 r
  search_index[1] (out)                    0.23       2.01 r
  data arrival time                                   2.01

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3570/Y (OA221X1_RVT)                    0.69       1.11 f
  U3575/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2690/Y (OR4X1_RVT)                      0.11       1.31 r
  U3984/Y (NAND2X0_RVT)                    0.10       1.42 f
  U2542/Y (INVX0_RVT)                      0.07       1.49 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.61 f
  U2614/Y (OA221X1_RVT)                    0.17       1.78 f
  search_index[3] (out)                    0.23       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3570/Y (OA221X1_RVT)                    0.69       1.11 f
  U3575/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2690/Y (OR4X1_RVT)                      0.11       1.31 r
  U3984/Y (NAND2X0_RVT)                    0.10       1.42 f
  U2542/Y (INVX0_RVT)                      0.07       1.49 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.61 f
  U2614/Y (OA221X1_RVT)                    0.16       1.77 f
  search_index[3] (out)                    0.23       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2703/Y (OR2X1_RVT)                      0.09       1.33 f
  U2737/Y (INVX1_RVT)                      0.06       1.40 r
  U3989/Y (AND2X1_RVT)                     0.07       1.47 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.59 f
  U2614/Y (OA221X1_RVT)                    0.17       1.76 f
  search_index[3] (out)                    0.23       1.99 f
  data arrival time                                   1.99

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2703/Y (OR2X1_RVT)                      0.09       1.33 f
  U2737/Y (INVX1_RVT)                      0.06       1.40 r
  U3989/Y (AND2X1_RVT)                     0.07       1.47 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.59 f
  U2614/Y (OA221X1_RVT)                    0.17       1.76 f
  search_index[3] (out)                    0.23       1.99 f
  data arrival time                                   1.99

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2703/Y (OR2X1_RVT)                      0.09       1.33 f
  U2481/Y (OA221X1_RVT)                    0.08       1.41 f
  U2487/Y (OAI21X1_RVT)                    0.09       1.50 r
  U2480/Y (AO221X1_RVT)                    0.08       1.59 r
  U2496/Y (AO21X1_RVT)                     0.06       1.65 r
  U2498/Y (AND3X1_RVT)                     0.11       1.76 r
  search_index[1] (out)                    0.23       1.98 r
  data arrival time                                   1.98

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2703/Y (OR2X1_RVT)                      0.09       1.33 f
  U2737/Y (INVX1_RVT)                      0.06       1.40 r
  U3989/Y (AND2X1_RVT)                     0.07       1.47 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.59 f
  U2614/Y (OA221X1_RVT)                    0.16       1.75 f
  search_index[3] (out)                    0.23       1.98 f
  data arrival time                                   1.98

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2703/Y (OR2X1_RVT)                      0.09       1.33 f
  U2737/Y (INVX1_RVT)                      0.06       1.40 r
  U3989/Y (AND2X1_RVT)                     0.07       1.47 r
  U3990/Y (NAND4X0_RVT)                    0.12       1.59 f
  U2614/Y (OA221X1_RVT)                    0.16       1.75 f
  search_index[3] (out)                    0.23       1.98 f
  data arrival time                                   1.98

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3570/Y (OA221X1_RVT)                    0.69       1.11 f
  U3575/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2690/Y (OR4X1_RVT)                      0.11       1.31 r
  U3576/Y (OA221X1_RVT)                    0.08       1.39 r
  U3613/Y (AO221X1_RVT)                    0.08       1.47 r
  U3650/Y (AO21X1_RVT)                     0.07       1.55 r
  U2491/Y (AO21X1_RVT)                     0.06       1.61 r
  U2495/Y (AO22X1_RVT)                     0.12       1.73 r
  search_index[0] (out)                    0.23       1.96 r
  data arrival time                                   1.96

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3497/Y (OA221X1_RVT)                    0.69       1.11 f
  U3502/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2751/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2738/Y (INVX1_RVT)                      0.06       1.37 r
  U3984/Y (NAND2X0_RVT)                    0.09       1.46 f
  U2726/Y (OR2X1_RVT)                      0.09       1.55 f
  U2496/Y (AO21X1_RVT)                     0.07       1.61 f
  U2498/Y (AND3X1_RVT)                     0.11       1.72 f
  search_index[1] (out)                    0.23       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3497/Y (OA221X1_RVT)                    0.69       1.11 f
  U3502/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2751/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2738/Y (INVX1_RVT)                      0.06       1.37 r
  U3984/Y (NAND2X0_RVT)                    0.09       1.46 f
  U2479/Y (AO221X1_RVT)                    0.11       1.57 f
  U2502/Y (OA221X1_RVT)                    0.12       1.69 f
  search_index[2] (out)                    0.23       1.92 f
  data arrival time                                   1.92

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3570/Y (OA221X1_RVT)                    0.69       1.11 f
  U3575/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2690/Y (OR4X1_RVT)                      0.11       1.31 r
  U3687/Y (NAND4X0_RVT)                    0.09       1.40 f
  U2747/Y (NOR4X1_RVT)                     0.09       1.50 r
  U2491/Y (AO21X1_RVT)                     0.07       1.57 r
  U2495/Y (AO22X1_RVT)                     0.12       1.69 r
  search_index[0] (out)                    0.23       1.92 r
  data arrival time                                   1.92

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3570/Y (OA221X1_RVT)                    0.69       1.11 f
  U3575/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2690/Y (OR4X1_RVT)                      0.11       1.31 r
  U3984/Y (NAND2X0_RVT)                    0.10       1.42 f
  U2726/Y (OR2X1_RVT)                      0.09       1.50 f
  U2496/Y (AO21X1_RVT)                     0.07       1.57 f
  U2498/Y (AND3X1_RVT)                     0.11       1.68 f
  search_index[1] (out)                    0.23       1.91 f
  data arrival time                                   1.91

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3935/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3936/Y (OA221X1_RVT)                    0.08       0.80 r
  U3941/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2743/Y (NOR4X1_RVT)                     0.10       0.98 r
  U2731/Y (INVX1_RVT)                      0.06       1.05 f
  U2702/Y (AND2X1_RVT)                     0.09       1.13 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.20 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.27 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.34 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.43 f
  U2480/Y (AO221X1_RVT)                    0.08       1.51 f
  U2496/Y (AO21X1_RVT)                     0.06       1.56 f
  U2498/Y (AND3X1_RVT)                     0.11       1.68 f
  search_index[1] (out)                    0.23       1.90 f
  data arrival time                                   1.90

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3753/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3754/Y (OA221X1_RVT)                    0.08       0.80 r
  U3759/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2746/Y (NOR4X1_RVT)                     0.10       0.98 r
  U2728/Y (INVX1_RVT)                      0.08       1.06 f
  U3986/Y (NAND2X0_RVT)                    0.06       1.12 r
  U3987/Y (NAND3X0_RVT)                    0.07       1.19 f
  U3988/Y (NAND3X0_RVT)                    0.06       1.25 r
  U2486/Y (NAND4X0_RVT)                    0.07       1.32 f
  U2487/Y (OAI21X1_RVT)                    0.09       1.42 r
  U2480/Y (AO221X1_RVT)                    0.08       1.50 r
  U2496/Y (AO21X1_RVT)                     0.06       1.56 r
  U2498/Y (AND3X1_RVT)                     0.11       1.67 r
  search_index[1] (out)                    0.23       1.89 r
  data arrival time                                   1.89

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3423/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3424/Y (OA221X1_RVT)                    0.08       0.80 r
  U3429/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2754/Y (NOR4X1_RVT)                     0.10       0.98 r
  U2710/Y (INVX1_RVT)                      0.08       1.06 f
  U3466/Y (OA221X1_RVT)                    0.09       1.15 f
  U3503/Y (AO221X1_RVT)                    0.09       1.24 f
  U3576/Y (OA221X1_RVT)                    0.09       1.33 f
  U3613/Y (AO221X1_RVT)                    0.08       1.41 f
  U3650/Y (AO21X1_RVT)                     0.07       1.48 f
  U2491/Y (AO21X1_RVT)                     0.06       1.54 f
  U2495/Y (AO22X1_RVT)                     0.11       1.65 f
  search_index[0] (out)                    0.23       1.88 f
  data arrival time                                   1.88

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3570/Y (OA221X1_RVT)                    0.69       1.11 f
  U3575/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2690/Y (OR4X1_RVT)                      0.11       1.31 r
  U3984/Y (NAND2X0_RVT)                    0.10       1.42 f
  U2479/Y (AO221X1_RVT)                    0.11       1.53 f
  U2502/Y (OA221X1_RVT)                    0.12       1.65 f
  search_index[2] (out)                    0.23       1.87 f
  data arrival time                                   1.87

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3423/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3424/Y (OA221X1_RVT)                    0.08       0.80 r
  U3429/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2754/Y (NOR4X1_RVT)                     0.10       0.98 r
  U2710/Y (INVX1_RVT)                      0.08       1.06 f
  U3466/Y (OA221X1_RVT)                    0.09       1.15 f
  U3503/Y (AO221X1_RVT)                    0.09       1.24 f
  U3576/Y (OA221X1_RVT)                    0.09       1.33 f
  U3613/Y (AO221X1_RVT)                    0.08       1.41 f
  U3650/Y (AO21X1_RVT)                     0.07       1.48 f
  U2491/Y (AO21X1_RVT)                     0.06       1.53 f
  U2495/Y (AO22X1_RVT)                     0.11       1.65 f
  search_index[0] (out)                    0.23       1.87 f
  data arrival time                                   1.87

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3607/Y (OA221X1_RVT)                    0.69       1.11 f
  U3612/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2749/Y (NOR4X1_RVT)                     0.10       1.30 f
  U2736/Y (INVX1_RVT)                      0.06       1.37 r
  U3985/Y (AND2X1_RVT)                     0.07       1.44 r
  U3989/Y (AND2X1_RVT)                     0.07       1.51 r
  U2502/Y (OA221X1_RVT)                    0.13       1.64 r
  search_index[2] (out)                    0.23       1.86 r
  data arrival time                                   1.86

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3351/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3352/Y (OA221X1_RVT)                    0.08       0.80 r
  U3357/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2756/Y (NOR4X1_RVT)                     0.11       0.99 r
  U2689/Y (NOR2X0_RVT)                     0.11       1.10 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.16 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.23 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.30 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.39 f
  U2480/Y (AO221X1_RVT)                    0.08       1.47 f
  U2496/Y (AO21X1_RVT)                     0.06       1.52 f
  U2498/Y (AND3X1_RVT)                     0.11       1.63 f
  search_index[1] (out)                    0.23       1.86 f
  data arrival time                                   1.86

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3459/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3460/Y (OA221X1_RVT)                    0.08       0.80 r
  U3465/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2753/Y (NOR4X1_RVT)                     0.11       0.99 r
  U2689/Y (NOR2X0_RVT)                     0.11       1.09 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.16 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.23 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.30 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.38 f
  U2480/Y (AO221X1_RVT)                    0.08       1.46 f
  U2496/Y (AO21X1_RVT)                     0.06       1.52 f
  U2498/Y (AND3X1_RVT)                     0.11       1.63 f
  search_index[1] (out)                    0.23       1.86 f
  data arrival time                                   1.86

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3717/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3718/Y (OA221X1_RVT)                    0.08       0.80 r
  U3723/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2666/Y (OR4X1_RVT)                      0.13       1.01 f
  U3986/Y (NAND2X0_RVT)                    0.08       1.08 r
  U3987/Y (NAND3X0_RVT)                    0.07       1.15 f
  U3988/Y (NAND3X0_RVT)                    0.06       1.21 r
  U2486/Y (NAND4X0_RVT)                    0.07       1.29 f
  U2487/Y (OAI21X1_RVT)                    0.09       1.38 r
  U2480/Y (AO221X1_RVT)                    0.08       1.46 r
  U2496/Y (AO21X1_RVT)                     0.06       1.52 r
  U2498/Y (AND3X1_RVT)                     0.11       1.63 r
  search_index[1] (out)                    0.23       1.86 r
  data arrival time                                   1.86

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3680/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3681/Y (OA221X1_RVT)                    0.08       0.80 r
  U3686/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2709/Y (OR4X1_RVT)                      0.11       0.99 f
  U2702/Y (AND2X1_RVT)                     0.09       1.08 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.15 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.22 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.28 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.37 f
  U2480/Y (AO221X1_RVT)                    0.08       1.45 f
  U2496/Y (AO21X1_RVT)                     0.06       1.51 f
  U2498/Y (AND3X1_RVT)                     0.11       1.62 f
  search_index[1] (out)                    0.23       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3607/Y (OA221X1_RVT)                    0.69       1.11 f
  U3612/Y (NAND4X0_RVT)                    0.09       1.20 r
  U2749/Y (NOR4X1_RVT)                     0.10       1.30 f
  U3613/Y (AO221X1_RVT)                    0.07       1.38 f
  U3650/Y (AO21X1_RVT)                     0.07       1.45 f
  U2491/Y (AO21X1_RVT)                     0.06       1.50 f
  U2495/Y (AO22X1_RVT)                     0.11       1.62 f
  search_index[0] (out)                    0.23       1.84 f
  data arrival time                                   1.84

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3459/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3460/Y (OA221X1_RVT)                    0.08       0.80 r
  U3465/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2753/Y (NOR4X1_RVT)                     0.11       0.99 r
  U2543/Y (INVX0_RVT)                      0.06       1.04 f
  U3466/Y (OA221X1_RVT)                    0.07       1.11 f
  U3503/Y (AO221X1_RVT)                    0.09       1.20 f
  U3576/Y (OA221X1_RVT)                    0.09       1.29 f
  U3613/Y (AO221X1_RVT)                    0.08       1.37 f
  U3650/Y (AO21X1_RVT)                     0.07       1.44 f
  U2491/Y (AO21X1_RVT)                     0.06       1.50 f
  U2495/Y (AO22X1_RVT)                     0.11       1.61 f
  search_index[0] (out)                    0.23       1.84 f
  data arrival time                                   1.84

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2727/Y (NOR4X1_RVT)                     0.12       1.36 r
  U2807/Y (AND2X1_RVT)                     0.07       1.43 r
  U2496/Y (AO21X1_RVT)                     0.07       1.50 r
  U2498/Y (AND3X1_RVT)                     0.11       1.61 r
  search_index[1] (out)                    0.23       1.84 r
  data arrival time                                   1.84

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3459/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3460/Y (OA221X1_RVT)                    0.08       0.80 r
  U3465/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2753/Y (NOR4X1_RVT)                     0.11       0.99 r
  U2543/Y (INVX0_RVT)                      0.06       1.04 f
  U3466/Y (OA221X1_RVT)                    0.07       1.11 f
  U3503/Y (AO221X1_RVT)                    0.09       1.20 f
  U3576/Y (OA221X1_RVT)                    0.09       1.29 f
  U3613/Y (AO221X1_RVT)                    0.08       1.37 f
  U3650/Y (AO21X1_RVT)                     0.07       1.44 f
  U2491/Y (AO21X1_RVT)                     0.06       1.50 f
  U2495/Y (AO22X1_RVT)                     0.11       1.61 f
  search_index[0] (out)                    0.23       1.84 f
  data arrival time                                   1.84

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3935/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3936/Y (OA221X1_RVT)                    0.08       0.80 r
  U3941/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2743/Y (NOR4X1_RVT)                     0.10       0.98 r
  U2731/Y (INVX1_RVT)                      0.06       1.05 f
  U2702/Y (AND2X1_RVT)                     0.09       1.13 f
  U3981/Y (NAND4X0_RVT)                    0.08       1.21 r
  U3982/Y (NAND3X0_RVT)                    0.06       1.28 f
  U3983/Y (AND4X1_RVT)                     0.09       1.36 f
  U2726/Y (OR2X1_RVT)                      0.07       1.43 f
  U2496/Y (AO21X1_RVT)                     0.07       1.50 f
  U2498/Y (AND3X1_RVT)                     0.11       1.61 f
  search_index[1] (out)                    0.23       1.84 f
  data arrival time                                   1.84

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3617/Y (OA221X1_RVT)                    0.62       1.04 f
  U3622/Y (NAND4X0_RVT)                    0.09       1.13 r
  U2748/Y (NOR4X1_RVT)                     0.12       1.25 f
  U2703/Y (OR2X1_RVT)                      0.09       1.33 f
  U2737/Y (INVX1_RVT)                      0.06       1.40 r
  U3989/Y (AND2X1_RVT)                     0.07       1.47 r
  U2502/Y (OA221X1_RVT)                    0.13       1.60 r
  search_index[2] (out)                    0.23       1.82 r
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3351/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3352/Y (OA221X1_RVT)                    0.08       0.80 r
  U3357/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2756/Y (NOR4X1_RVT)                     0.11       0.99 r
  U3466/Y (OA221X1_RVT)                    0.09       1.08 r
  U3503/Y (AO221X1_RVT)                    0.09       1.17 r
  U3576/Y (OA221X1_RVT)                    0.09       1.26 r
  U3613/Y (AO221X1_RVT)                    0.08       1.34 r
  U3650/Y (AO21X1_RVT)                     0.07       1.41 r
  U2491/Y (AO21X1_RVT)                     0.06       1.47 r
  U2495/Y (AO22X1_RVT)                     0.12       1.59 r
  search_index[0] (out)                    0.23       1.82 r
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3351/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3352/Y (OA221X1_RVT)                    0.08       0.80 r
  U3357/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2756/Y (NOR4X1_RVT)                     0.11       0.99 r
  U3466/Y (OA221X1_RVT)                    0.09       1.08 r
  U3503/Y (AO221X1_RVT)                    0.09       1.17 r
  U3576/Y (OA221X1_RVT)                    0.09       1.26 r
  U3613/Y (AO221X1_RVT)                    0.08       1.34 r
  U3650/Y (AO21X1_RVT)                     0.07       1.41 r
  U2491/Y (AO21X1_RVT)                     0.06       1.47 r
  U2495/Y (AO22X1_RVT)                     0.12       1.59 r
  search_index[0] (out)                    0.23       1.82 r
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3351/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3352/Y (OA221X1_RVT)                    0.08       0.80 r
  U3357/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2756/Y (NOR4X1_RVT)                     0.11       0.99 r
  U3466/Y (OA221X1_RVT)                    0.09       1.08 r
  U3503/Y (AO221X1_RVT)                    0.09       1.17 r
  U3576/Y (OA221X1_RVT)                    0.09       1.26 r
  U3613/Y (AO221X1_RVT)                    0.08       1.34 r
  U3650/Y (AO21X1_RVT)                     0.07       1.41 r
  U2491/Y (AO21X1_RVT)                     0.06       1.47 r
  U2495/Y (AO22X1_RVT)                     0.12       1.59 r
  search_index[0] (out)                    0.23       1.82 r
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3351/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3352/Y (OA221X1_RVT)                    0.08       0.80 r
  U3357/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2756/Y (NOR4X1_RVT)                     0.11       0.99 r
  U3466/Y (OA221X1_RVT)                    0.09       1.08 r
  U3503/Y (AO221X1_RVT)                    0.09       1.17 r
  U3576/Y (OA221X1_RVT)                    0.09       1.26 r
  U3613/Y (AO221X1_RVT)                    0.08       1.34 r
  U3650/Y (AO21X1_RVT)                     0.07       1.41 r
  U2491/Y (AO21X1_RVT)                     0.06       1.47 r
  U2495/Y (AO22X1_RVT)                     0.12       1.59 r
  search_index[0] (out)                    0.23       1.82 r
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3825/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3826/Y (OA221X1_RVT)                    0.08       0.80 r
  U3831/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2744/Y (NOR4X1_RVT)                     0.10       0.98 r
  U2729/Y (INVX1_RVT)                      0.07       1.05 f
  U3980/Y (NAND2X0_RVT)                    0.06       1.11 r
  U3981/Y (NAND4X0_RVT)                    0.08       1.19 f
  U3982/Y (NAND3X0_RVT)                    0.06       1.25 r
  U3983/Y (AND4X1_RVT)                     0.08       1.33 r
  U2726/Y (OR2X1_RVT)                      0.07       1.40 r
  U2496/Y (AO21X1_RVT)                     0.07       1.48 r
  U2498/Y (AND3X1_RVT)                     0.11       1.59 r
  search_index[1] (out)                    0.23       1.81 r
  data arrival time                                   1.81

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3387/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3388/Y (OA221X1_RVT)                    0.08       0.80 r
  U3393/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2755/Y (NOR4X1_RVT)                     0.10       0.98 r
  U3466/Y (OA221X1_RVT)                    0.08       1.07 r
  U3503/Y (AO221X1_RVT)                    0.09       1.16 r
  U3576/Y (OA221X1_RVT)                    0.09       1.24 r
  U3613/Y (AO221X1_RVT)                    0.08       1.33 r
  U3650/Y (AO21X1_RVT)                     0.07       1.40 r
  U2491/Y (AO21X1_RVT)                     0.06       1.46 r
  U2495/Y (AO22X1_RVT)                     0.12       1.58 r
  search_index[0] (out)                    0.23       1.81 r
  data arrival time                                   1.81

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: search_data[5]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[5] (in)                      0.00       0.25 r
  U2670/Y (INVX1_RVT)                      0.08       0.33 f
  U2578/Y (NBUFFX8_RVT)                    0.09       0.42 f
  U3387/Y (AOI22X1_RVT)                    0.31       0.72 r
  U3388/Y (OA221X1_RVT)                    0.08       0.80 r
  U3393/Y (NAND4X0_RVT)                    0.08       0.88 f
  U2755/Y (NOR4X1_RVT)                     0.10       0.98 r
  U3466/Y (OA221X1_RVT)                    0.08       1.07 r
  U3503/Y (AO221X1_RVT)                    0.09       1.16 r
  U3576/Y (OA221X1_RVT)                    0.09       1.24 r
  U3613/Y (AO221X1_RVT)                    0.08       1.33 r
  U3650/Y (AO21X1_RVT)                     0.07       1.40 r
  U2491/Y (AO21X1_RVT)                     0.06       1.46 r
  U2495/Y (AO22X1_RVT)                     0.12       1.58 r
  search_index[0] (out)                    0.23       1.81 r
  data arrival time                                   1.81

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: search_data[2]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[2] (in)                      0.00       0.25 f
  U2668/Y (INVX1_RVT)                      0.07       0.32 r
  U2577/Y (NBUFFX8_RVT)                    0.12       0.44 r
  U3243/Y (AOI22X1_RVT)                    0.18       0.62 f
  U3244/Y (OA221X1_RVT)                    0.07       0.69 f
  U3247/Y (NAND4X0_RVT)                    0.06       0.75 r
  U2704/Y (OR4X1_RVT)                      0.11       0.87 r
  U3285/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2758/Y (INVX1_RVT)                      0.09       1.05 r
  U3503/Y (AO221X1_RVT)                    0.10       1.15 r
  U3576/Y (OA221X1_RVT)                    0.09       1.24 r
  U3613/Y (AO221X1_RVT)                    0.08       1.32 r
  U3650/Y (AO21X1_RVT)                     0.07       1.39 r
  U2491/Y (AO21X1_RVT)                     0.06       1.45 r
  U2495/Y (AO22X1_RVT)                     0.12       1.58 r
  search_index[0] (out)                    0.23       1.80 r
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[2]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[2] (in)                      0.00       0.25 f
  U2668/Y (INVX1_RVT)                      0.07       0.32 r
  U2577/Y (NBUFFX8_RVT)                    0.12       0.44 r
  U3243/Y (AOI22X1_RVT)                    0.18       0.62 f
  U3244/Y (OA221X1_RVT)                    0.07       0.69 f
  U3247/Y (NAND4X0_RVT)                    0.06       0.75 r
  U2704/Y (OR4X1_RVT)                      0.11       0.87 r
  U3285/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2758/Y (INVX1_RVT)                      0.09       1.05 r
  U3503/Y (AO221X1_RVT)                    0.10       1.15 r
  U3576/Y (OA221X1_RVT)                    0.09       1.24 r
  U3613/Y (AO221X1_RVT)                    0.08       1.32 r
  U3650/Y (AO21X1_RVT)                     0.07       1.39 r
  U2491/Y (AO21X1_RVT)                     0.06       1.45 r
  U2495/Y (AO22X1_RVT)                     0.12       1.58 r
  search_index[0] (out)                    0.23       1.80 r
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.01       0.26 r
  U2694/Y (INVX1_RVT)                      0.23       0.49 f
  U3245/Y (OA221X1_RVT)                    0.13       0.62 f
  U3246/Y (OA221X1_RVT)                    0.07       0.69 f
  U3247/Y (NAND4X0_RVT)                    0.06       0.75 r
  U2704/Y (OR4X1_RVT)                      0.11       0.86 r
  U3285/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2758/Y (INVX1_RVT)                      0.09       1.04 r
  U3503/Y (AO221X1_RVT)                    0.10       1.15 r
  U3576/Y (OA221X1_RVT)                    0.09       1.24 r
  U3613/Y (AO221X1_RVT)                    0.08       1.32 r
  U3650/Y (AO21X1_RVT)                     0.07       1.39 r
  U2491/Y (AO21X1_RVT)                     0.06       1.45 r
  U2495/Y (AO22X1_RVT)                     0.12       1.57 r
  search_index[0] (out)                    0.23       1.80 r
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.01       0.26 r
  U2694/Y (INVX1_RVT)                      0.23       0.49 f
  U3245/Y (OA221X1_RVT)                    0.13       0.62 f
  U3246/Y (OA221X1_RVT)                    0.07       0.69 f
  U3247/Y (NAND4X0_RVT)                    0.06       0.75 r
  U2704/Y (OR4X1_RVT)                      0.11       0.86 r
  U3285/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2758/Y (INVX1_RVT)                      0.09       1.04 r
  U3503/Y (AO221X1_RVT)                    0.10       1.15 r
  U3576/Y (OA221X1_RVT)                    0.09       1.24 r
  U3613/Y (AO221X1_RVT)                    0.08       1.32 r
  U3650/Y (AO21X1_RVT)                     0.07       1.39 r
  U2491/Y (AO21X1_RVT)                     0.06       1.45 r
  U2495/Y (AO22X1_RVT)                     0.12       1.57 r
  search_index[0] (out)                    0.23       1.80 r
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[17]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[17] (in)                     0.00       0.25 r
  U2482/Y (INVX1_RVT)                      0.08       0.33 f
  U2783/Y (NBUFFX2_RVT)                    0.15       0.48 f
  U3921/Y (AOI22X1_RVT)                    0.14       0.62 r
  U3922/Y (OA221X1_RVT)                    0.07       0.69 r
  U3923/Y (NAND4X0_RVT)                    0.08       0.77 f
  U2743/Y (NOR4X1_RVT)                     0.11       0.88 r
  U2731/Y (INVX1_RVT)                      0.06       0.94 f
  U2702/Y (AND2X1_RVT)                     0.09       1.03 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.10 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.17 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.24 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.33 f
  U2480/Y (AO221X1_RVT)                    0.08       1.41 f
  U2496/Y (AO21X1_RVT)                     0.06       1.46 f
  U2498/Y (AND3X1_RVT)                     0.11       1.57 f
  search_index[1] (out)                    0.23       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[9]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[9] (in)                      0.00       0.25 r
  U2483/Y (INVX1_RVT)                      0.08       0.33 f
  U2780/Y (NBUFFX2_RVT)                    0.15       0.48 f
  U3930/Y (AOI22X1_RVT)                    0.14       0.62 r
  U3931/Y (OA221X1_RVT)                    0.07       0.69 r
  U3932/Y (NAND4X0_RVT)                    0.08       0.77 f
  U2743/Y (NOR4X1_RVT)                     0.11       0.88 r
  U2731/Y (INVX1_RVT)                      0.06       0.94 f
  U2702/Y (AND2X1_RVT)                     0.09       1.03 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.10 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.17 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.24 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.32 f
  U2480/Y (AO221X1_RVT)                    0.08       1.40 f
  U2496/Y (AO21X1_RVT)                     0.06       1.46 f
  U2498/Y (AND3X1_RVT)                     0.11       1.57 f
  search_index[1] (out)                    0.23       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[17]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[17] (in)                     0.00       0.25 r
  U2482/Y (INVX1_RVT)                      0.08       0.33 f
  U2798/Y (NBUFFX2_RVT)                    0.14       0.47 f
  U3227/Y (AOI22X1_RVT)                    0.13       0.60 r
  U3228/Y (OA221X1_RVT)                    0.07       0.67 r
  U3229/Y (NAND4X0_RVT)                    0.08       0.75 f
  U2704/Y (OR4X1_RVT)                      0.13       0.88 f
  U3285/Y (NAND2X0_RVT)                    0.10       0.97 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.16 f
  U3576/Y (OA221X1_RVT)                    0.09       1.25 f
  U3613/Y (AO221X1_RVT)                    0.08       1.33 f
  U3650/Y (AO21X1_RVT)                     0.07       1.40 f
  U2491/Y (AO21X1_RVT)                     0.06       1.46 f
  U2495/Y (AO22X1_RVT)                     0.11       1.57 f
  search_index[0] (out)                    0.23       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[22]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[22] (in)                     0.00       0.25 r
  U2682/Y (INVX1_RVT)                      0.06       0.31 f
  U2802/Y (NBUFFX2_RVT)                    0.15       0.46 f
  U3915/Y (AOI22X1_RVT)                    0.15       0.61 r
  U3916/Y (OA221X1_RVT)                    0.07       0.69 r
  U3923/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2743/Y (NOR4X1_RVT)                     0.11       0.87 r
  U2731/Y (INVX1_RVT)                      0.06       0.94 f
  U2702/Y (AND2X1_RVT)                     0.09       1.02 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.10 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.17 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.23 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.32 f
  U2480/Y (AO221X1_RVT)                    0.08       1.40 f
  U2496/Y (AO21X1_RVT)                     0.06       1.46 f
  U2498/Y (AND3X1_RVT)                     0.11       1.57 f
  search_index[1] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[26]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[26] (in)                     0.00       0.25 r
  U2684/Y (INVX1_RVT)                      0.06       0.31 f
  U2804/Y (NBUFFX2_RVT)                    0.14       0.46 f
  U3910/Y (AOI22X1_RVT)                    0.15       0.61 r
  U3911/Y (OA221X1_RVT)                    0.07       0.68 r
  U3914/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2743/Y (NOR4X1_RVT)                     0.12       0.87 r
  U2731/Y (INVX1_RVT)                      0.06       0.94 f
  U2702/Y (AND2X1_RVT)                     0.09       1.02 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.10 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.17 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.23 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.32 f
  U2480/Y (AO221X1_RVT)                    0.08       1.40 f
  U2496/Y (AO21X1_RVT)                     0.06       1.46 f
  U2498/Y (AND3X1_RVT)                     0.11       1.57 f
  search_index[1] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[17]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[17] (in)                     0.00       0.25 r
  U2482/Y (INVX1_RVT)                      0.08       0.33 f
  U2783/Y (NBUFFX2_RVT)                    0.15       0.48 f
  U3263/Y (AOI22X1_RVT)                    0.14       0.62 r
  U3264/Y (OA221X1_RVT)                    0.07       0.69 r
  U3265/Y (NAND4X0_RVT)                    0.08       0.77 f
  U3284/Y (OR4X1_RVT)                      0.12       0.89 f
  U3285/Y (NAND2X0_RVT)                    0.08       0.97 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.15 f
  U3576/Y (OA221X1_RVT)                    0.09       1.25 f
  U3613/Y (AO221X1_RVT)                    0.08       1.33 f
  U3650/Y (AO21X1_RVT)                     0.07       1.39 f
  U2491/Y (AO21X1_RVT)                     0.06       1.45 f
  U2495/Y (AO22X1_RVT)                     0.11       1.57 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[17]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[17] (in)                     0.00       0.25 r
  U2482/Y (INVX1_RVT)                      0.08       0.33 f
  U2783/Y (NBUFFX2_RVT)                    0.15       0.48 f
  U3739/Y (AOI22X1_RVT)                    0.14       0.62 r
  U3740/Y (OA221X1_RVT)                    0.07       0.69 r
  U3741/Y (NAND4X0_RVT)                    0.08       0.77 f
  U2746/Y (NOR4X1_RVT)                     0.11       0.88 r
  U2728/Y (INVX1_RVT)                      0.08       0.96 f
  U3986/Y (NAND2X0_RVT)                    0.06       1.02 r
  U3987/Y (NAND3X0_RVT)                    0.07       1.09 f
  U3988/Y (NAND3X0_RVT)                    0.06       1.15 r
  U2486/Y (NAND4X0_RVT)                    0.07       1.22 f
  U2487/Y (OAI21X1_RVT)                    0.09       1.31 r
  U2480/Y (AO221X1_RVT)                    0.08       1.40 r
  U2496/Y (AO21X1_RVT)                     0.06       1.46 r
  U2498/Y (AND3X1_RVT)                     0.11       1.57 r
  search_index[1] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[19]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[19] (in)                     0.00       0.25 r
  U2679/Y (INVX1_RVT)                      0.06       0.31 f
  U2587/Y (NBUFFX4_RVT)                    0.12       0.43 f
  U3225/Y (AOI22X1_RVT)                    0.16       0.59 r
  U3226/Y (OA221X1_RVT)                    0.07       0.66 r
  U3229/Y (NAND4X0_RVT)                    0.08       0.74 f
  U2704/Y (OR4X1_RVT)                      0.13       0.87 f
  U3285/Y (NAND2X0_RVT)                    0.10       0.97 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.15 f
  U3576/Y (OA221X1_RVT)                    0.09       1.25 f
  U3613/Y (AO221X1_RVT)                    0.08       1.33 f
  U3650/Y (AO21X1_RVT)                     0.07       1.39 f
  U2491/Y (AO21X1_RVT)                     0.06       1.45 f
  U2495/Y (AO22X1_RVT)                     0.11       1.57 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[2]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[2] (in)                      0.00       0.25 f
  U2668/Y (INVX1_RVT)                      0.07       0.32 r
  U2577/Y (NBUFFX8_RVT)                    0.12       0.44 r
  U3243/Y (AOI22X1_RVT)                    0.18       0.62 f
  U3244/Y (OA221X1_RVT)                    0.07       0.69 f
  U3247/Y (NAND4X0_RVT)                    0.06       0.75 r
  U2704/Y (OR4X1_RVT)                      0.11       0.87 r
  U3285/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2758/Y (INVX1_RVT)                      0.09       1.05 r
  U3503/Y (AO221X1_RVT)                    0.09       1.14 r
  U3576/Y (OA221X1_RVT)                    0.09       1.23 r
  U3613/Y (AO221X1_RVT)                    0.08       1.31 r
  U3650/Y (AO21X1_RVT)                     0.07       1.38 r
  U2491/Y (AO21X1_RVT)                     0.06       1.44 r
  U2495/Y (AO22X1_RVT)                     0.12       1.57 r
  search_index[0] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[4]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[4] (in)                      0.00       0.25 r
  U2669/Y (INVX1_RVT)                      0.06       0.31 f
  U2789/Y (NBUFFX2_RVT)                    0.15       0.46 f
  U3935/Y (AOI22X1_RVT)                    0.15       0.61 r
  U3936/Y (OA221X1_RVT)                    0.08       0.69 r
  U3941/Y (NAND4X0_RVT)                    0.08       0.77 f
  U2743/Y (NOR4X1_RVT)                     0.10       0.87 r
  U2731/Y (INVX1_RVT)                      0.06       0.94 f
  U2702/Y (AND2X1_RVT)                     0.09       1.02 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.10 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.16 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.23 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.32 f
  U2480/Y (AO221X1_RVT)                    0.08       1.40 f
  U2496/Y (AO21X1_RVT)                     0.06       1.46 f
  U2498/Y (AND3X1_RVT)                     0.11       1.57 f
  search_index[1] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[9]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[9] (in)                      0.00       0.25 r
  U2483/Y (INVX1_RVT)                      0.08       0.33 f
  U2791/Y (NBUFFX2_RVT)                    0.14       0.47 f
  U3236/Y (AOI22X1_RVT)                    0.13       0.60 r
  U3237/Y (OA221X1_RVT)                    0.07       0.67 r
  U3238/Y (NAND4X0_RVT)                    0.08       0.75 f
  U2704/Y (OR4X1_RVT)                      0.13       0.87 f
  U3285/Y (NAND2X0_RVT)                    0.10       0.97 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.15 f
  U3576/Y (OA221X1_RVT)                    0.09       1.25 f
  U3613/Y (AO221X1_RVT)                    0.08       1.33 f
  U3650/Y (AO21X1_RVT)                     0.07       1.39 f
  U2491/Y (AO21X1_RVT)                     0.06       1.45 f
  U2495/Y (AO22X1_RVT)                     0.11       1.57 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[17]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[17] (in)                     0.00       0.25 r
  U2482/Y (INVX1_RVT)                      0.08       0.33 f
  U2798/Y (NBUFFX2_RVT)                    0.14       0.47 f
  U3227/Y (AOI22X1_RVT)                    0.13       0.60 r
  U3228/Y (OA221X1_RVT)                    0.07       0.67 r
  U3229/Y (NAND4X0_RVT)                    0.08       0.75 f
  U2704/Y (OR4X1_RVT)                      0.13       0.88 f
  U3285/Y (NAND2X0_RVT)                    0.10       0.97 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.16 f
  U3576/Y (OA221X1_RVT)                    0.09       1.24 f
  U3613/Y (AO221X1_RVT)                    0.08       1.33 f
  U3650/Y (AO21X1_RVT)                     0.07       1.39 f
  U2491/Y (AO21X1_RVT)                     0.06       1.45 f
  U2495/Y (AO22X1_RVT)                     0.11       1.57 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[24]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[24] (in)                     0.00       0.25 r
  U2683/Y (INVX1_RVT)                      0.06       0.31 f
  U2803/Y (NBUFFX2_RVT)                    0.14       0.46 f
  U3912/Y (AOI22X1_RVT)                    0.15       0.61 r
  U3913/Y (OA221X1_RVT)                    0.07       0.68 r
  U3914/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2743/Y (NOR4X1_RVT)                     0.12       0.87 r
  U2731/Y (INVX1_RVT)                      0.06       0.94 f
  U2702/Y (AND2X1_RVT)                     0.09       1.02 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.09 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.16 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.23 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.32 f
  U2480/Y (AO221X1_RVT)                    0.08       1.40 f
  U2496/Y (AO21X1_RVT)                     0.06       1.45 f
  U2498/Y (AND3X1_RVT)                     0.11       1.57 f
  search_index[1] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[2]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[2] (in)                      0.00       0.25 f
  U2668/Y (INVX1_RVT)                      0.07       0.32 r
  U2577/Y (NBUFFX8_RVT)                    0.12       0.44 r
  U3243/Y (AOI22X1_RVT)                    0.18       0.62 f
  U3244/Y (OA221X1_RVT)                    0.07       0.69 f
  U3247/Y (NAND4X0_RVT)                    0.06       0.75 r
  U2704/Y (OR4X1_RVT)                      0.11       0.87 r
  U3285/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2758/Y (INVX1_RVT)                      0.09       1.05 r
  U3503/Y (AO221X1_RVT)                    0.09       1.14 r
  U3576/Y (OA221X1_RVT)                    0.09       1.23 r
  U3613/Y (AO221X1_RVT)                    0.08       1.31 r
  U3650/Y (AO21X1_RVT)                     0.07       1.38 r
  U2491/Y (AO21X1_RVT)                     0.06       1.44 r
  U2495/Y (AO22X1_RVT)                     0.12       1.57 r
  search_index[0] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[14]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[14] (in)                     0.00       0.25 r
  U2675/Y (INVX1_RVT)                      0.06       0.31 f
  U2796/Y (NBUFFX2_RVT)                    0.15       0.46 f
  U3924/Y (AOI22X1_RVT)                    0.15       0.61 r
  U3925/Y (OA221X1_RVT)                    0.07       0.69 r
  U3932/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2743/Y (NOR4X1_RVT)                     0.11       0.87 r
  U2731/Y (INVX1_RVT)                      0.06       0.94 f
  U2702/Y (AND2X1_RVT)                     0.09       1.02 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.09 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.16 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.23 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.32 f
  U2480/Y (AO221X1_RVT)                    0.08       1.40 f
  U2496/Y (AO21X1_RVT)                     0.06       1.45 f
  U2498/Y (AND3X1_RVT)                     0.11       1.56 f
  search_index[1] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[28] (in)                     0.01       0.26 f
  U2661/Y (INVX1_RVT)                      0.22       0.49 r
  U3212/Y (AO22X1_RVT)                     0.10       0.59 r
  U3213/Y (OA221X1_RVT)                    0.07       0.66 r
  U3220/Y (NAND4X0_RVT)                    0.07       0.74 f
  U2704/Y (OR4X1_RVT)                      0.13       0.87 f
  U3285/Y (NAND2X0_RVT)                    0.10       0.97 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.15 f
  U3576/Y (OA221X1_RVT)                    0.09       1.24 f
  U3613/Y (AO221X1_RVT)                    0.08       1.32 f
  U3650/Y (AO21X1_RVT)                     0.07       1.39 f
  U2491/Y (AO21X1_RVT)                     0.06       1.45 f
  U2495/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[25]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[25] (in)                     0.00       0.25 r
  U2638/Y (INVX1_RVT)                      0.08       0.33 f
  U2593/Y (NBUFFX8_RVT)                    0.11       0.44 f
  U3912/Y (AOI22X1_RVT)                    0.16       0.61 r
  U3913/Y (OA221X1_RVT)                    0.07       0.68 r
  U3914/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2743/Y (NOR4X1_RVT)                     0.12       0.87 r
  U2731/Y (INVX1_RVT)                      0.06       0.94 f
  U2702/Y (AND2X1_RVT)                     0.09       1.02 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.09 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.16 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.23 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.32 f
  U2480/Y (AO221X1_RVT)                    0.08       1.40 f
  U2496/Y (AO21X1_RVT)                     0.06       1.45 f
  U2498/Y (AND3X1_RVT)                     0.11       1.56 f
  search_index[1] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.01       0.26 r
  U2694/Y (INVX1_RVT)                      0.23       0.49 f
  U3245/Y (OA221X1_RVT)                    0.13       0.62 f
  U3246/Y (OA221X1_RVT)                    0.07       0.69 f
  U3247/Y (NAND4X0_RVT)                    0.06       0.75 r
  U2704/Y (OR4X1_RVT)                      0.11       0.86 r
  U3285/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2758/Y (INVX1_RVT)                      0.09       1.04 r
  U3503/Y (AO221X1_RVT)                    0.09       1.14 r
  U3576/Y (OA221X1_RVT)                    0.09       1.23 r
  U3613/Y (AO221X1_RVT)                    0.08       1.31 r
  U3650/Y (AO21X1_RVT)                     0.07       1.38 r
  U2491/Y (AO21X1_RVT)                     0.06       1.44 r
  U2495/Y (AO22X1_RVT)                     0.12       1.56 r
  search_index[0] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.01       0.26 f
  U2660/Y (INVX1_RVT)                      0.22       0.49 r
  U3214/Y (AO22X1_RVT)                     0.10       0.59 r
  U3215/Y (OA221X1_RVT)                    0.07       0.66 r
  U3220/Y (NAND4X0_RVT)                    0.08       0.74 f
  U2704/Y (OR4X1_RVT)                      0.13       0.87 f
  U3285/Y (NAND2X0_RVT)                    0.10       0.97 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.15 f
  U3576/Y (OA221X1_RVT)                    0.09       1.24 f
  U3613/Y (AO221X1_RVT)                    0.08       1.32 f
  U3650/Y (AO21X1_RVT)                     0.07       1.39 f
  U2491/Y (AO21X1_RVT)                     0.06       1.45 f
  U2495/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[9]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[9] (in)                      0.00       0.25 r
  U2483/Y (INVX1_RVT)                      0.08       0.33 f
  U2780/Y (NBUFFX2_RVT)                    0.15       0.48 f
  U3748/Y (AOI22X1_RVT)                    0.14       0.62 r
  U3749/Y (OA221X1_RVT)                    0.07       0.69 r
  U3750/Y (NAND4X0_RVT)                    0.08       0.77 f
  U2746/Y (NOR4X1_RVT)                     0.11       0.88 r
  U2728/Y (INVX1_RVT)                      0.08       0.95 f
  U3986/Y (NAND2X0_RVT)                    0.06       1.02 r
  U3987/Y (NAND3X0_RVT)                    0.07       1.08 f
  U3988/Y (NAND3X0_RVT)                    0.06       1.15 r
  U2486/Y (NAND4X0_RVT)                    0.07       1.22 f
  U2487/Y (OAI21X1_RVT)                    0.09       1.31 r
  U2480/Y (AO221X1_RVT)                    0.08       1.39 r
  U2496/Y (AO21X1_RVT)                     0.06       1.45 r
  U2498/Y (AND3X1_RVT)                     0.11       1.56 r
  search_index[1] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.01       0.26 r
  U2694/Y (INVX1_RVT)                      0.23       0.49 f
  U3245/Y (OA221X1_RVT)                    0.13       0.62 f
  U3246/Y (OA221X1_RVT)                    0.07       0.69 f
  U3247/Y (NAND4X0_RVT)                    0.06       0.75 r
  U2704/Y (OR4X1_RVT)                      0.11       0.86 r
  U3285/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2758/Y (INVX1_RVT)                      0.09       1.04 r
  U3503/Y (AO221X1_RVT)                    0.09       1.14 r
  U3576/Y (OA221X1_RVT)                    0.09       1.23 r
  U3613/Y (AO221X1_RVT)                    0.08       1.31 r
  U3650/Y (AO21X1_RVT)                     0.07       1.38 r
  U2491/Y (AO21X1_RVT)                     0.06       1.44 r
  U2495/Y (AO22X1_RVT)                     0.12       1.56 r
  search_index[0] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[9]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[9] (in)                      0.00       0.25 r
  U2483/Y (INVX1_RVT)                      0.08       0.33 f
  U2780/Y (NBUFFX2_RVT)                    0.15       0.48 f
  U3272/Y (AOI22X1_RVT)                    0.14       0.62 r
  U3273/Y (OA221X1_RVT)                    0.07       0.69 r
  U3274/Y (NAND4X0_RVT)                    0.08       0.77 f
  U3284/Y (OR4X1_RVT)                      0.11       0.88 f
  U3285/Y (NAND2X0_RVT)                    0.08       0.97 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.15 f
  U3576/Y (OA221X1_RVT)                    0.09       1.24 f
  U3613/Y (AO221X1_RVT)                    0.08       1.32 f
  U3650/Y (AO21X1_RVT)                     0.07       1.39 f
  U2491/Y (AO21X1_RVT)                     0.06       1.45 f
  U2495/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[18]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[18] (in)                     0.00       0.25 r
  U2678/Y (INVX1_RVT)                      0.06       0.31 f
  U2800/Y (NBUFFX2_RVT)                    0.14       0.46 f
  U3919/Y (AOI22X1_RVT)                    0.15       0.61 r
  U3920/Y (OA221X1_RVT)                    0.07       0.68 r
  U3923/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2743/Y (NOR4X1_RVT)                     0.11       0.87 r
  U2731/Y (INVX1_RVT)                      0.06       0.93 f
  U2702/Y (AND2X1_RVT)                     0.09       1.02 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.09 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.16 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.23 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.31 f
  U2480/Y (AO221X1_RVT)                    0.08       1.40 f
  U2496/Y (AO21X1_RVT)                     0.06       1.45 f
  U2498/Y (AND3X1_RVT)                     0.11       1.56 f
  search_index[1] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[17]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[17] (in)                     0.00       0.25 r
  U2482/Y (INVX1_RVT)                      0.08       0.33 f
  U2783/Y (NBUFFX2_RVT)                    0.15       0.48 f
  U3263/Y (AOI22X1_RVT)                    0.14       0.62 r
  U3264/Y (OA221X1_RVT)                    0.07       0.69 r
  U3265/Y (NAND4X0_RVT)                    0.08       0.77 f
  U3284/Y (OR4X1_RVT)                      0.12       0.89 f
  U3285/Y (NAND2X0_RVT)                    0.08       0.97 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.15 f
  U3576/Y (OA221X1_RVT)                    0.09       1.24 f
  U3613/Y (AO221X1_RVT)                    0.08       1.32 f
  U3650/Y (AO21X1_RVT)                     0.07       1.39 f
  U2491/Y (AO21X1_RVT)                     0.06       1.45 f
  U2495/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[28] (in)                     0.01       0.26 r
  U2661/Y (INVX1_RVT)                      0.23       0.49 f
  U3212/Y (AO22X1_RVT)                     0.10       0.60 f
  U3213/Y (OA221X1_RVT)                    0.07       0.67 f
  U3220/Y (NAND4X0_RVT)                    0.06       0.73 r
  U2704/Y (OR4X1_RVT)                      0.13       0.85 r
  U3285/Y (NAND2X0_RVT)                    0.09       0.95 f
  U2758/Y (INVX1_RVT)                      0.09       1.03 r
  U3503/Y (AO221X1_RVT)                    0.10       1.14 r
  U3576/Y (OA221X1_RVT)                    0.09       1.22 r
  U3613/Y (AO221X1_RVT)                    0.08       1.31 r
  U3650/Y (AO21X1_RVT)                     0.07       1.38 r
  U2491/Y (AO21X1_RVT)                     0.06       1.44 r
  U2495/Y (AO22X1_RVT)                     0.12       1.56 r
  search_index[0] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[21]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[21] (in)                     0.00       0.25 r
  U2681/Y (INVX1_RVT)                      0.06       0.31 f
  U2589/Y (NBUFFX4_RVT)                    0.12       0.43 f
  U3223/Y (AOI22X1_RVT)                    0.16       0.59 r
  U3224/Y (OA221X1_RVT)                    0.07       0.66 r
  U3229/Y (NAND4X0_RVT)                    0.08       0.74 f
  U2704/Y (OR4X1_RVT)                      0.13       0.87 f
  U3285/Y (NAND2X0_RVT)                    0.10       0.97 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.15 f
  U3576/Y (OA221X1_RVT)                    0.09       1.24 f
  U3613/Y (AO221X1_RVT)                    0.08       1.32 f
  U3650/Y (AO21X1_RVT)                     0.07       1.39 f
  U2491/Y (AO21X1_RVT)                     0.06       1.45 f
  U2495/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[11]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[11] (in)                     0.00       0.25 r
  U2673/Y (INVX1_RVT)                      0.06       0.31 f
  U2581/Y (NBUFFX4_RVT)                    0.12       0.43 f
  U3234/Y (AOI22X1_RVT)                    0.16       0.59 r
  U3235/Y (OA221X1_RVT)                    0.07       0.66 r
  U3238/Y (NAND4X0_RVT)                    0.08       0.74 f
  U2704/Y (OR4X1_RVT)                      0.13       0.87 f
  U3285/Y (NAND2X0_RVT)                    0.10       0.97 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.15 f
  U3576/Y (OA221X1_RVT)                    0.09       1.24 f
  U3613/Y (AO221X1_RVT)                    0.08       1.32 f
  U3650/Y (AO21X1_RVT)                     0.07       1.39 f
  U2491/Y (AO21X1_RVT)                     0.06       1.45 f
  U2495/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[19]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[19] (in)                     0.00       0.25 r
  U2679/Y (INVX1_RVT)                      0.06       0.31 f
  U2587/Y (NBUFFX4_RVT)                    0.12       0.43 f
  U3225/Y (AOI22X1_RVT)                    0.16       0.59 r
  U3226/Y (OA221X1_RVT)                    0.07       0.66 r
  U3229/Y (NAND4X0_RVT)                    0.08       0.74 f
  U2704/Y (OR4X1_RVT)                      0.13       0.87 f
  U3285/Y (NAND2X0_RVT)                    0.10       0.97 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.15 f
  U3576/Y (OA221X1_RVT)                    0.09       1.24 f
  U3613/Y (AO221X1_RVT)                    0.08       1.32 f
  U3650/Y (AO21X1_RVT)                     0.07       1.39 f
  U2491/Y (AO21X1_RVT)                     0.06       1.45 f
  U2495/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[9]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[9] (in)                      0.00       0.25 r
  U2483/Y (INVX1_RVT)                      0.08       0.33 f
  U2791/Y (NBUFFX2_RVT)                    0.14       0.47 f
  U3236/Y (AOI22X1_RVT)                    0.13       0.60 r
  U3237/Y (OA221X1_RVT)                    0.07       0.67 r
  U3238/Y (NAND4X0_RVT)                    0.08       0.75 f
  U2704/Y (OR4X1_RVT)                      0.13       0.87 f
  U3285/Y (NAND2X0_RVT)                    0.10       0.97 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.15 f
  U3576/Y (OA221X1_RVT)                    0.09       1.24 f
  U3613/Y (AO221X1_RVT)                    0.08       1.32 f
  U3650/Y (AO21X1_RVT)                     0.07       1.39 f
  U2491/Y (AO21X1_RVT)                     0.06       1.45 f
  U2495/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[28] (in)                     0.01       0.26 r
  U2661/Y (INVX1_RVT)                      0.23       0.49 f
  U3212/Y (AO22X1_RVT)                     0.10       0.60 f
  U3213/Y (OA221X1_RVT)                    0.07       0.67 f
  U3220/Y (NAND4X0_RVT)                    0.06       0.73 r
  U2704/Y (OR4X1_RVT)                      0.13       0.85 r
  U3285/Y (NAND2X0_RVT)                    0.09       0.95 f
  U2758/Y (INVX1_RVT)                      0.09       1.03 r
  U3503/Y (AO221X1_RVT)                    0.10       1.14 r
  U3576/Y (OA221X1_RVT)                    0.09       1.22 r
  U3613/Y (AO221X1_RVT)                    0.08       1.31 r
  U3650/Y (AO21X1_RVT)                     0.07       1.38 r
  U2491/Y (AO21X1_RVT)                     0.06       1.44 r
  U2495/Y (AO22X1_RVT)                     0.12       1.56 r
  search_index[0] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[0] (in)                      0.01       0.26 f
  U2694/Y (INVX1_RVT)                      0.22       0.48 r
  U3245/Y (OA221X1_RVT)                    0.11       0.60 r
  U3246/Y (OA221X1_RVT)                    0.07       0.67 r
  U3247/Y (NAND4X0_RVT)                    0.08       0.75 f
  U2704/Y (OR4X1_RVT)                      0.12       0.87 f
  U3285/Y (NAND2X0_RVT)                    0.10       0.96 r
  U2758/Y (INVX1_RVT)                      0.08       1.05 f
  U3503/Y (AO221X1_RVT)                    0.10       1.15 f
  U3576/Y (OA221X1_RVT)                    0.09       1.24 f
  U3613/Y (AO221X1_RVT)                    0.08       1.32 f
  U3650/Y (AO21X1_RVT)                     0.07       1.39 f
  U2491/Y (AO21X1_RVT)                     0.06       1.45 f
  U2495/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[16]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[16] (in)                     0.00       0.25 r
  U2677/Y (INVX1_RVT)                      0.06       0.31 f
  U2799/Y (NBUFFX2_RVT)                    0.14       0.46 f
  U3921/Y (AOI22X1_RVT)                    0.15       0.61 r
  U3922/Y (OA221X1_RVT)                    0.07       0.68 r
  U3923/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2743/Y (NOR4X1_RVT)                     0.11       0.87 r
  U2731/Y (INVX1_RVT)                      0.06       0.93 f
  U2702/Y (AND2X1_RVT)                     0.09       1.02 f
  U3987/Y (NAND3X0_RVT)                    0.07       1.09 r
  U3988/Y (NAND3X0_RVT)                    0.07       1.16 f
  U2486/Y (NAND4X0_RVT)                    0.07       1.23 r
  U2487/Y (OAI21X1_RVT)                    0.09       1.31 f
  U2480/Y (AO221X1_RVT)                    0.08       1.39 f
  U2496/Y (AO21X1_RVT)                     0.06       1.45 f
  U2498/Y (AND3X1_RVT)                     0.11       1.56 f
  search_index[1] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[2]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[2] (in)                      0.00       0.25 f
  U2668/Y (INVX1_RVT)                      0.07       0.32 r
  U2577/Y (NBUFFX8_RVT)                    0.12       0.44 r
  U3937/Y (AOI22X1_RVT)                    0.18       0.62 f
  U3938/Y (OA221X1_RVT)                    0.07       0.69 f
  U3941/Y (NAND4X0_RVT)                    0.06       0.75 r
  U2743/Y (NOR4X1_RVT)                     0.10       0.85 f
  U2731/Y (INVX1_RVT)                      0.06       0.92 r
  U2702/Y (AND2X1_RVT)                     0.09       1.00 r
  U3987/Y (NAND3X0_RVT)                    0.08       1.08 f
  U3988/Y (NAND3X0_RVT)                    0.06       1.14 r
  U2486/Y (NAND4X0_RVT)                    0.07       1.22 f
  U2487/Y (OAI21X1_RVT)                    0.09       1.31 r
  U2480/Y (AO221X1_RVT)                    0.08       1.39 r
  U2496/Y (AO21X1_RVT)                     0.06       1.45 r
  U2498/Y (AND3X1_RVT)                     0.11       1.56 r
  search_index[1] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


1
