// Seed: 1443969708
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri1 id_12,
    output tri1 id_13,
    input wor id_14,
    output wire id_15,
    input supply1 id_16,
    output supply1 id_17,
    input tri id_18,
    output tri0 id_19,
    input wand id_20,
    output tri0 id_21,
    output wire id_22,
    output uwire id_23,
    input tri0 id_24,
    output wand id_25,
    input uwire id_26,
    input supply1 id_27,
    input tri1 id_28,
    output wor id_29,
    output wand id_30
);
  logic id_32;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri id_4,
    input tri id_5
    , id_7#(
        .id_8 (-1),
        .id_9 (1),
        .id_10(1'b0)
    )
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_1,
      id_3,
      id_2,
      id_5,
      id_5,
      id_0,
      id_5,
      id_1,
      id_0,
      id_5,
      id_2,
      id_3,
      id_2,
      id_0,
      id_2,
      id_3,
      id_2,
      id_0,
      id_4,
      id_2,
      id_2,
      id_5,
      id_4,
      id_1,
      id_0,
      id_5,
      id_4,
      id_2
  );
endmodule
