floorplan topolog generat applic specif network chip bei sheqin dong depart comput scienc technolog tnlist tsinghua univers beij china song chen satoshi goto graduat school waseda univers kitakyushu japan abstract network chip noc architectur propos promis altern clas sical bus base communic architectur paper propos phase framework solv applic specif noc topolog generat prob lem floorplan phase carri partit driven floorplan post floorplan phase heurist method min cost max flow algorithm insert switch network interfac nalli alloc path minim power consump tion experiment algorithm effect power save introduct network chip noc architectur pro pose promis altern classic bus base point point communic architectur cmos technolog enter nanomet era noc communic core achiev chip micro network compon switch network interfac tradit scalabl buse compar bus base architectur noc better modular design predict noc approach offer lower power consumpt greater scalabl noc design regular applic specif network topolog regular noc topolog design exist noc solut assum mesh base noc architectur focus map prob lem applic specif topolog design design challeng term irregular core size core locat communic flow requir soc typic compos heterogen core core size high uniform applic specif noc archi tectur structur wire satisfi design object constraint appropri focus synthesi problem applic specif noc architectur tsinghua nation laboratori scienc technolog network compon switch network terfac consum area power area con sumption network compon consid ere topolog generat power effici concern noc architec ture design characterist influenc noc power consumpt total wirelength communic flow dis tribut path choos paper propos methodolog design best topolog min imiz power consumpt interconnect network compon number work address noc topolog generat novel noc topolog generat algo rithm present solut con sider topolog base slice structur switch locat restrict corner core murali propos step topolog generat proce dure min cut partition cluster high munic core switch path alloca tion algorithm connect cluster chan present iter refin strategi generat optim noc topolog support packet switch network point point connect previous work system level floorplan ning tool estim area wire length partit carri pre floorplan physic distanc core account area switch network interfac consid topolog generat paper integr partit floorplan physic length interconnect core post floorplan timiz heurist method insert switch min cost max flow algorithm insert net work interfac final alloc path minim power consumpt remaind paper organ defin partit driven floorplan prob lem present algorithm flow report experiment con clude paper ccg partit correspond scg fig ccg scg exampl simpl ccg ccg partit base communic requir posit correspond scg problem formul definit core communic graph ccg core communic graph direct graph vertex repres core edg eij repres communic requir core weight edg eij denot wij definit switch communic graph scg switch communic graph direct graph vertex repres switch direct edg eij denot communic trace simpl ccg core fig ter partit correspond scg three switch generat fig definit cluster bound resourc cluster bound resourc cluster evalu half perimet wirelength minim bound box enclos cluster problem noc topolog generat topol ogi generat problem defin set core switch num ber constraint core communic graph ccg network compon power model find noc topolog satisfi object minim area consump tion core network compon switch network interfac minim communic energi core communic requir cline assign cluster minim munic energi relat posit core consid partit minim area consump tion posit network compon switch network compon account minim interconnect length final tual physic connect switch establish find path minim traffic flow energi switch path alloc floorplan post floorplan core size ccg generat floorplan partit evalu switch insert network interfac insert optim floorplan fig topolog synthesi algorithm iii topolog synthesi algorithm fig algorithm flow consist phase partit driven floorplan post floorplan optim phase integr partit floorplan generat pack carri partit assign core cluster partit con sider communic requir core physic core phase switch insert heurist method adopt calcul posit white space network interfac insert min cost max flow base method insert white space final effect increment path alloc method propos minim power consumpt partit driven floorplan tradit floorplan tool evalu wire length core switch partit carri floorplan physic distanc modul account partit paper integr partit floorplan phase floorplan generat chip floorplan estim interconnect length tween modul modul denot lenij core communic graph ccg switch number con straint partit assign core min cut cluster core larger communic requir distanc assign cluster switch communic hand core larger communic requir inclin cluster minim interconnect power consumpt hand core distanc cluster minim cluster bound resourc partit edg graph cut partit lower weight edg partit number vertic assign partit partit defin edg weight ccg wij max dis disij fig floorplan core white space divid grid label core partit cluster partit cluster dot initi posit switch switch assign grid final switch decid posit wij denot communic requir core core disij denot distanc core max maximum communic requir flow dis averag distanc core floorplan cbl repres eri floorplan generat cbl topolog representa tion dissect chip rectangular room cost function simul anneal repres floorplan area repres tal communic amount cluster rep resent sum cluster bound resourc paramet adjust rel ativ weight contribut factor switch insert floorplan cluster step find latenc power consumpt wire order posi tion switch determin clus ter switch communic cluster switch denot set switch swm switch swk belong cluster restrict switch core locat white space partit dead space grid grid site switch insert heurist method propos insert switch grid fig minim bound box enclos cluster fine switch swk candid grid free grid insid exampl fig cluster includ core core switch candi grid label switch candid grid label initi switch swk locat center bound box box fig simpl exampl network interfac insert set width grid box core includ free grid label correspond network flow model switch swk communic requir fine follow flowk wij eij core assign cluster sort switch communic requir assign switch candid grid free grid label candid grid switch swk insert cost costgk defin follow costgk wij disgi disgj eij disgi distanc grid core switch choos candid grid inser tion cost insert fig insert grid insert grid network interfac insert switch insert switch assign grid white space carri minimum cost flow base network interfac insert assign grid defin set network interfac nin number core core network interfac nik connect switch definit bound box core width widk height heik bound box blk centric posit width blk widk height heik fig core construct bound box free grid bound box candid grid denot cgk construct network graph min cost max flow algorithm determin grid network interfac belong simpl exampl fig grid tabl notat path alloc tij power consumpt connect eij pre eki post eik dise minimum distanc node edg eij disn minimum distanc node path denot node connect nik nik nik cgk grid capac nik nik cost nik nik fkj fkj equal distanc grid switch swk network interfac insert solv effect minimum cost flow algorithm polynomi time energi awar path alloc switch insert dynam program base method path alloc minim power sumption switch communic graph scg repres communic requir switch communic requir eij denot wsij wsij wab wba cluster wab communic requir ment core core denot node scg number switch assum scg exist direct edg eij eij repres communic switch swi swj swj swi tabl defin set pre front node post node defin kind distanc dise disn side path denot node connect way solv dise disn path dise tid pre tij disn disn mink dise post path dise disn fig simpl exampl path alloc switch initi network edg eij tij initsolv edg eij dise bold edg eij path compar decreas updat edg label dot arrow compar increas updat edg label dot arrow algorithm initsolv solv dise disn initi pre dise tkd disn tkd post dise tij disn disn minj dise post path dynam program base method solv distanc dise disn path algorithm theorem requir time algorithm initsolv time solv node bound chang resolv dise disn effect updat decreas algorithm algo rithm consid simpl path alloc fig scg switch edg eij initi tij algorithm set ting solv dise label edg decreas algorithm updat dise disn algorithm decreaseupd updat tij chang tij tij tij queue eij empti eab dise tab disn tab disn disn disn tab disn path epa pre algorithm increaseupd updat tij chang tij tij tij queue eij empti eab dise tab disn path find post minim disn tak disn disn tak path epa pre queue push edg label dot arrow chang chang increas algorithm updat dise disn queue push edg label dot arrow chang experiment implement algorithm program ming languag execut linux machin cpu memori floorplan hmeti effici hierarch graph partit tool power model noc power consumpt consist part power consum interconnect power consum switch network link assum repr sent bit energi link correspond switch bit energi inter connect switch power consumpt repres communic quirement pass link correspond switch tabl power model switch port bit tabl iii power model interconnect wire length bit orion power simul tabl switch bit energi technolog tabl iii power model link discuss appli topolog generat procedur three set benchmark set benchmark video process applic mwd vopd set benchmark benchmark tvopd fig floorplan generat tvopd benchmark perform experi evalu topolog generat algorithm comparison gen erat approach pbf min cut base algorithm present pbf partit solv floorplan tabl parison experiment pbf column power actual power consumpt column hop averag number hop method save power hop number test case communic requir algorithm save power reduc power consumpt column white space col umn time time white space method increas time reason power save concern deterior accept demonstr effect algorithm algorithm updat rout link cost chang perform contrast approach dsp dsp solv distanc flow short tabl comparison fault toler flow updat time diff dsp tabl consumpt pdf pbf benchmark power hop time pbf pbf pbf mwd vopd tvopd avg diff fig experiment tvopd cluster est path algorithm appli set test case case tabl port number node flow number updat time updat updat algorithm save lot time save save save conclus propos phase framework solv topolog synthesi noc phase partit driven floorplan phase switch insert network terfac insert path alloc minim power consumpt experiment framework effect save power consumpt refer benini mich network chip soc paradigm ieee comput bertozzi noc synthesi flow custom domain specif multiprocessor system chip ieee transact parallel distribut system outstand problem noc design system microarchitectur circuit perspect ieee transact comput aid design integr circuit system energi awar map tile base noc architectur perform constraint asp dac murali mich bandwidth constrain map core noc architectur srinivasan chatha konjevod linear program ming base techniqu synthesi network chip archi tectur ieee transact vlsi design applic specif network chip floorplan iccad murali synthesi network chip system chip asp dac nocout noc topolog genera tion mix packet switch point point network aspdac shan yan bill lin applic specif network chip architectur synthesi base set partit steiner tree asp dac wang zhu peh malik orion power perform simul interconnect network int symp microarchitectur xianlong hong sheqin dong slice floorplan place ment corner block list topolog represent ieee transact cas karypi aggarw kumar shekhar multi level hypergraph partit applic vlsi domain dac network flow theori algorithm applic prentic hall 