;redcode
;assert 1
	SPL 0, <-52
	MOV 100, @802
	ADD 211, 160
	ADD 211, 60
	CMP -1, 2
	ADD @-157, 100
	MOV -7, <-20
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB 12, @10
	SUB 0, -0
	ADD 210, 30
	JMP -9, @-20
	SPL 121, 100
	JMZ -117, -26
	CMP @10, -80
	CMP @10, -80
	SLT 10, -6
	MOV -77, <-920
	SUB @127, 106
	SUB #2, @-200
	SUB #2, @-200
	CMP 100, @60
	JMP <707, #-105
	JMP -9, @-20
	SUB -1, <-0
	CMP <0, @2
	JMP -117, -26
	JMP -117, -26
	JMP -117, -26
	JMP -117, -26
	JMP 117
	JMN 210, 30
	ADD #129, 109
	JMN 210, 30
	ADD #129, 109
	SLT 210, 0
	SUB 0, @1
	MOV <770, -240
	SLT 210, 0
	SLT 210, 0
	SLT 210, 0
	SUB -1, <-10
	SUB -1, <-10
	MOV @707, @-105
	MOV 100, @802
	MOV 100, @802
	ADD 211, 160
	MOV -11, <-20
	CMP -1, 2
	ADD @-157, 100
	MOV -7, <-20
	SUB #2, @-200
	SPL 0, <-742
	MOV -9, <-20
