set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {dsdlab5.vo dsdlab5_v.sdo}}
	{{"Fast Model"} {dsdlab5_fast.vo dsdlab5_v_fast.sdo}}
}
