

================================================================
== Vivado HLS Report for 'proc'
================================================================
* Date:           Tue Dec  5 12:04:42 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        ?|        ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |        ?|        ?|         8|          -|          -|     ?|    no    |
        | + Loop 1.2  |        ?|        ?|         8|          -|          -|     ?|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|       0|    177|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      -|     512|    580|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    286|    -|
|Register         |        -|      -|     257|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      2|     769|   1043|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-------------------+---------+-------+-----+-----+-----+
    |       Instance      |       Module      | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------+-------------------+---------+-------+-----+-----+-----+
    |proc_port_r_m_axi_U  |proc_port_r_m_axi  |        2|      0|  512|  580|    0|
    +---------------------+-------------------+---------+-------+-----+-----+-----+
    |Total                |                   |        2|      0|  512|  580|    0|
    +---------------------+-------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln23_fu_154_p2   |     *    |      2|  0|  20|          32|          17|
    |add_ln23_fu_159_p2   |     +    |      0|  0|  39|          32|          17|
    |sub_ln23_fu_164_p2   |     -    |      0|  0|  39|          32|          32|
    |sub_ln33_fu_175_p2   |     -    |      0|  0|  39|          32|          32|
    |ap_block_state36_io  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln23_fu_170_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln33_fu_181_p2  |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state16_io  |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      2|  0| 177|         194|         164|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  193|         44|    1|         44|
    |cpt_0_reg_104    |    9|          2|   32|         64|
    |cpt_1_reg_113    |    9|          2|   32|         64|
    |port_r_ARADDR    |   15|          3|   32|         96|
    |port_r_WDATA     |   15|          3|   32|         96|
    |port_r_blk_n_AR  |    9|          2|    1|          2|
    |port_r_blk_n_AW  |    9|          2|    1|          2|
    |port_r_blk_n_B   |    9|          2|    1|          2|
    |port_r_blk_n_R   |    9|          2|    1|          2|
    |port_r_blk_n_W   |    9|          2|    1|          2|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  286|         64|  134|        374|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |add_ln23_reg_221  |  27|   0|   32|          5|
    |ap_CS_fsm         |  43|   0|   43|          0|
    |cpt_0_reg_104     |  32|   0|   32|          0|
    |cpt_1_reg_113     |  32|   0|   32|          0|
    |mul_ln23_reg_216  |  27|   0|   32|          5|
    |reg_125           |  32|   0|   32|          0|
    |sw_reg_211        |  32|   0|   32|          0|
    |tempo_fu_50       |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 257|   0|  267|         10|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+--------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_none |     proc     | return value |
|ap_rst_n               |  in |    1| ap_ctrl_none |     proc     | return value |
|m_axi_port_r_AWVALID   | out |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_AWREADY   |  in |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_AWADDR    | out |   32|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_AWID      | out |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_AWLEN     | out |    8|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_AWSIZE    | out |    3|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_AWBURST   | out |    2|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_AWLOCK    | out |    2|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_AWCACHE   | out |    4|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_AWPROT    | out |    3|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_AWQOS     | out |    4|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_AWREGION  | out |    4|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_AWUSER    | out |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_WVALID    | out |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_WREADY    |  in |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_WDATA     | out |   32|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_WSTRB     | out |    4|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_WLAST     | out |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_WID       | out |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_WUSER     | out |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_ARVALID   | out |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_ARREADY   |  in |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_ARADDR    | out |   32|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_ARID      | out |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_ARLEN     | out |    8|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_ARSIZE    | out |    3|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_ARBURST   | out |    2|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_ARLOCK    | out |    2|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_ARCACHE   | out |    4|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_ARPROT    | out |    3|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_ARQOS     | out |    4|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_ARREGION  | out |    4|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_ARUSER    | out |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_RVALID    |  in |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_RREADY    | out |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_RDATA     |  in |   32|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_RLAST     |  in |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_RID       |  in |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_RUSER     |  in |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_RRESP     |  in |    2|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_BVALID    |  in |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_BREADY    | out |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_BRESP     |  in |    2|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_BID       |  in |    1|     m_axi    |    port_r    |    pointer   |
|m_axi_port_r_BUSER     |  in |    1|     m_axi    |    port_r    |    pointer   |
+-----------------------+-----+-----+--------------+--------------+--------------+

