
STM32_F407xx_CDD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c04  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000d8c  08000d8c  00002414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000d8c  08000d8c  00002414  2**0
                  CONTENTS
  4 .ARM          00000008  08000d8c  08000d8c  00001d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000d94  08000d94  00002414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d94  08000d94  00001d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000d98  08000d98  00001d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000414  20000000  08000d9c  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002414  2**0
                  CONTENTS
 10 .bss          00000040  20000414  20000414  00002414  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000454  20000454  00002414  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002414  2**0
                  CONTENTS, READONLY
 13 .debug_info   000016d5  00000000  00000000  00002444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000006c8  00000000  00000000  00003b19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000188  00000000  00000000  000041e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000011a  00000000  00000000  00004370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002876  00000000  00000000  0000448a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002422  00000000  00000000  00006d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a5df  00000000  00000000  00009122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00013701  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000534  00000000  00000000  00013744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007b  00000000  00000000  00013c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000414 	.word	0x20000414
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000d74 	.word	0x08000d74

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000418 	.word	0x20000418
 80001c4:	08000d74 	.word	0x08000d74

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <RCC_GetPCLK1Value>:
uint8_t APB1_PreScaler[4] = { 2, 4 , 8, 16};



uint32_t RCC_GetPCLK1Value(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b084      	sub	sp, #16
 80001dc:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;

	uint8_t clksrc,temp,ahbp,apb1p;

	clksrc = ((RCC->CFGR >> 2) & 0x3);
 80001de:	4b25      	ldr	r3, [pc, #148]	@ (8000274 <RCC_GetPCLK1Value+0x9c>)
 80001e0:	689b      	ldr	r3, [r3, #8]
 80001e2:	089b      	lsrs	r3, r3, #2
 80001e4:	b2db      	uxtb	r3, r3
 80001e6:	f003 0303 	and.w	r3, r3, #3
 80001ea:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0 )
 80001ec:	7a7b      	ldrb	r3, [r7, #9]
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d102      	bne.n	80001f8 <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;
 80001f2:	4b21      	ldr	r3, [pc, #132]	@ (8000278 <RCC_GetPCLK1Value+0xa0>)
 80001f4:	60fb      	str	r3, [r7, #12]
 80001f6:	e00b      	b.n	8000210 <RCC_GetPCLK1Value+0x38>
	}else if(clksrc == 1)
 80001f8:	7a7b      	ldrb	r3, [r7, #9]
 80001fa:	2b01      	cmp	r3, #1
 80001fc:	d102      	bne.n	8000204 <RCC_GetPCLK1Value+0x2c>
	{
		SystemClk = 8000000;
 80001fe:	4b1f      	ldr	r3, [pc, #124]	@ (800027c <RCC_GetPCLK1Value+0xa4>)
 8000200:	60fb      	str	r3, [r7, #12]
 8000202:	e005      	b.n	8000210 <RCC_GetPCLK1Value+0x38>
	}else if (clksrc == 2)
 8000204:	7a7b      	ldrb	r3, [r7, #9]
 8000206:	2b02      	cmp	r3, #2
 8000208:	d102      	bne.n	8000210 <RCC_GetPCLK1Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock();
 800020a:	f000 f88d 	bl	8000328 <RCC_GetPLLOutputClock>
 800020e:	60f8      	str	r0, [r7, #12]
	}

	//for ahb
	temp = ((RCC->CFGR >> 4 ) & 0xF);
 8000210:	4b18      	ldr	r3, [pc, #96]	@ (8000274 <RCC_GetPCLK1Value+0x9c>)
 8000212:	689b      	ldr	r3, [r3, #8]
 8000214:	091b      	lsrs	r3, r3, #4
 8000216:	b2db      	uxtb	r3, r3
 8000218:	f003 030f 	and.w	r3, r3, #15
 800021c:	723b      	strb	r3, [r7, #8]

	if(temp < 8)
 800021e:	7a3b      	ldrb	r3, [r7, #8]
 8000220:	2b07      	cmp	r3, #7
 8000222:	d802      	bhi.n	800022a <RCC_GetPCLK1Value+0x52>
	{
		ahbp = 1;
 8000224:	2301      	movs	r3, #1
 8000226:	72fb      	strb	r3, [r7, #11]
 8000228:	e005      	b.n	8000236 <RCC_GetPCLK1Value+0x5e>
	}else
	{
		ahbp = AHB_PreScaler[temp-8];
 800022a:	7a3b      	ldrb	r3, [r7, #8]
 800022c:	3b08      	subs	r3, #8
 800022e:	4a14      	ldr	r2, [pc, #80]	@ (8000280 <RCC_GetPCLK1Value+0xa8>)
 8000230:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000234:	72fb      	strb	r3, [r7, #11]
	}



	//apb1
	temp = ((RCC->CFGR >> 10 ) & 0x7);
 8000236:	4b0f      	ldr	r3, [pc, #60]	@ (8000274 <RCC_GetPCLK1Value+0x9c>)
 8000238:	689b      	ldr	r3, [r3, #8]
 800023a:	0a9b      	lsrs	r3, r3, #10
 800023c:	b2db      	uxtb	r3, r3
 800023e:	f003 0307 	and.w	r3, r3, #7
 8000242:	723b      	strb	r3, [r7, #8]

	if(temp < 4)
 8000244:	7a3b      	ldrb	r3, [r7, #8]
 8000246:	2b03      	cmp	r3, #3
 8000248:	d802      	bhi.n	8000250 <RCC_GetPCLK1Value+0x78>
	{
		apb1p = 1;
 800024a:	2301      	movs	r3, #1
 800024c:	72bb      	strb	r3, [r7, #10]
 800024e:	e004      	b.n	800025a <RCC_GetPCLK1Value+0x82>
	}else
	{
		apb1p = APB1_PreScaler[temp-4];
 8000250:	7a3b      	ldrb	r3, [r7, #8]
 8000252:	3b04      	subs	r3, #4
 8000254:	4a0b      	ldr	r2, [pc, #44]	@ (8000284 <RCC_GetPCLK1Value+0xac>)
 8000256:	5cd3      	ldrb	r3, [r2, r3]
 8000258:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 =  (SystemClk / ahbp) /apb1p;
 800025a:	7afb      	ldrb	r3, [r7, #11]
 800025c:	68fa      	ldr	r2, [r7, #12]
 800025e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000262:	7abb      	ldrb	r3, [r7, #10]
 8000264:	fbb2 f3f3 	udiv	r3, r2, r3
 8000268:	607b      	str	r3, [r7, #4]

	return pclk1;
 800026a:	687b      	ldr	r3, [r7, #4]
}
 800026c:	4618      	mov	r0, r3
 800026e:	3710      	adds	r7, #16
 8000270:	46bd      	mov	sp, r7
 8000272:	bd80      	pop	{r7, pc}
 8000274:	40023800 	.word	0x40023800
 8000278:	00f42400 	.word	0x00f42400
 800027c:	007a1200 	.word	0x007a1200
 8000280:	20000000 	.word	0x20000000
 8000284:	20000010 	.word	0x20000010

08000288 <RCC_GetPCLK2Value>:
 *
 * @Note              -

 */
uint32_t RCC_GetPCLK2Value(void)
{
 8000288:	b480      	push	{r7}
 800028a:	b085      	sub	sp, #20
 800028c:	af00      	add	r7, sp, #0
	uint32_t SystemClock=0,tmp,pclk2;
 800028e:	2300      	movs	r3, #0
 8000290:	60fb      	str	r3, [r7, #12]
	uint8_t clk_src = ( RCC->CFGR >> 2) & 0X3;
 8000292:	4b20      	ldr	r3, [pc, #128]	@ (8000314 <RCC_GetPCLK2Value+0x8c>)
 8000294:	689b      	ldr	r3, [r3, #8]
 8000296:	089b      	lsrs	r3, r3, #2
 8000298:	b2db      	uxtb	r3, r3
 800029a:	f003 0303 	and.w	r3, r3, #3
 800029e:	727b      	strb	r3, [r7, #9]

	uint8_t ahbp,apb2p;

	if(clk_src == 0)
 80002a0:	7a7b      	ldrb	r3, [r7, #9]
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d102      	bne.n	80002ac <RCC_GetPCLK2Value+0x24>
	{
		SystemClock = 16000000;
 80002a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000318 <RCC_GetPCLK2Value+0x90>)
 80002a8:	60fb      	str	r3, [r7, #12]
 80002aa:	e001      	b.n	80002b0 <RCC_GetPCLK2Value+0x28>
	}else
	{
		SystemClock = 8000000;
 80002ac:	4b1b      	ldr	r3, [pc, #108]	@ (800031c <RCC_GetPCLK2Value+0x94>)
 80002ae:	60fb      	str	r3, [r7, #12]
	}
	tmp = (RCC->CFGR >> 4 ) & 0xF;
 80002b0:	4b18      	ldr	r3, [pc, #96]	@ (8000314 <RCC_GetPCLK2Value+0x8c>)
 80002b2:	689b      	ldr	r3, [r3, #8]
 80002b4:	091b      	lsrs	r3, r3, #4
 80002b6:	f003 030f 	and.w	r3, r3, #15
 80002ba:	607b      	str	r3, [r7, #4]

	if(tmp < 0x08)
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	2b07      	cmp	r3, #7
 80002c0:	d802      	bhi.n	80002c8 <RCC_GetPCLK2Value+0x40>
	{
		ahbp = 1;
 80002c2:	2301      	movs	r3, #1
 80002c4:	72fb      	strb	r3, [r7, #11]
 80002c6:	e005      	b.n	80002d4 <RCC_GetPCLK2Value+0x4c>
	}else
	{
       ahbp = AHB_PreScaler[tmp-8];
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	3b08      	subs	r3, #8
 80002cc:	4a14      	ldr	r2, [pc, #80]	@ (8000320 <RCC_GetPCLK2Value+0x98>)
 80002ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002d2:	72fb      	strb	r3, [r7, #11]
	}

	tmp = (RCC->CFGR >> 13 ) & 0x7;
 80002d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000314 <RCC_GetPCLK2Value+0x8c>)
 80002d6:	689b      	ldr	r3, [r3, #8]
 80002d8:	0b5b      	lsrs	r3, r3, #13
 80002da:	f003 0307 	and.w	r3, r3, #7
 80002de:	607b      	str	r3, [r7, #4]
	if(tmp < 0x04)
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	2b03      	cmp	r3, #3
 80002e4:	d802      	bhi.n	80002ec <RCC_GetPCLK2Value+0x64>
	{
		apb2p = 1;
 80002e6:	2301      	movs	r3, #1
 80002e8:	72bb      	strb	r3, [r7, #10]
 80002ea:	e004      	b.n	80002f6 <RCC_GetPCLK2Value+0x6e>
	}else
	{
		apb2p = APB1_PreScaler[tmp-4];
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	3b04      	subs	r3, #4
 80002f0:	4a0c      	ldr	r2, [pc, #48]	@ (8000324 <RCC_GetPCLK2Value+0x9c>)
 80002f2:	5cd3      	ldrb	r3, [r2, r3]
 80002f4:	72bb      	strb	r3, [r7, #10]
	}

	pclk2 = (SystemClock / ahbp )/ apb2p;
 80002f6:	7afb      	ldrb	r3, [r7, #11]
 80002f8:	68fa      	ldr	r2, [r7, #12]
 80002fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80002fe:	7abb      	ldrb	r3, [r7, #10]
 8000300:	fbb2 f3f3 	udiv	r3, r2, r3
 8000304:	603b      	str	r3, [r7, #0]

	return pclk2;
 8000306:	683b      	ldr	r3, [r7, #0]
}
 8000308:	4618      	mov	r0, r3
 800030a:	3714      	adds	r7, #20
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr
 8000314:	40023800 	.word	0x40023800
 8000318:	00f42400 	.word	0x00f42400
 800031c:	007a1200 	.word	0x007a1200
 8000320:	20000000 	.word	0x20000000
 8000324:	20000010 	.word	0x20000010

08000328 <RCC_GetPLLOutputClock>:

uint32_t  RCC_GetPLLOutputClock()
{
 8000328:	b480      	push	{r7}
 800032a:	af00      	add	r7, sp, #0

	return 0;
 800032c:	2300      	movs	r3, #0
}
 800032e:	4618      	mov	r0, r3
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr

08000338 <USART_PeriClockControl>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnorDi)
{
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
 8000340:	460b      	mov	r3, r1
 8000342:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000344:	78fb      	ldrb	r3, [r7, #3]
 8000346:	2b01      	cmp	r3, #1
 8000348:	d127      	bne.n	800039a <USART_PeriClockControl+0x62>
	{
		if(pUSARTx == USART1)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	4a29      	ldr	r2, [pc, #164]	@ (80003f4 <USART_PeriClockControl+0xbc>)
 800034e:	4293      	cmp	r3, r2
 8000350:	d106      	bne.n	8000360 <USART_PeriClockControl+0x28>
		{
			USART1_PCLK_EN();
 8000352:	4b29      	ldr	r3, [pc, #164]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 8000354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000356:	4a28      	ldr	r2, [pc, #160]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 8000358:	f043 0310 	orr.w	r3, r3, #16
 800035c:	6453      	str	r3, [r2, #68]	@ 0x44
		else
		{
			USART6_PCLK_DI();
		}
	}
}
 800035e:	e043      	b.n	80003e8 <USART_PeriClockControl+0xb0>
		else if(pUSARTx == USART2)
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	4a26      	ldr	r2, [pc, #152]	@ (80003fc <USART_PeriClockControl+0xc4>)
 8000364:	4293      	cmp	r3, r2
 8000366:	d106      	bne.n	8000376 <USART_PeriClockControl+0x3e>
			USART2_PLCK_EN();
 8000368:	4b23      	ldr	r3, [pc, #140]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 800036a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800036c:	4a22      	ldr	r2, [pc, #136]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 800036e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000372:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000374:	e038      	b.n	80003e8 <USART_PeriClockControl+0xb0>
		else if(pUSARTx == USART3)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	4a21      	ldr	r2, [pc, #132]	@ (8000400 <USART_PeriClockControl+0xc8>)
 800037a:	4293      	cmp	r3, r2
 800037c:	d106      	bne.n	800038c <USART_PeriClockControl+0x54>
			USART3_PCLK_EN();
 800037e:	4b1e      	ldr	r3, [pc, #120]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 8000380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000382:	4a1d      	ldr	r2, [pc, #116]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 8000384:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000388:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800038a:	e02d      	b.n	80003e8 <USART_PeriClockControl+0xb0>
			USART6_PCLK_EN();
 800038c:	4b1a      	ldr	r3, [pc, #104]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 800038e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000390:	4a19      	ldr	r2, [pc, #100]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 8000392:	f043 0320 	orr.w	r3, r3, #32
 8000396:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000398:	e026      	b.n	80003e8 <USART_PeriClockControl+0xb0>
		if(pUSARTx == USART1)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	4a15      	ldr	r2, [pc, #84]	@ (80003f4 <USART_PeriClockControl+0xbc>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d106      	bne.n	80003b0 <USART_PeriClockControl+0x78>
			USART1_PCLK_DI();
 80003a2:	4b15      	ldr	r3, [pc, #84]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 80003a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80003a6:	4a14      	ldr	r2, [pc, #80]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 80003a8:	f023 0310 	bic.w	r3, r3, #16
 80003ac:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80003ae:	e01b      	b.n	80003e8 <USART_PeriClockControl+0xb0>
		else if(pUSARTx == USART2)
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	4a12      	ldr	r2, [pc, #72]	@ (80003fc <USART_PeriClockControl+0xc4>)
 80003b4:	4293      	cmp	r3, r2
 80003b6:	d106      	bne.n	80003c6 <USART_PeriClockControl+0x8e>
			USART2_PLCK_DI();
 80003b8:	4b0f      	ldr	r3, [pc, #60]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 80003ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003bc:	4a0e      	ldr	r2, [pc, #56]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 80003be:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80003c2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80003c4:	e010      	b.n	80003e8 <USART_PeriClockControl+0xb0>
		else if(pUSARTx == USART3)
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	4a0d      	ldr	r2, [pc, #52]	@ (8000400 <USART_PeriClockControl+0xc8>)
 80003ca:	4293      	cmp	r3, r2
 80003cc:	d106      	bne.n	80003dc <USART_PeriClockControl+0xa4>
			USART3_PCLK_DI();
 80003ce:	4b0a      	ldr	r3, [pc, #40]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 80003d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003d2:	4a09      	ldr	r2, [pc, #36]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 80003d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80003d8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80003da:	e005      	b.n	80003e8 <USART_PeriClockControl+0xb0>
			USART6_PCLK_DI();
 80003dc:	4b06      	ldr	r3, [pc, #24]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 80003de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80003e0:	4a05      	ldr	r2, [pc, #20]	@ (80003f8 <USART_PeriClockControl+0xc0>)
 80003e2:	f023 0320 	bic.w	r3, r3, #32
 80003e6:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80003e8:	bf00      	nop
 80003ea:	370c      	adds	r7, #12
 80003ec:	46bd      	mov	sp, r7
 80003ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f2:	4770      	bx	lr
 80003f4:	40011000 	.word	0x40011000
 80003f8:	40023800 	.word	0x40023800
 80003fc:	40004400 	.word	0x40004400
 8000400:	40004800 	.word	0x40004800

08000404 <USART_PeripheralControl>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi)
{
 8000404:	b480      	push	{r7}
 8000406:	b083      	sub	sp, #12
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
 800040c:	460b      	mov	r3, r1
 800040e:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000410:	78fb      	ldrb	r3, [r7, #3]
 8000412:	2b01      	cmp	r3, #1
 8000414:	d106      	bne.n	8000424 <USART_PeripheralControl+0x20>
			{
				pUSARTx->CR1 |= (1 << USART_CR1_UE);
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	68db      	ldr	r3, [r3, #12]
 800041a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	60da      	str	r2, [r3, #12]
			}
			else
			{
				pUSARTx->CR1 &= ~(1 << USART_CR1_UE);
			}
}
 8000422:	e005      	b.n	8000430 <USART_PeripheralControl+0x2c>
				pUSARTx->CR1 &= ~(1 << USART_CR1_UE);
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	68db      	ldr	r3, [r3, #12]
 8000428:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	60da      	str	r2, [r3, #12]
}
 8000430:	bf00      	nop
 8000432:	370c      	adds	r7, #12
 8000434:	46bd      	mov	sp, r7
 8000436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043a:	4770      	bx	lr

0800043c <USART_GetFlagStatus>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx , uint32_t FlagName)
{
 800043c:	b480      	push	{r7}
 800043e:	b085      	sub	sp, #20
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
 8000444:	6039      	str	r1, [r7, #0]
	uint8_t ret_val;
	if(pUSARTx->SR & FlagName)
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681a      	ldr	r2, [r3, #0]
 800044a:	683b      	ldr	r3, [r7, #0]
 800044c:	4013      	ands	r3, r2
 800044e:	2b00      	cmp	r3, #0
 8000450:	d002      	beq.n	8000458 <USART_GetFlagStatus+0x1c>
	{
		ret_val = FLAG_SET;
 8000452:	2301      	movs	r3, #1
 8000454:	73fb      	strb	r3, [r7, #15]
 8000456:	e001      	b.n	800045c <USART_GetFlagStatus+0x20>
	}
	else
	{
		ret_val = FLAG_RESET;
 8000458:	2300      	movs	r3, #0
 800045a:	73fb      	strb	r3, [r7, #15]
	}
	return ret_val;
 800045c:	7bfb      	ldrb	r3, [r7, #15]




}
 800045e:	4618      	mov	r0, r3
 8000460:	3714      	adds	r7, #20
 8000462:	46bd      	mov	sp, r7
 8000464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000468:	4770      	bx	lr

0800046a <USART_Init>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void USART_Init(USART_Handle_t *pUSARTHandle)
{
 800046a:	b580      	push	{r7, lr}
 800046c:	b084      	sub	sp, #16
 800046e:	af00      	add	r7, sp, #0
 8000470:	6078      	str	r0, [r7, #4]
	/******************************** Configuration of CR1******************************************/
	//Temp Register
	uint32_t tempRegister = 0;
 8000472:	2300      	movs	r3, #0
 8000474:	60fb      	str	r3, [r7, #12]

	//Enables the Clock for given USART peripheral
	USART_PeriClockControl(pUSARTHandle->pUSARTx, ENABLE);
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	2101      	movs	r1, #1
 800047c:	4618      	mov	r0, r3
 800047e:	f7ff ff5b 	bl	8000338 <USART_PeriClockControl>

	//Enables USART Tx and Rx engines according to the USART_Mode configuration item
	if(pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_TX)
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	791b      	ldrb	r3, [r3, #4]
 8000486:	2b00      	cmp	r3, #0
 8000488:	d104      	bne.n	8000494 <USART_Init+0x2a>
	{
		tempRegister |= (1 << USART_CR1_TE);
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	f043 0308 	orr.w	r3, r3, #8
 8000490:	60fb      	str	r3, [r7, #12]
 8000492:	e00c      	b.n	80004ae <USART_Init+0x44>
	}
	else if(pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_RX)
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	791b      	ldrb	r3, [r3, #4]
 8000498:	2b01      	cmp	r3, #1
 800049a:	d104      	bne.n	80004a6 <USART_Init+0x3c>
	{
		tempRegister |= (1 << USART_CR1_RE);
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	f043 0304 	orr.w	r3, r3, #4
 80004a2:	60fb      	str	r3, [r7, #12]
 80004a4:	e003      	b.n	80004ae <USART_Init+0x44>
	}
	else
	{
		tempRegister |= ((1 << USART_CR1_TE) | (1 << USART_CR1_RE));
 80004a6:	68fb      	ldr	r3, [r7, #12]
 80004a8:	f043 030c 	orr.w	r3, r3, #12
 80004ac:	60fb      	str	r3, [r7, #12]
	}

	//Code to configure the Word length configuration item
	tempRegister |= (pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M);
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	7b5b      	ldrb	r3, [r3, #13]
 80004b2:	031b      	lsls	r3, r3, #12
 80004b4:	68fa      	ldr	r2, [r7, #12]
 80004b6:	4313      	orrs	r3, r2
 80004b8:	60fb      	str	r3, [r7, #12]

	//Configure of parity control bit fields
	if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	7b9b      	ldrb	r3, [r3, #14]
 80004be:	2b01      	cmp	r3, #1
 80004c0:	d104      	bne.n	80004cc <USART_Init+0x62>
	{
		tempRegister |= (1 << USART_CR1_PCE);
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80004c8:	60fb      	str	r3, [r7, #12]
 80004ca:	e00b      	b.n	80004e4 <USART_Init+0x7a>


	}
	else if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_ODD)
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	7b9b      	ldrb	r3, [r3, #14]
 80004d0:	2b02      	cmp	r3, #2
 80004d2:	d107      	bne.n	80004e4 <USART_Init+0x7a>
	{
		tempRegister |= (1 << USART_CR1_PCE);
 80004d4:	68fb      	ldr	r3, [r7, #12]
 80004d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80004da:	60fb      	str	r3, [r7, #12]

		tempRegister |= (1 << USART_CR1_PS);
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80004e2:	60fb      	str	r3, [r7, #12]
	else
	{
		//do nothing
	}

	pUSARTHandle->pUSARTx->CR1 = tempRegister;
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	68fa      	ldr	r2, [r7, #12]
 80004ea:	60da      	str	r2, [r3, #12]

	/******************************** Configuration of CR2******************************************/
	tempRegister = 0;
 80004ec:	2300      	movs	r3, #0
 80004ee:	60fb      	str	r3, [r7, #12]

	//Code to configure the number of stop bits inserted during USART frame transmission
	tempRegister |= pUSARTHandle->USART_Config.USART_NoOfStopBits << USART_CR2_STOP;
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	7b1b      	ldrb	r3, [r3, #12]
 80004f4:	031b      	lsls	r3, r3, #12
 80004f6:	68fa      	ldr	r2, [r7, #12]
 80004f8:	4313      	orrs	r3, r2
 80004fa:	60fb      	str	r3, [r7, #12]

	pUSARTHandle->pUSARTx->CR2 = tempRegister;
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	68fa      	ldr	r2, [r7, #12]
 8000502:	611a      	str	r2, [r3, #16]

	/******************************** Configuration of CR3******************************************/

	tempRegister = 0;
 8000504:	2300      	movs	r3, #0
 8000506:	60fb      	str	r3, [r7, #12]
	//Configuration of USART hardware flow control
	if(pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS)
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	7bdb      	ldrb	r3, [r3, #15]
 800050c:	2b01      	cmp	r3, #1
 800050e:	d103      	bne.n	8000518 <USART_Init+0xae>
	{
		tempRegister |= (1 << USART_CR3_CTSE);
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000516:	60fb      	str	r3, [r7, #12]
	}
	if(pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_RTS)
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	7bdb      	ldrb	r3, [r3, #15]
 800051c:	2b02      	cmp	r3, #2
 800051e:	d104      	bne.n	800052a <USART_Init+0xc0>
	{
		tempRegister |= (1 << USART_CR3_RTSE);
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000526:	60fb      	str	r3, [r7, #12]
 8000528:	e00b      	b.n	8000542 <USART_Init+0xd8>
	}
	else if(pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS_RTS)
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	7bdb      	ldrb	r3, [r3, #15]
 800052e:	2b03      	cmp	r3, #3
 8000530:	d107      	bne.n	8000542 <USART_Init+0xd8>
	{
		tempRegister |= (1 << USART_CR3_CTSE);
 8000532:	68fb      	ldr	r3, [r7, #12]
 8000534:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000538:	60fb      	str	r3, [r7, #12]
		tempRegister |= (1 << USART_CR3_RTSE);
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000540:	60fb      	str	r3, [r7, #12]
	else
	{
		//do nothing
	}

	pUSARTHandle->pUSARTx->CR3 = tempRegister;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	68fa      	ldr	r2, [r7, #12]
 8000548:	615a      	str	r2, [r3, #20]

	/******************************** Configuration of BRR(Baudrate register)******************************************/

	USART_SetBaudRate(pUSARTHandle->pUSARTx,pUSARTHandle->USART_Config.USART_Baud);
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681a      	ldr	r2, [r3, #0]
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	689b      	ldr	r3, [r3, #8]
 8000552:	4619      	mov	r1, r3
 8000554:	4610      	mov	r0, r2
 8000556:	f000 f857 	bl	8000608 <USART_SetBaudRate>
}
 800055a:	bf00      	nop
 800055c:	3710      	adds	r7, #16
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}

08000562 <USART_SendData>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void USART_SendData(USART_Handle_t *pUSARTHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 8000562:	b580      	push	{r7, lr}
 8000564:	b086      	sub	sp, #24
 8000566:	af00      	add	r7, sp, #0
 8000568:	60f8      	str	r0, [r7, #12]
 800056a:	60b9      	str	r1, [r7, #8]
 800056c:	607a      	str	r2, [r7, #4]
	uint16_t *pData = NULL;
 800056e:	2300      	movs	r3, #0
 8000570:	613b      	str	r3, [r7, #16]

	//Send data until all data is transferred
	uint32_t i;
	for(i = 0; i < Len; i++)
 8000572:	2300      	movs	r3, #0
 8000574:	617b      	str	r3, [r7, #20]
 8000576:	e033      	b.n	80005e0 <USART_SendData+0x7e>
	{
		//Wait until TXE is set
		while(!USART_GetFlagStatus(pUSARTHandle->pUSARTx, USART_FLAG_TXE));
 8000578:	bf00      	nop
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	2180      	movs	r1, #128	@ 0x80
 8000580:	4618      	mov	r0, r3
 8000582:	f7ff ff5b 	bl	800043c <USART_GetFlagStatus>
 8000586:	4603      	mov	r3, r0
 8000588:	2b00      	cmp	r3, #0
 800058a:	d0f6      	beq.n	800057a <USART_SendData+0x18>

		//Check is 9 bits or 8 bits
		if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	7b5b      	ldrb	r3, [r3, #13]
 8000590:	2b01      	cmp	r3, #1
 8000592:	d11a      	bne.n	80005ca <USART_SendData+0x68>
		{
			//if 9BIT, load the DR with 2bytes masking the bits other than first 9 bits
			*pData = (uint16_t*)pTxBuffer;
 8000594:	68bb      	ldr	r3, [r7, #8]
 8000596:	b29a      	uxth	r2, r3
 8000598:	693b      	ldr	r3, [r7, #16]
 800059a:	801a      	strh	r2, [r3, #0]
			pUSARTHandle->pUSARTx->DR = (*pData & (uint16_t)0x01FF);
 800059c:	693b      	ldr	r3, [r7, #16]
 800059e:	881b      	ldrh	r3, [r3, #0]
 80005a0:	461a      	mov	r2, r3
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80005aa:	605a      	str	r2, [r3, #4]

			//Check parity control
			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	7b9b      	ldrb	r3, [r3, #14]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d106      	bne.n	80005c2 <USART_SendData+0x60>
			{
				pTxBuffer++;
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	3301      	adds	r3, #1
 80005b8:	60bb      	str	r3, [r7, #8]
				pTxBuffer++;
 80005ba:	68bb      	ldr	r3, [r7, #8]
 80005bc:	3301      	adds	r3, #1
 80005be:	60bb      	str	r3, [r7, #8]
 80005c0:	e00b      	b.n	80005da <USART_SendData+0x78>
			}
			else
			{
				//Parity bit is used in this transfer . so , 8bits of user data will be sent
				//The 9th bit will be replaced by parity bit by the hardware
				pTxBuffer++;
 80005c2:	68bb      	ldr	r3, [r7, #8]
 80005c4:	3301      	adds	r3, #1
 80005c6:	60bb      	str	r3, [r7, #8]
 80005c8:	e007      	b.n	80005da <USART_SendData+0x78>
		}
		else
		{
			//8bit data transfer
			//This is 8bit data transfer
			pUSARTHandle->pUSARTx->DR = (*pTxBuffer  & (uint8_t)0xFF);
 80005ca:	68bb      	ldr	r3, [r7, #8]
 80005cc:	781a      	ldrb	r2, [r3, #0]
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	605a      	str	r2, [r3, #4]

			//Implement the code to increment the buffer address
			pTxBuffer++;
 80005d4:	68bb      	ldr	r3, [r7, #8]
 80005d6:	3301      	adds	r3, #1
 80005d8:	60bb      	str	r3, [r7, #8]
	for(i = 0; i < Len; i++)
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	3301      	adds	r3, #1
 80005de:	617b      	str	r3, [r7, #20]
 80005e0:	697a      	ldr	r2, [r7, #20]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d3c7      	bcc.n	8000578 <USART_SendData+0x16>


		}
	}

	while(!USART_GetFlagStatus(pUSARTHandle->pUSARTx, USART_FLAG_TC));
 80005e8:	bf00      	nop
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2140      	movs	r1, #64	@ 0x40
 80005f0:	4618      	mov	r0, r3
 80005f2:	f7ff ff23 	bl	800043c <USART_GetFlagStatus>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d0f6      	beq.n	80005ea <USART_SendData+0x88>
}
 80005fc:	bf00      	nop
 80005fe:	bf00      	nop
 8000600:	3718      	adds	r7, #24
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
	...

08000608 <USART_SetBaudRate>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void USART_SetBaudRate(USART_RegDef_t *pUSARTx, uint32_t BaudRate)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b088      	sub	sp, #32
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	6039      	str	r1, [r7, #0]
	uint32_t usartdiv;

	//variables to hold Mantissa and Fraction values
	uint32_t M_part,F_part;

	uint32_t tempreg=0;
 8000612:	2300      	movs	r3, #0
 8000614:	613b      	str	r3, [r7, #16]

	//Get the value of APB bus clock in to the variable PCLKx
	if(pUSARTx == USART1 || pUSARTx == USART6)
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	4a31      	ldr	r2, [pc, #196]	@ (80006e0 <USART_SetBaudRate+0xd8>)
 800061a:	4293      	cmp	r3, r2
 800061c:	d003      	beq.n	8000626 <USART_SetBaudRate+0x1e>
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4a30      	ldr	r2, [pc, #192]	@ (80006e4 <USART_SetBaudRate+0xdc>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d103      	bne.n	800062e <USART_SetBaudRate+0x26>
	{
	   //USART1 and USART6 are hanging on APB2 bus
	   PCLKx = RCC_GetPCLK2Value();
 8000626:	f7ff fe2f 	bl	8000288 <RCC_GetPCLK2Value>
 800062a:	61f8      	str	r0, [r7, #28]
 800062c:	e002      	b.n	8000634 <USART_SetBaudRate+0x2c>
	}else
	{
	   PCLKx = RCC_GetPCLK1Value();
 800062e:	f7ff fdd3 	bl	80001d8 <RCC_GetPCLK1Value>
 8000632:	61f8      	str	r0, [r7, #28]
	}

	//Check for OVER8 configuration bit
	if(pUSARTx->CR1 & (1 << USART_CR1_OVER8))
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	68db      	ldr	r3, [r3, #12]
 8000638:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800063c:	2b00      	cmp	r3, #0
 800063e:	d00b      	beq.n	8000658 <USART_SetBaudRate+0x50>
	{
	   //OVER8 = 1 , over sampling by 8
	   usartdiv = ((25 * PCLKx) / (2 *BaudRate));
 8000640:	69fa      	ldr	r2, [r7, #28]
 8000642:	4613      	mov	r3, r2
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	4413      	add	r3, r2
 8000648:	009a      	lsls	r2, r3, #2
 800064a:	441a      	add	r2, r3
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	005b      	lsls	r3, r3, #1
 8000650:	fbb2 f3f3 	udiv	r3, r2, r3
 8000654:	61bb      	str	r3, [r7, #24]
 8000656:	e00a      	b.n	800066e <USART_SetBaudRate+0x66>
	}else
	{
	   //over sampling by 16
	   usartdiv = ((25 * PCLKx) / (4 *BaudRate));
 8000658:	69fa      	ldr	r2, [r7, #28]
 800065a:	4613      	mov	r3, r2
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	4413      	add	r3, r2
 8000660:	009a      	lsls	r2, r3, #2
 8000662:	441a      	add	r2, r3
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	009b      	lsls	r3, r3, #2
 8000668:	fbb2 f3f3 	udiv	r3, r2, r3
 800066c:	61bb      	str	r3, [r7, #24]
	}

	//Calculate the Mantissa part
	M_part = usartdiv/100;
 800066e:	69bb      	ldr	r3, [r7, #24]
 8000670:	4a1d      	ldr	r2, [pc, #116]	@ (80006e8 <USART_SetBaudRate+0xe0>)
 8000672:	fba2 2303 	umull	r2, r3, r2, r3
 8000676:	095b      	lsrs	r3, r3, #5
 8000678:	60fb      	str	r3, [r7, #12]

	//Place the Mantissa part in appropriate bit position . refer USART_BRR
	tempreg |= M_part << 4;
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	011b      	lsls	r3, r3, #4
 800067e:	693a      	ldr	r2, [r7, #16]
 8000680:	4313      	orrs	r3, r2
 8000682:	613b      	str	r3, [r7, #16]

	//Extract the fraction part
	F_part = (usartdiv - (M_part * 100));
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	2264      	movs	r2, #100	@ 0x64
 8000688:	fb02 f303 	mul.w	r3, r2, r3
 800068c:	69ba      	ldr	r2, [r7, #24]
 800068e:	1ad3      	subs	r3, r2, r3
 8000690:	617b      	str	r3, [r7, #20]

	//Calculate the final fractional
	if(pUSARTx->CR1 & ( 1 << USART_CR1_OVER8))
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	68db      	ldr	r3, [r3, #12]
 8000696:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800069a:	2b00      	cmp	r3, #0
 800069c:	d00a      	beq.n	80006b4 <USART_SetBaudRate+0xac>
	{
	  //OVER8 = 1 , over sampling by 8
	  F_part = ((( F_part * 8)+ 50) / 100)& ((uint8_t)0x07);
 800069e:	697b      	ldr	r3, [r7, #20]
 80006a0:	00db      	lsls	r3, r3, #3
 80006a2:	3332      	adds	r3, #50	@ 0x32
 80006a4:	4a10      	ldr	r2, [pc, #64]	@ (80006e8 <USART_SetBaudRate+0xe0>)
 80006a6:	fba2 2303 	umull	r2, r3, r2, r3
 80006aa:	095b      	lsrs	r3, r3, #5
 80006ac:	f003 0307 	and.w	r3, r3, #7
 80006b0:	617b      	str	r3, [r7, #20]
 80006b2:	e009      	b.n	80006c8 <USART_SetBaudRate+0xc0>

	}else
	{
	   //over sampling by 16
	   F_part = ((( F_part * 16)+ 50) / 100) & ((uint8_t)0x0F);
 80006b4:	697b      	ldr	r3, [r7, #20]
 80006b6:	011b      	lsls	r3, r3, #4
 80006b8:	3332      	adds	r3, #50	@ 0x32
 80006ba:	4a0b      	ldr	r2, [pc, #44]	@ (80006e8 <USART_SetBaudRate+0xe0>)
 80006bc:	fba2 2303 	umull	r2, r3, r2, r3
 80006c0:	095b      	lsrs	r3, r3, #5
 80006c2:	f003 030f 	and.w	r3, r3, #15
 80006c6:	617b      	str	r3, [r7, #20]

	}

	//Place the fractional part in appropriate bit position . refer USART_BRR
	tempreg |= F_part;
 80006c8:	693a      	ldr	r2, [r7, #16]
 80006ca:	697b      	ldr	r3, [r7, #20]
 80006cc:	4313      	orrs	r3, r2
 80006ce:	613b      	str	r3, [r7, #16]

	//copy the value of tempreg in to BRR register
	pUSARTx->BRR = tempreg;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	693a      	ldr	r2, [r7, #16]
 80006d4:	609a      	str	r2, [r3, #8]
}
 80006d6:	bf00      	nop
 80006d8:	3720      	adds	r7, #32
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	40011000 	.word	0x40011000
 80006e4:	40011400 	.word	0x40011400
 80006e8:	51eb851f 	.word	0x51eb851f

080006ec <GPIO_Init>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b086      	sub	sp, #24
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]

	uint32_t temp = 0; //temp register
 80006f4:	2300      	movs	r3, #0
 80006f6:	617b      	str	r3, [r7, #20]


	//enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	2101      	movs	r1, #1
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 f994 	bl	8000a2c <GPIO_PeriClockControl>

	//1. configure the mode of GPIO pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	795b      	ldrb	r3, [r3, #5]
 8000708:	2b03      	cmp	r3, #3
 800070a:	d821      	bhi.n	8000750 <GPIO_Init+0x64>
	{
		//non-interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 *pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	795b      	ldrb	r3, [r3, #5]
 8000710:	461a      	mov	r2, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	791b      	ldrb	r3, [r3, #4]
 8000716:	005b      	lsls	r3, r3, #1
 8000718:	fa02 f303 	lsl.w	r3, r2, r3
 800071c:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing the related bit fields
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	791b      	ldrb	r3, [r3, #4]
 8000728:	4619      	mov	r1, r3
 800072a:	2303      	movs	r3, #3
 800072c:	408b      	lsls	r3, r1
 800072e:	43db      	mvns	r3, r3
 8000730:	4619      	mov	r1, r3
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	400a      	ands	r2, r1
 8000738:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	6819      	ldr	r1, [r3, #0]
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	697a      	ldr	r2, [r7, #20]
 8000746:	430a      	orrs	r2, r1
 8000748:	601a      	str	r2, [r3, #0]
		temp = 0;
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]
 800074e:	e0ca      	b.n	80008e6 <GPIO_Init+0x1fa>
	}
	else
	{
		//interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	795b      	ldrb	r3, [r3, #5]
 8000754:	2b04      	cmp	r3, #4
 8000756:	d117      	bne.n	8000788 <GPIO_Init+0x9c>
		{
			//1. configure the falling trigger selection register
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000758:	4b4a      	ldr	r3, [pc, #296]	@ (8000884 <GPIO_Init+0x198>)
 800075a:	68db      	ldr	r3, [r3, #12]
 800075c:	687a      	ldr	r2, [r7, #4]
 800075e:	7912      	ldrb	r2, [r2, #4]
 8000760:	4611      	mov	r1, r2
 8000762:	2201      	movs	r2, #1
 8000764:	408a      	lsls	r2, r1
 8000766:	4611      	mov	r1, r2
 8000768:	4a46      	ldr	r2, [pc, #280]	@ (8000884 <GPIO_Init+0x198>)
 800076a:	430b      	orrs	r3, r1
 800076c:	60d3      	str	r3, [r2, #12]
			//clear the corresponding rising trigger selection register
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800076e:	4b45      	ldr	r3, [pc, #276]	@ (8000884 <GPIO_Init+0x198>)
 8000770:	689b      	ldr	r3, [r3, #8]
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	7912      	ldrb	r2, [r2, #4]
 8000776:	4611      	mov	r1, r2
 8000778:	2201      	movs	r2, #1
 800077a:	408a      	lsls	r2, r1
 800077c:	43d2      	mvns	r2, r2
 800077e:	4611      	mov	r1, r2
 8000780:	4a40      	ldr	r2, [pc, #256]	@ (8000884 <GPIO_Init+0x198>)
 8000782:	400b      	ands	r3, r1
 8000784:	6093      	str	r3, [r2, #8]
 8000786:	e035      	b.n	80007f4 <GPIO_Init+0x108>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	795b      	ldrb	r3, [r3, #5]
 800078c:	2b05      	cmp	r3, #5
 800078e:	d117      	bne.n	80007c0 <GPIO_Init+0xd4>
		{
			//1. configure the rising trigger selection register
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000790:	4b3c      	ldr	r3, [pc, #240]	@ (8000884 <GPIO_Init+0x198>)
 8000792:	689b      	ldr	r3, [r3, #8]
 8000794:	687a      	ldr	r2, [r7, #4]
 8000796:	7912      	ldrb	r2, [r2, #4]
 8000798:	4611      	mov	r1, r2
 800079a:	2201      	movs	r2, #1
 800079c:	408a      	lsls	r2, r1
 800079e:	4611      	mov	r1, r2
 80007a0:	4a38      	ldr	r2, [pc, #224]	@ (8000884 <GPIO_Init+0x198>)
 80007a2:	430b      	orrs	r3, r1
 80007a4:	6093      	str	r3, [r2, #8]
			//clear the corresponding falling trigger selection register
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007a6:	4b37      	ldr	r3, [pc, #220]	@ (8000884 <GPIO_Init+0x198>)
 80007a8:	68db      	ldr	r3, [r3, #12]
 80007aa:	687a      	ldr	r2, [r7, #4]
 80007ac:	7912      	ldrb	r2, [r2, #4]
 80007ae:	4611      	mov	r1, r2
 80007b0:	2201      	movs	r2, #1
 80007b2:	408a      	lsls	r2, r1
 80007b4:	43d2      	mvns	r2, r2
 80007b6:	4611      	mov	r1, r2
 80007b8:	4a32      	ldr	r2, [pc, #200]	@ (8000884 <GPIO_Init+0x198>)
 80007ba:	400b      	ands	r3, r1
 80007bc:	60d3      	str	r3, [r2, #12]
 80007be:	e019      	b.n	80007f4 <GPIO_Init+0x108>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	795b      	ldrb	r3, [r3, #5]
 80007c4:	2b06      	cmp	r3, #6
 80007c6:	d115      	bne.n	80007f4 <GPIO_Init+0x108>
		{
			//1. configure both falling trigger selection register and rising trigger selection register
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000884 <GPIO_Init+0x198>)
 80007ca:	68db      	ldr	r3, [r3, #12]
 80007cc:	687a      	ldr	r2, [r7, #4]
 80007ce:	7912      	ldrb	r2, [r2, #4]
 80007d0:	4611      	mov	r1, r2
 80007d2:	2201      	movs	r2, #1
 80007d4:	408a      	lsls	r2, r1
 80007d6:	4611      	mov	r1, r2
 80007d8:	4a2a      	ldr	r2, [pc, #168]	@ (8000884 <GPIO_Init+0x198>)
 80007da:	430b      	orrs	r3, r1
 80007dc:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007de:	4b29      	ldr	r3, [pc, #164]	@ (8000884 <GPIO_Init+0x198>)
 80007e0:	689b      	ldr	r3, [r3, #8]
 80007e2:	687a      	ldr	r2, [r7, #4]
 80007e4:	7912      	ldrb	r2, [r2, #4]
 80007e6:	4611      	mov	r1, r2
 80007e8:	2201      	movs	r2, #1
 80007ea:	408a      	lsls	r2, r1
 80007ec:	4611      	mov	r1, r2
 80007ee:	4a25      	ldr	r2, [pc, #148]	@ (8000884 <GPIO_Init+0x198>)
 80007f0:	430b      	orrs	r3, r1
 80007f2:	6093      	str	r3, [r2, #8]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	791b      	ldrb	r3, [r3, #4]
 80007f8:	089b      	lsrs	r3, r3, #2
 80007fa:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	791b      	ldrb	r3, [r3, #4]
 8000800:	f003 0303 	and.w	r3, r3, #3
 8000804:	74bb      	strb	r3, [r7, #18]

		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4a1f      	ldr	r2, [pc, #124]	@ (8000888 <GPIO_Init+0x19c>)
 800080c:	4293      	cmp	r3, r2
 800080e:	d04d      	beq.n	80008ac <GPIO_Init+0x1c0>
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a1d      	ldr	r2, [pc, #116]	@ (800088c <GPIO_Init+0x1a0>)
 8000816:	4293      	cmp	r3, r2
 8000818:	d032      	beq.n	8000880 <GPIO_Init+0x194>
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4a1c      	ldr	r2, [pc, #112]	@ (8000890 <GPIO_Init+0x1a4>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d02b      	beq.n	800087c <GPIO_Init+0x190>
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4a1a      	ldr	r2, [pc, #104]	@ (8000894 <GPIO_Init+0x1a8>)
 800082a:	4293      	cmp	r3, r2
 800082c:	d024      	beq.n	8000878 <GPIO_Init+0x18c>
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4a19      	ldr	r2, [pc, #100]	@ (8000898 <GPIO_Init+0x1ac>)
 8000834:	4293      	cmp	r3, r2
 8000836:	d01d      	beq.n	8000874 <GPIO_Init+0x188>
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a17      	ldr	r2, [pc, #92]	@ (800089c <GPIO_Init+0x1b0>)
 800083e:	4293      	cmp	r3, r2
 8000840:	d016      	beq.n	8000870 <GPIO_Init+0x184>
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4a16      	ldr	r2, [pc, #88]	@ (80008a0 <GPIO_Init+0x1b4>)
 8000848:	4293      	cmp	r3, r2
 800084a:	d00f      	beq.n	800086c <GPIO_Init+0x180>
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a14      	ldr	r2, [pc, #80]	@ (80008a4 <GPIO_Init+0x1b8>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d008      	beq.n	8000868 <GPIO_Init+0x17c>
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	4a13      	ldr	r2, [pc, #76]	@ (80008a8 <GPIO_Init+0x1bc>)
 800085c:	4293      	cmp	r3, r2
 800085e:	d101      	bne.n	8000864 <GPIO_Init+0x178>
 8000860:	2308      	movs	r3, #8
 8000862:	e024      	b.n	80008ae <GPIO_Init+0x1c2>
 8000864:	2300      	movs	r3, #0
 8000866:	e022      	b.n	80008ae <GPIO_Init+0x1c2>
 8000868:	2307      	movs	r3, #7
 800086a:	e020      	b.n	80008ae <GPIO_Init+0x1c2>
 800086c:	2306      	movs	r3, #6
 800086e:	e01e      	b.n	80008ae <GPIO_Init+0x1c2>
 8000870:	2305      	movs	r3, #5
 8000872:	e01c      	b.n	80008ae <GPIO_Init+0x1c2>
 8000874:	2304      	movs	r3, #4
 8000876:	e01a      	b.n	80008ae <GPIO_Init+0x1c2>
 8000878:	2303      	movs	r3, #3
 800087a:	e018      	b.n	80008ae <GPIO_Init+0x1c2>
 800087c:	2302      	movs	r3, #2
 800087e:	e016      	b.n	80008ae <GPIO_Init+0x1c2>
 8000880:	2301      	movs	r3, #1
 8000882:	e014      	b.n	80008ae <GPIO_Init+0x1c2>
 8000884:	40013c00 	.word	0x40013c00
 8000888:	40020000 	.word	0x40020000
 800088c:	40020400 	.word	0x40020400
 8000890:	40020800 	.word	0x40020800
 8000894:	40020c00 	.word	0x40020c00
 8000898:	40021000 	.word	0x40021000
 800089c:	40021400 	.word	0x40021400
 80008a0:	40021800 	.word	0x40021800
 80008a4:	40021c00 	.word	0x40021c00
 80008a8:	40022000 	.word	0x40022000
 80008ac:	2300      	movs	r3, #0
 80008ae:	747b      	strb	r3, [r7, #17]

		SYSCFG_PCLK_EN();
 80008b0:	4b5b      	ldr	r3, [pc, #364]	@ (8000a20 <GPIO_Init+0x334>)
 80008b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008b4:	4a5a      	ldr	r2, [pc, #360]	@ (8000a20 <GPIO_Init+0x334>)
 80008b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008ba:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << (temp2 * 4);
 80008bc:	7c7a      	ldrb	r2, [r7, #17]
 80008be:	7cbb      	ldrb	r3, [r7, #18]
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	fa02 f103 	lsl.w	r1, r2, r3
 80008c6:	4a57      	ldr	r2, [pc, #348]	@ (8000a24 <GPIO_Init+0x338>)
 80008c8:	7cfb      	ldrb	r3, [r7, #19]
 80008ca:	3302      	adds	r3, #2
 80008cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008d0:	4b55      	ldr	r3, [pc, #340]	@ (8000a28 <GPIO_Init+0x33c>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	687a      	ldr	r2, [r7, #4]
 80008d6:	7912      	ldrb	r2, [r2, #4]
 80008d8:	4611      	mov	r1, r2
 80008da:	2201      	movs	r2, #1
 80008dc:	408a      	lsls	r2, r1
 80008de:	4611      	mov	r1, r2
 80008e0:	4a51      	ldr	r2, [pc, #324]	@ (8000a28 <GPIO_Init+0x33c>)
 80008e2:	430b      	orrs	r3, r1
 80008e4:	6013      	str	r3, [r2, #0]

	}

	temp = 0;
 80008e6:	2300      	movs	r3, #0
 80008e8:	617b      	str	r3, [r7, #20]
	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	799b      	ldrb	r3, [r3, #6]
 80008ee:	461a      	mov	r2, r3
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	791b      	ldrb	r3, [r3, #4]
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing the related bit fields
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	689a      	ldr	r2, [r3, #8]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	791b      	ldrb	r3, [r3, #4]
 8000906:	4619      	mov	r1, r3
 8000908:	2303      	movs	r3, #3
 800090a:	408b      	lsls	r3, r1
 800090c:	43db      	mvns	r3, r3
 800090e:	4619      	mov	r1, r3
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	400a      	ands	r2, r1
 8000916:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	6899      	ldr	r1, [r3, #8]
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	697a      	ldr	r2, [r7, #20]
 8000924:	430a      	orrs	r2, r1
 8000926:	609a      	str	r2, [r3, #8]

	temp = 0;
 8000928:	2300      	movs	r3, #0
 800092a:	617b      	str	r3, [r7, #20]
	//3. configure the pupd setting
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	79db      	ldrb	r3, [r3, #7]
 8000930:	461a      	mov	r2, r3
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	791b      	ldrb	r3, [r3, #4]
 8000936:	005b      	lsls	r3, r3, #1
 8000938:	fa02 f303 	lsl.w	r3, r2, r3
 800093c:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing the related bit fields
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	68da      	ldr	r2, [r3, #12]
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	791b      	ldrb	r3, [r3, #4]
 8000948:	4619      	mov	r1, r3
 800094a:	2303      	movs	r3, #3
 800094c:	408b      	lsls	r3, r1
 800094e:	43db      	mvns	r3, r3
 8000950:	4619      	mov	r1, r3
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	400a      	ands	r2, r1
 8000958:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	68d9      	ldr	r1, [r3, #12]
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	697a      	ldr	r2, [r7, #20]
 8000966:	430a      	orrs	r2, r1
 8000968:	60da      	str	r2, [r3, #12]

	temp = 0;
 800096a:	2300      	movs	r3, #0
 800096c:	617b      	str	r3, [r7, #20]
	//4. configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	7a1b      	ldrb	r3, [r3, #8]
 8000972:	461a      	mov	r2, r3
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	791b      	ldrb	r3, [r3, #4]
 8000978:	fa02 f303 	lsl.w	r3, r2, r3
 800097c:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing the related bit fields
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	685a      	ldr	r2, [r3, #4]
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	791b      	ldrb	r3, [r3, #4]
 8000988:	4619      	mov	r1, r3
 800098a:	2301      	movs	r3, #1
 800098c:	408b      	lsls	r3, r1
 800098e:	43db      	mvns	r3, r3
 8000990:	4619      	mov	r1, r3
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	400a      	ands	r2, r1
 8000998:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	6859      	ldr	r1, [r3, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	697a      	ldr	r2, [r7, #20]
 80009a6:	430a      	orrs	r2, r1
 80009a8:	605a      	str	r2, [r3, #4]

	//5. configure the alternate functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	795b      	ldrb	r3, [r3, #5]
 80009ae:	2b02      	cmp	r3, #2
 80009b0:	d131      	bne.n	8000a16 <GPIO_Init+0x32a>
	{
		//configure the alternate function registers
		uint8_t temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) / 8;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	791b      	ldrb	r3, [r3, #4]
 80009b6:	08db      	lsrs	r3, r3, #3
 80009b8:	743b      	strb	r3, [r7, #16]
		uint8_t temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) % 8;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	791b      	ldrb	r3, [r3, #4]
 80009be:	f003 0307 	and.w	r3, r3, #7
 80009c2:	73fb      	strb	r3, [r7, #15]

		pGPIOHandle->pGPIOx->AFR[temp1] &= ~( 0xF<< (4 * temp2));
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	7c3a      	ldrb	r2, [r7, #16]
 80009ca:	3208      	adds	r2, #8
 80009cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80009d0:	7bfb      	ldrb	r3, [r7, #15]
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	220f      	movs	r2, #15
 80009d6:	fa02 f303 	lsl.w	r3, r2, r3
 80009da:	43db      	mvns	r3, r3
 80009dc:	4618      	mov	r0, r3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	7c3a      	ldrb	r2, [r7, #16]
 80009e4:	4001      	ands	r1, r0
 80009e6:	3208      	adds	r2, #8
 80009e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	7c3a      	ldrb	r2, [r7, #16]
 80009f2:	3208      	adds	r2, #8
 80009f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	7a5b      	ldrb	r3, [r3, #9]
 80009fc:	461a      	mov	r2, r3
 80009fe:	7bfb      	ldrb	r3, [r7, #15]
 8000a00:	009b      	lsls	r3, r3, #2
 8000a02:	fa02 f303 	lsl.w	r3, r2, r3
 8000a06:	4618      	mov	r0, r3
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	7c3a      	ldrb	r2, [r7, #16]
 8000a0e:	4301      	orrs	r1, r0
 8000a10:	3208      	adds	r2, #8
 8000a12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}

}
 8000a16:	bf00      	nop
 8000a18:	3718      	adds	r7, #24
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40023800 	.word	0x40023800
 8000a24:	40013800 	.word	0x40013800
 8000a28:	40013c00 	.word	0x40013c00

08000a2c <GPIO_PeriClockControl>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	460b      	mov	r3, r1
 8000a36:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE)
 8000a38:	78fb      	ldrb	r3, [r7, #3]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d15e      	bne.n	8000afc <GPIO_PeriClockControl+0xd0>
	{
		if(pGPIOx == GPIOA)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4a60      	ldr	r2, [pc, #384]	@ (8000bc4 <GPIO_PeriClockControl+0x198>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d106      	bne.n	8000a54 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000a46:	4b60      	ldr	r3, [pc, #384]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4a:	4a5f      	ldr	r2, [pc, #380]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000a4c:	f043 0301 	orr.w	r3, r3, #1
 8000a50:	6313      	str	r3, [r2, #48]	@ 0x30
		{
			GPIOI_PCLK_DI();
		}

	}
}
 8000a52:	e0b1      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOB)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4a5d      	ldr	r2, [pc, #372]	@ (8000bcc <GPIO_PeriClockControl+0x1a0>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d106      	bne.n	8000a6a <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000a5c:	4b5a      	ldr	r3, [pc, #360]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a60:	4a59      	ldr	r2, [pc, #356]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000a62:	f043 0302 	orr.w	r3, r3, #2
 8000a66:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a68:	e0a6      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOC)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	4a58      	ldr	r2, [pc, #352]	@ (8000bd0 <GPIO_PeriClockControl+0x1a4>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d106      	bne.n	8000a80 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000a72:	4b55      	ldr	r3, [pc, #340]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	4a54      	ldr	r2, [pc, #336]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000a78:	f043 0304 	orr.w	r3, r3, #4
 8000a7c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a7e:	e09b      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOD)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	4a54      	ldr	r2, [pc, #336]	@ (8000bd4 <GPIO_PeriClockControl+0x1a8>)
 8000a84:	4293      	cmp	r3, r2
 8000a86:	d106      	bne.n	8000a96 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000a88:	4b4f      	ldr	r3, [pc, #316]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8c:	4a4e      	ldr	r2, [pc, #312]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000a8e:	f043 0308 	orr.w	r3, r3, #8
 8000a92:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a94:	e090      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOE)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4a4f      	ldr	r2, [pc, #316]	@ (8000bd8 <GPIO_PeriClockControl+0x1ac>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d106      	bne.n	8000aac <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000a9e:	4b4a      	ldr	r3, [pc, #296]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa2:	4a49      	ldr	r2, [pc, #292]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000aa4:	f043 0310 	orr.w	r3, r3, #16
 8000aa8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000aaa:	e085      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOF)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	4a4b      	ldr	r2, [pc, #300]	@ (8000bdc <GPIO_PeriClockControl+0x1b0>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d106      	bne.n	8000ac2 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000ab4:	4b44      	ldr	r3, [pc, #272]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab8:	4a43      	ldr	r2, [pc, #268]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000aba:	f043 0320 	orr.w	r3, r3, #32
 8000abe:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000ac0:	e07a      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOG)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	4a46      	ldr	r2, [pc, #280]	@ (8000be0 <GPIO_PeriClockControl+0x1b4>)
 8000ac6:	4293      	cmp	r3, r2
 8000ac8:	d106      	bne.n	8000ad8 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000aca:	4b3f      	ldr	r3, [pc, #252]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	4a3e      	ldr	r2, [pc, #248]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000ad0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ad4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000ad6:	e06f      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOH)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	4a42      	ldr	r2, [pc, #264]	@ (8000be4 <GPIO_PeriClockControl+0x1b8>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d106      	bne.n	8000aee <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000ae0:	4b39      	ldr	r3, [pc, #228]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae4:	4a38      	ldr	r2, [pc, #224]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000ae6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000aea:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000aec:	e064      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
			GPIOI_PCLK_EN();
 8000aee:	4b36      	ldr	r3, [pc, #216]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	4a35      	ldr	r2, [pc, #212]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000af4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000af8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000afa:	e05d      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		if(pGPIOx == GPIOA)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	4a31      	ldr	r2, [pc, #196]	@ (8000bc4 <GPIO_PeriClockControl+0x198>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d106      	bne.n	8000b12 <GPIO_PeriClockControl+0xe6>
			GPIOA_PCLK_DI();
 8000b04:	4b30      	ldr	r3, [pc, #192]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b08:	4a2f      	ldr	r2, [pc, #188]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b0a:	f023 0301 	bic.w	r3, r3, #1
 8000b0e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b10:	e052      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOB)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	4a2d      	ldr	r2, [pc, #180]	@ (8000bcc <GPIO_PeriClockControl+0x1a0>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d106      	bne.n	8000b28 <GPIO_PeriClockControl+0xfc>
			GPIOB_PCLK_DI();
 8000b1a:	4b2b      	ldr	r3, [pc, #172]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1e:	4a2a      	ldr	r2, [pc, #168]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b20:	f023 0302 	bic.w	r3, r3, #2
 8000b24:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b26:	e047      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOC)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4a29      	ldr	r2, [pc, #164]	@ (8000bd0 <GPIO_PeriClockControl+0x1a4>)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d106      	bne.n	8000b3e <GPIO_PeriClockControl+0x112>
			GPIOC_PCLK_DI();
 8000b30:	4b25      	ldr	r3, [pc, #148]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b34:	4a24      	ldr	r2, [pc, #144]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b36:	f023 0304 	bic.w	r3, r3, #4
 8000b3a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b3c:	e03c      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOD)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4a24      	ldr	r2, [pc, #144]	@ (8000bd4 <GPIO_PeriClockControl+0x1a8>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d106      	bne.n	8000b54 <GPIO_PeriClockControl+0x128>
			GPIOD_PCLK_DI();
 8000b46:	4b20      	ldr	r3, [pc, #128]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4a:	4a1f      	ldr	r2, [pc, #124]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b4c:	f023 0308 	bic.w	r3, r3, #8
 8000b50:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b52:	e031      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOE)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	4a20      	ldr	r2, [pc, #128]	@ (8000bd8 <GPIO_PeriClockControl+0x1ac>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d106      	bne.n	8000b6a <GPIO_PeriClockControl+0x13e>
			GPIOE_PCLK_DI();
 8000b5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b60:	4a19      	ldr	r2, [pc, #100]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b62:	f023 0310 	bic.w	r3, r3, #16
 8000b66:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b68:	e026      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOF)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000bdc <GPIO_PeriClockControl+0x1b0>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d106      	bne.n	8000b80 <GPIO_PeriClockControl+0x154>
			GPIOF_PCLK_DI();
 8000b72:	4b15      	ldr	r3, [pc, #84]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b76:	4a14      	ldr	r2, [pc, #80]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b78:	f023 0320 	bic.w	r3, r3, #32
 8000b7c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b7e:	e01b      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOG)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4a17      	ldr	r2, [pc, #92]	@ (8000be0 <GPIO_PeriClockControl+0x1b4>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d106      	bne.n	8000b96 <GPIO_PeriClockControl+0x16a>
			GPIOG_PCLK_DI();
 8000b88:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8c:	4a0e      	ldr	r2, [pc, #56]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000b8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000b92:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b94:	e010      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOH)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4a12      	ldr	r2, [pc, #72]	@ (8000be4 <GPIO_PeriClockControl+0x1b8>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d106      	bne.n	8000bac <GPIO_PeriClockControl+0x180>
			GPIOH_PCLK_DI();
 8000b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba2:	4a09      	ldr	r2, [pc, #36]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000ba4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000ba8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000baa:	e005      	b.n	8000bb8 <GPIO_PeriClockControl+0x18c>
			GPIOI_PCLK_DI();
 8000bac:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb0:	4a05      	ldr	r2, [pc, #20]	@ (8000bc8 <GPIO_PeriClockControl+0x19c>)
 8000bb2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000bb6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000bb8:	bf00      	nop
 8000bba:	370c      	adds	r7, #12
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	40020000 	.word	0x40020000
 8000bc8:	40023800 	.word	0x40023800
 8000bcc:	40020400 	.word	0x40020400
 8000bd0:	40020800 	.word	0x40020800
 8000bd4:	40020c00 	.word	0x40020c00
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	40021400 	.word	0x40021400
 8000be0:	40021800 	.word	0x40021800
 8000be4:	40021c00 	.word	0x40021c00

08000be8 <sw_delay>:
void USART1_GPIO_Init();
void USART1_Init();


void sw_delay(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
	uint32_t i;
	for(i = 0; i <500000/2; i++);
 8000bee:	2300      	movs	r3, #0
 8000bf0:	607b      	str	r3, [r7, #4]
 8000bf2:	e002      	b.n	8000bfa <sw_delay+0x12>
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	607b      	str	r3, [r7, #4]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4a04      	ldr	r2, [pc, #16]	@ (8000c10 <sw_delay+0x28>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d9f8      	bls.n	8000bf4 <sw_delay+0xc>
}
 8000c02:	bf00      	nop
 8000c04:	bf00      	nop
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	0003d08f 	.word	0x0003d08f

08000c14 <main>:
int main()
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
	//Data[4] = 0x5A;
	//Data[5] = 0xA5;
	//Data[6] = 0x5A;
	//Data[7] = 0xFF;

	USART1_GPIO_Init();
 8000c18:	f000 f81a 	bl	8000c50 <USART1_GPIO_Init>


	USART1_Init();
 8000c1c:	f000 f83a 	bl	8000c94 <USART1_Init>


	USART_PeripheralControl(USART2, ENABLE);
 8000c20:	2101      	movs	r1, #1
 8000c22:	4808      	ldr	r0, [pc, #32]	@ (8000c44 <main+0x30>)
 8000c24:	f7ff fbee 	bl	8000404 <USART_PeripheralControl>

	while(1)
	{
		USART_SendData(&USART1_Handle, msg, strlen(msg));
 8000c28:	4807      	ldr	r0, [pc, #28]	@ (8000c48 <main+0x34>)
 8000c2a:	f7ff facd 	bl	80001c8 <strlen>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	461a      	mov	r2, r3
 8000c32:	4905      	ldr	r1, [pc, #20]	@ (8000c48 <main+0x34>)
 8000c34:	4805      	ldr	r0, [pc, #20]	@ (8000c4c <main+0x38>)
 8000c36:	f7ff fc94 	bl	8000562 <USART_SendData>
		sw_delay();
 8000c3a:	f7ff ffd5 	bl	8000be8 <sw_delay>
		USART_SendData(&USART1_Handle, msg, strlen(msg));
 8000c3e:	bf00      	nop
 8000c40:	e7f2      	b.n	8000c28 <main+0x14>
 8000c42:	bf00      	nop
 8000c44:	40004400 	.word	0x40004400
 8000c48:	20000014 	.word	0x20000014
 8000c4c:	20000430 	.word	0x20000430

08000c50 <USART1_GPIO_Init>:

	return 0;
}

void USART1_GPIO_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
	GPIO_Handle_t USART1IO_Handle;
	USART1IO_Handle.pGPIOx = GPIOA;
 8000c56:	4b0e      	ldr	r3, [pc, #56]	@ (8000c90 <USART1_GPIO_Init+0x40>)
 8000c58:	607b      	str	r3, [r7, #4]
	USART1IO_Handle.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	727b      	strb	r3, [r7, #9]
	USART1IO_Handle.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	733b      	strb	r3, [r7, #12]
	USART1IO_Handle.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000c62:	2301      	movs	r3, #1
 8000c64:	72fb      	strb	r3, [r7, #11]
	USART1IO_Handle.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000c66:	2302      	movs	r3, #2
 8000c68:	72bb      	strb	r3, [r7, #10]
	USART1IO_Handle.GPIO_PinConfig.GPIO_PinAltFunMode = 7;
 8000c6a:	2307      	movs	r3, #7
 8000c6c:	737b      	strb	r3, [r7, #13]

	USART1IO_Handle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_2;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&USART1IO_Handle);
 8000c72:	1d3b      	adds	r3, r7, #4
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff fd39 	bl	80006ec <GPIO_Init>

	USART1IO_Handle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&USART1IO_Handle);
 8000c7e:	1d3b      	adds	r3, r7, #4
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff fd33 	bl	80006ec <GPIO_Init>
}
 8000c86:	bf00      	nop
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	40020000 	.word	0x40020000

08000c94 <USART1_Init>:


void USART1_Init()
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
	USART1_Handle.pUSARTx = USART2;
 8000c98:	4b0d      	ldr	r3, [pc, #52]	@ (8000cd0 <USART1_Init+0x3c>)
 8000c9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000cd4 <USART1_Init+0x40>)
 8000c9c:	601a      	str	r2, [r3, #0]
	USART1_Handle.USART_Config.USART_Baud = USART_STD_BAUD_115200;
 8000c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd0 <USART1_Init+0x3c>)
 8000ca0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ca4:	609a      	str	r2, [r3, #8]
	USART1_Handle.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 8000ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd0 <USART1_Init+0x3c>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	73da      	strb	r2, [r3, #15]
	USART1_Handle.USART_Config.USART_Mode = USART_MODE_TXRX;
 8000cac:	4b08      	ldr	r3, [pc, #32]	@ (8000cd0 <USART1_Init+0x3c>)
 8000cae:	2202      	movs	r2, #2
 8000cb0:	711a      	strb	r2, [r3, #4]
	USART1_Handle.USART_Config.USART_NoOfStopBits = USART_STOPBITS_1;
 8000cb2:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <USART1_Init+0x3c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	731a      	strb	r2, [r3, #12]
	USART1_Handle.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 8000cb8:	4b05      	ldr	r3, [pc, #20]	@ (8000cd0 <USART1_Init+0x3c>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	735a      	strb	r2, [r3, #13]
	USART1_Handle.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 8000cbe:	4b04      	ldr	r3, [pc, #16]	@ (8000cd0 <USART1_Init+0x3c>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	739a      	strb	r2, [r3, #14]
	USART_Init(&USART1_Handle);
 8000cc4:	4802      	ldr	r0, [pc, #8]	@ (8000cd0 <USART1_Init+0x3c>)
 8000cc6:	f7ff fbd0 	bl	800046a <USART_Init>
}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	20000430 	.word	0x20000430
 8000cd4:	40004400 	.word	0x40004400

08000cd8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cd8:	480d      	ldr	r0, [pc, #52]	@ (8000d10 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cda:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cdc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ce0:	480c      	ldr	r0, [pc, #48]	@ (8000d14 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ce2:	490d      	ldr	r1, [pc, #52]	@ (8000d18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ce4:	4a0d      	ldr	r2, [pc, #52]	@ (8000d1c <LoopForever+0xe>)
  movs r3, #0
 8000ce6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce8:	e002      	b.n	8000cf0 <LoopCopyDataInit>

08000cea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cee:	3304      	adds	r3, #4

08000cf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cf4:	d3f9      	bcc.n	8000cea <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cf8:	4c0a      	ldr	r4, [pc, #40]	@ (8000d24 <LoopForever+0x16>)
  movs r3, #0
 8000cfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cfc:	e001      	b.n	8000d02 <LoopFillZerobss>

08000cfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d00:	3204      	adds	r2, #4

08000d02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d04:	d3fb      	bcc.n	8000cfe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d06:	f000 f811 	bl	8000d2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d0a:	f7ff ff83 	bl	8000c14 <main>

08000d0e <LoopForever>:

LoopForever:
  b LoopForever
 8000d0e:	e7fe      	b.n	8000d0e <LoopForever>
  ldr   r0, =_estack
 8000d10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d18:	20000414 	.word	0x20000414
  ldr r2, =_sidata
 8000d1c:	08000d9c 	.word	0x08000d9c
  ldr r2, =_sbss
 8000d20:	20000414 	.word	0x20000414
  ldr r4, =_ebss
 8000d24:	20000454 	.word	0x20000454

08000d28 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d28:	e7fe      	b.n	8000d28 <ADC_IRQHandler>
	...

08000d2c <__libc_init_array>:
 8000d2c:	b570      	push	{r4, r5, r6, lr}
 8000d2e:	4d0d      	ldr	r5, [pc, #52]	@ (8000d64 <__libc_init_array+0x38>)
 8000d30:	4c0d      	ldr	r4, [pc, #52]	@ (8000d68 <__libc_init_array+0x3c>)
 8000d32:	1b64      	subs	r4, r4, r5
 8000d34:	10a4      	asrs	r4, r4, #2
 8000d36:	2600      	movs	r6, #0
 8000d38:	42a6      	cmp	r6, r4
 8000d3a:	d109      	bne.n	8000d50 <__libc_init_array+0x24>
 8000d3c:	4d0b      	ldr	r5, [pc, #44]	@ (8000d6c <__libc_init_array+0x40>)
 8000d3e:	4c0c      	ldr	r4, [pc, #48]	@ (8000d70 <__libc_init_array+0x44>)
 8000d40:	f000 f818 	bl	8000d74 <_init>
 8000d44:	1b64      	subs	r4, r4, r5
 8000d46:	10a4      	asrs	r4, r4, #2
 8000d48:	2600      	movs	r6, #0
 8000d4a:	42a6      	cmp	r6, r4
 8000d4c:	d105      	bne.n	8000d5a <__libc_init_array+0x2e>
 8000d4e:	bd70      	pop	{r4, r5, r6, pc}
 8000d50:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d54:	4798      	blx	r3
 8000d56:	3601      	adds	r6, #1
 8000d58:	e7ee      	b.n	8000d38 <__libc_init_array+0xc>
 8000d5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d5e:	4798      	blx	r3
 8000d60:	3601      	adds	r6, #1
 8000d62:	e7f2      	b.n	8000d4a <__libc_init_array+0x1e>
 8000d64:	08000d94 	.word	0x08000d94
 8000d68:	08000d94 	.word	0x08000d94
 8000d6c:	08000d94 	.word	0x08000d94
 8000d70:	08000d98 	.word	0x08000d98

08000d74 <_init>:
 8000d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d76:	bf00      	nop
 8000d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d7a:	bc08      	pop	{r3}
 8000d7c:	469e      	mov	lr, r3
 8000d7e:	4770      	bx	lr

08000d80 <_fini>:
 8000d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d82:	bf00      	nop
 8000d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d86:	bc08      	pop	{r3}
 8000d88:	469e      	mov	lr, r3
 8000d8a:	4770      	bx	lr
