
Lab 3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ba8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08002cb4  08002cb4  00012cb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ce0  08002ce0  0002004c  2**0
                  CONTENTS
  4 .ARM          00000000  08002ce0  08002ce0  0002004c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ce0  08002ce0  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ce0  08002ce0  00012ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ce4  08002ce4  00012ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08002ce8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  2000004c  08002d34  0002004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000016c  08002d34  0002016c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d3c  00000000  00000000  00020075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a93  00000000  00000000  00029db1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  0002b848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b0  00000000  00000000  0002c300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d0f  00000000  00000000  0002ccb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bbdc  00000000  00000000  000439bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008253f  00000000  00000000  0004f59b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1ada  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a48  00000000  00000000  000d1b30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000004c 	.word	0x2000004c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002c9c 	.word	0x08002c9c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000050 	.word	0x20000050
 8000148:	08002c9c 	.word	0x08002c9c

0800014c <isButtonPressed>:
int button_flag[NUM_OF_BUTTON] = {0, 0, 0};

int Button[NUM_OF_BUTTON] = {BUTTON1_Pin, BUTTON2_Pin, BUTTON3_Pin};
int TimeOutForKeyPress =  300;

int isButtonPressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button_flag[index] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000068 	.word	0x20000068

08000180 <subKeyProcess>:



void subKeyProcess(int index){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	button_flag[index] = 1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000068 	.word	0x20000068

080001a0 <getKeyInput>:

void getKeyInput(){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for(int index = 0; index < NUM_OF_BUTTON; index++){
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e063      	b.n	8000274 <getKeyInput+0xd4>
		KeyReg2[index] = KeyReg1[index];
 80001ac:	4a35      	ldr	r2, [pc, #212]	; (8000284 <getKeyInput+0xe4>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4934      	ldr	r1, [pc, #208]	; (8000288 <getKeyInput+0xe8>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[index] = KeyReg0[index];
 80001bc:	4a33      	ldr	r2, [pc, #204]	; (800028c <getKeyInput+0xec>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	492f      	ldr	r1, [pc, #188]	; (8000284 <getKeyInput+0xe4>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg0[index] = HAL_GPIO_ReadPin(GPIOA, Button[index]);
 80001cc:	4a30      	ldr	r2, [pc, #192]	; (8000290 <getKeyInput+0xf0>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001d4:	b29b      	uxth	r3, r3
 80001d6:	4619      	mov	r1, r3
 80001d8:	482e      	ldr	r0, [pc, #184]	; (8000294 <getKeyInput+0xf4>)
 80001da:	f001 fd1f 	bl	8001c1c <HAL_GPIO_ReadPin>
 80001de:	4603      	mov	r3, r0
 80001e0:	4619      	mov	r1, r3
 80001e2:	4a2a      	ldr	r2, [pc, #168]	; (800028c <getKeyInput+0xec>)
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if ((KeyReg1[index] == KeyReg0[index]) && (KeyReg1[index] == KeyReg2[index])){
 80001ea:	4a26      	ldr	r2, [pc, #152]	; (8000284 <getKeyInput+0xe4>)
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f2:	4926      	ldr	r1, [pc, #152]	; (800028c <getKeyInput+0xec>)
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001fa:	429a      	cmp	r2, r3
 80001fc:	d137      	bne.n	800026e <getKeyInput+0xce>
 80001fe:	4a21      	ldr	r2, [pc, #132]	; (8000284 <getKeyInput+0xe4>)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000206:	4920      	ldr	r1, [pc, #128]	; (8000288 <getKeyInput+0xe8>)
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800020e:	429a      	cmp	r2, r3
 8000210:	d12d      	bne.n	800026e <getKeyInput+0xce>
			if (KeyReg2[index] != KeyReg3[index]){
 8000212:	4a1d      	ldr	r2, [pc, #116]	; (8000288 <getKeyInput+0xe8>)
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800021a:	491f      	ldr	r1, [pc, #124]	; (8000298 <getKeyInput+0xf8>)
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000222:	429a      	cmp	r2, r3
 8000224:	d015      	beq.n	8000252 <getKeyInput+0xb2>
				KeyReg3[index] = KeyReg2[index];
 8000226:	4a18      	ldr	r2, [pc, #96]	; (8000288 <getKeyInput+0xe8>)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800022e:	491a      	ldr	r1, [pc, #104]	; (8000298 <getKeyInput+0xf8>)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				if (KeyReg3[index] == PRESSED_STATE){
 8000236:	4a18      	ldr	r2, [pc, #96]	; (8000298 <getKeyInput+0xf8>)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800023e:	2b00      	cmp	r3, #0
 8000240:	d115      	bne.n	800026e <getKeyInput+0xce>
					TimeOutForKeyPress = 300;
 8000242:	4b16      	ldr	r3, [pc, #88]	; (800029c <getKeyInput+0xfc>)
 8000244:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000248:	601a      	str	r2, [r3, #0]
					subKeyProcess(index);
 800024a:	6878      	ldr	r0, [r7, #4]
 800024c:	f7ff ff98 	bl	8000180 <subKeyProcess>
 8000250:	e00d      	b.n	800026e <getKeyInput+0xce>
				}
			}
			else{
				TimeOutForKeyPress--;
 8000252:	4b12      	ldr	r3, [pc, #72]	; (800029c <getKeyInput+0xfc>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	3b01      	subs	r3, #1
 8000258:	4a10      	ldr	r2, [pc, #64]	; (800029c <getKeyInput+0xfc>)
 800025a:	6013      	str	r3, [r2, #0]
				if(TimeOutForKeyPress == 0) KeyReg3[index] = NORMAL_STATE;
 800025c:	4b0f      	ldr	r3, [pc, #60]	; (800029c <getKeyInput+0xfc>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d104      	bne.n	800026e <getKeyInput+0xce>
 8000264:	4a0c      	ldr	r2, [pc, #48]	; (8000298 <getKeyInput+0xf8>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2101      	movs	r1, #1
 800026a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int index = 0; index < NUM_OF_BUTTON; index++){
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	3301      	adds	r3, #1
 8000272:	607b      	str	r3, [r7, #4]
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	2b02      	cmp	r3, #2
 8000278:	dd98      	ble.n	80001ac <getKeyInput+0xc>
			}
		}
	}
}
 800027a:	bf00      	nop
 800027c:	bf00      	nop
 800027e:	3708      	adds	r7, #8
 8000280:	46bd      	mov	sp, r7
 8000282:	bd80      	pop	{r7, pc}
 8000284:	2000000c 	.word	0x2000000c
 8000288:	20000018 	.word	0x20000018
 800028c:	20000000 	.word	0x20000000
 8000290:	20000030 	.word	0x20000030
 8000294:	40010800 	.word	0x40010800
 8000298:	20000024 	.word	0x20000024
 800029c:	2000003c 	.word	0x2000003c

080002a0 <fsm_auto_run>:

#include "fsm_auto.h"

int SEG7_buffer[2] = {0, 0};

void fsm_auto_run(){
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
	if(mode == MODE1){
 80002a4:	4b97      	ldr	r3, [pc, #604]	; (8000504 <fsm_auto_run+0x264>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	2b01      	cmp	r3, #1
 80002aa:	f040 8189 	bne.w	80005c0 <fsm_auto_run+0x320>
		switch(west_traffic){
 80002ae:	4b96      	ldr	r3, [pc, #600]	; (8000508 <fsm_auto_run+0x268>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	2b03      	cmp	r3, #3
 80002b4:	d86b      	bhi.n	800038e <fsm_auto_run+0xee>
 80002b6:	a201      	add	r2, pc, #4	; (adr r2, 80002bc <fsm_auto_run+0x1c>)
 80002b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002bc:	080002cd 	.word	0x080002cd
 80002c0:	080002db 	.word	0x080002db
 80002c4:	08000317 	.word	0x08000317
 80002c8:	08000353 	.word	0x08000353
		case INIT:

			west_traffic = RED_ON;
 80002cc:	4b8e      	ldr	r3, [pc, #568]	; (8000508 <fsm_auto_run+0x268>)
 80002ce:	2201      	movs	r2, #1
 80002d0:	601a      	str	r2, [r3, #0]
			setTimer1(100);
 80002d2:	2064      	movs	r0, #100	; 0x64
 80002d4:	f000 ff96 	bl	8001204 <setTimer1>
			break;
 80002d8:	e060      	b.n	800039c <fsm_auto_run+0xfc>
		case RED_ON:
			if(timer1_flag == 1){
 80002da:	4b8c      	ldr	r3, [pc, #560]	; (800050c <fsm_auto_run+0x26c>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	2b01      	cmp	r3, #1
 80002e0:	d157      	bne.n	8000392 <fsm_auto_run+0xf2>
				enableRED_WEST();
 80002e2:	f000 fc99 	bl	8000c18 <enableRED_WEST>
				SEG7_buffer[0] = counterRED_WEST;
 80002e6:	4b8a      	ldr	r3, [pc, #552]	; (8000510 <fsm_auto_run+0x270>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	4a8a      	ldr	r2, [pc, #552]	; (8000514 <fsm_auto_run+0x274>)
 80002ec:	6013      	str	r3, [r2, #0]
				counterRED_WEST--;
 80002ee:	4b88      	ldr	r3, [pc, #544]	; (8000510 <fsm_auto_run+0x270>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	3b01      	subs	r3, #1
 80002f4:	4a86      	ldr	r2, [pc, #536]	; (8000510 <fsm_auto_run+0x270>)
 80002f6:	6013      	str	r3, [r2, #0]
				if(counterRED_WEST == INIT){
 80002f8:	4b85      	ldr	r3, [pc, #532]	; (8000510 <fsm_auto_run+0x270>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d106      	bne.n	800030e <fsm_auto_run+0x6e>
					counterRED_WEST = AUTO_RED;
 8000300:	4b85      	ldr	r3, [pc, #532]	; (8000518 <fsm_auto_run+0x278>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	4a82      	ldr	r2, [pc, #520]	; (8000510 <fsm_auto_run+0x270>)
 8000306:	6013      	str	r3, [r2, #0]
					west_traffic = GREEN_ON;
 8000308:	4b7f      	ldr	r3, [pc, #508]	; (8000508 <fsm_auto_run+0x268>)
 800030a:	2202      	movs	r2, #2
 800030c:	601a      	str	r2, [r3, #0]
				}
				setTimer1(100);
 800030e:	2064      	movs	r0, #100	; 0x64
 8000310:	f000 ff78 	bl	8001204 <setTimer1>
			}
			break;
 8000314:	e03d      	b.n	8000392 <fsm_auto_run+0xf2>
		case GREEN_ON:
			if(timer1_flag == 1){
 8000316:	4b7d      	ldr	r3, [pc, #500]	; (800050c <fsm_auto_run+0x26c>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	2b01      	cmp	r3, #1
 800031c:	d13b      	bne.n	8000396 <fsm_auto_run+0xf6>
				enableGREEN_WEST();
 800031e:	f000 fca7 	bl	8000c70 <enableGREEN_WEST>
				SEG7_buffer[0] = counterGREEN_WEST;
 8000322:	4b7e      	ldr	r3, [pc, #504]	; (800051c <fsm_auto_run+0x27c>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	4a7b      	ldr	r2, [pc, #492]	; (8000514 <fsm_auto_run+0x274>)
 8000328:	6013      	str	r3, [r2, #0]
				counterGREEN_WEST--;
 800032a:	4b7c      	ldr	r3, [pc, #496]	; (800051c <fsm_auto_run+0x27c>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	3b01      	subs	r3, #1
 8000330:	4a7a      	ldr	r2, [pc, #488]	; (800051c <fsm_auto_run+0x27c>)
 8000332:	6013      	str	r3, [r2, #0]
				if(counterGREEN_WEST == INIT){
 8000334:	4b79      	ldr	r3, [pc, #484]	; (800051c <fsm_auto_run+0x27c>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	2b00      	cmp	r3, #0
 800033a:	d106      	bne.n	800034a <fsm_auto_run+0xaa>
					counterGREEN_WEST = AUTO_GREEN;
 800033c:	4b78      	ldr	r3, [pc, #480]	; (8000520 <fsm_auto_run+0x280>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	4a76      	ldr	r2, [pc, #472]	; (800051c <fsm_auto_run+0x27c>)
 8000342:	6013      	str	r3, [r2, #0]
					west_traffic = YELLOW_ON;
 8000344:	4b70      	ldr	r3, [pc, #448]	; (8000508 <fsm_auto_run+0x268>)
 8000346:	2203      	movs	r2, #3
 8000348:	601a      	str	r2, [r3, #0]
				}
				setTimer1(100);
 800034a:	2064      	movs	r0, #100	; 0x64
 800034c:	f000 ff5a 	bl	8001204 <setTimer1>
			}
			break;
 8000350:	e021      	b.n	8000396 <fsm_auto_run+0xf6>
		case YELLOW_ON:
			if(timer1_flag == 1){
 8000352:	4b6e      	ldr	r3, [pc, #440]	; (800050c <fsm_auto_run+0x26c>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	2b01      	cmp	r3, #1
 8000358:	d11f      	bne.n	800039a <fsm_auto_run+0xfa>
				enableYELLOW_WEST();
 800035a:	f000 fc73 	bl	8000c44 <enableYELLOW_WEST>
				SEG7_buffer[0] = counterYELLOW_WEST;
 800035e:	4b71      	ldr	r3, [pc, #452]	; (8000524 <fsm_auto_run+0x284>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	4a6c      	ldr	r2, [pc, #432]	; (8000514 <fsm_auto_run+0x274>)
 8000364:	6013      	str	r3, [r2, #0]
				counterYELLOW_WEST--;
 8000366:	4b6f      	ldr	r3, [pc, #444]	; (8000524 <fsm_auto_run+0x284>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	3b01      	subs	r3, #1
 800036c:	4a6d      	ldr	r2, [pc, #436]	; (8000524 <fsm_auto_run+0x284>)
 800036e:	6013      	str	r3, [r2, #0]
				if(counterYELLOW_WEST == INIT){
 8000370:	4b6c      	ldr	r3, [pc, #432]	; (8000524 <fsm_auto_run+0x284>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	2b00      	cmp	r3, #0
 8000376:	d106      	bne.n	8000386 <fsm_auto_run+0xe6>
					counterYELLOW_WEST = AUTO_YELLOW;
 8000378:	4b6b      	ldr	r3, [pc, #428]	; (8000528 <fsm_auto_run+0x288>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	4a69      	ldr	r2, [pc, #420]	; (8000524 <fsm_auto_run+0x284>)
 800037e:	6013      	str	r3, [r2, #0]
					west_traffic = RED_ON;
 8000380:	4b61      	ldr	r3, [pc, #388]	; (8000508 <fsm_auto_run+0x268>)
 8000382:	2201      	movs	r2, #1
 8000384:	601a      	str	r2, [r3, #0]
				}
				setTimer1(100);
 8000386:	2064      	movs	r0, #100	; 0x64
 8000388:	f000 ff3c 	bl	8001204 <setTimer1>
			}
			break;
 800038c:	e005      	b.n	800039a <fsm_auto_run+0xfa>
		default:
			break;
 800038e:	bf00      	nop
 8000390:	e004      	b.n	800039c <fsm_auto_run+0xfc>
			break;
 8000392:	bf00      	nop
 8000394:	e002      	b.n	800039c <fsm_auto_run+0xfc>
			break;
 8000396:	bf00      	nop
 8000398:	e000      	b.n	800039c <fsm_auto_run+0xfc>
			break;
 800039a:	bf00      	nop
		}

		switch(north_traffic){
 800039c:	4b63      	ldr	r3, [pc, #396]	; (800052c <fsm_auto_run+0x28c>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	2b03      	cmp	r3, #3
 80003a2:	d86c      	bhi.n	800047e <fsm_auto_run+0x1de>
 80003a4:	a201      	add	r2, pc, #4	; (adr r2, 80003ac <fsm_auto_run+0x10c>)
 80003a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003aa:	bf00      	nop
 80003ac:	080003bd 	.word	0x080003bd
 80003b0:	08000443 	.word	0x08000443
 80003b4:	080003cb 	.word	0x080003cb
 80003b8:	08000407 	.word	0x08000407
		case INIT:
			north_traffic = GREEN_ON;
 80003bc:	4b5b      	ldr	r3, [pc, #364]	; (800052c <fsm_auto_run+0x28c>)
 80003be:	2202      	movs	r2, #2
 80003c0:	601a      	str	r2, [r3, #0]
			setTimer2(100);
 80003c2:	2064      	movs	r0, #100	; 0x64
 80003c4:	f000 ff32 	bl	800122c <setTimer2>
			break;
 80003c8:	e060      	b.n	800048c <fsm_auto_run+0x1ec>
		case GREEN_ON:
			if(timer2_flag == 1){
 80003ca:	4b59      	ldr	r3, [pc, #356]	; (8000530 <fsm_auto_run+0x290>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	2b01      	cmp	r3, #1
 80003d0:	d157      	bne.n	8000482 <fsm_auto_run+0x1e2>
				enableGREEN_NORTH();
 80003d2:	f000 fc79 	bl	8000cc8 <enableGREEN_NORTH>
				SEG7_buffer[1] = counterGREEN_NORTH;
 80003d6:	4b57      	ldr	r3, [pc, #348]	; (8000534 <fsm_auto_run+0x294>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	4a4e      	ldr	r2, [pc, #312]	; (8000514 <fsm_auto_run+0x274>)
 80003dc:	6053      	str	r3, [r2, #4]
				counterGREEN_NORTH--;
 80003de:	4b55      	ldr	r3, [pc, #340]	; (8000534 <fsm_auto_run+0x294>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	3b01      	subs	r3, #1
 80003e4:	4a53      	ldr	r2, [pc, #332]	; (8000534 <fsm_auto_run+0x294>)
 80003e6:	6013      	str	r3, [r2, #0]
				if(counterGREEN_NORTH == INIT){
 80003e8:	4b52      	ldr	r3, [pc, #328]	; (8000534 <fsm_auto_run+0x294>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d106      	bne.n	80003fe <fsm_auto_run+0x15e>
					counterGREEN_NORTH = AUTO_GREEN;
 80003f0:	4b4b      	ldr	r3, [pc, #300]	; (8000520 <fsm_auto_run+0x280>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	4a4f      	ldr	r2, [pc, #316]	; (8000534 <fsm_auto_run+0x294>)
 80003f6:	6013      	str	r3, [r2, #0]
					north_traffic = YELLOW_ON;
 80003f8:	4b4c      	ldr	r3, [pc, #304]	; (800052c <fsm_auto_run+0x28c>)
 80003fa:	2203      	movs	r2, #3
 80003fc:	601a      	str	r2, [r3, #0]
				}
				setTimer2(100);
 80003fe:	2064      	movs	r0, #100	; 0x64
 8000400:	f000 ff14 	bl	800122c <setTimer2>
			}
			break;
 8000404:	e03d      	b.n	8000482 <fsm_auto_run+0x1e2>
		case YELLOW_ON:
			if(timer2_flag == 1){
 8000406:	4b4a      	ldr	r3, [pc, #296]	; (8000530 <fsm_auto_run+0x290>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	2b01      	cmp	r3, #1
 800040c:	d13b      	bne.n	8000486 <fsm_auto_run+0x1e6>
				enableYELLOW_NORTH();
 800040e:	f000 fc71 	bl	8000cf4 <enableYELLOW_NORTH>
				SEG7_buffer[1] = counterYELLOW_NORTH;
 8000412:	4b49      	ldr	r3, [pc, #292]	; (8000538 <fsm_auto_run+0x298>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	4a3f      	ldr	r2, [pc, #252]	; (8000514 <fsm_auto_run+0x274>)
 8000418:	6053      	str	r3, [r2, #4]
				counterYELLOW_NORTH--;
 800041a:	4b47      	ldr	r3, [pc, #284]	; (8000538 <fsm_auto_run+0x298>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	3b01      	subs	r3, #1
 8000420:	4a45      	ldr	r2, [pc, #276]	; (8000538 <fsm_auto_run+0x298>)
 8000422:	6013      	str	r3, [r2, #0]
				if(counterYELLOW_NORTH == INIT){
 8000424:	4b44      	ldr	r3, [pc, #272]	; (8000538 <fsm_auto_run+0x298>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	2b00      	cmp	r3, #0
 800042a:	d106      	bne.n	800043a <fsm_auto_run+0x19a>
					counterYELLOW_NORTH = AUTO_YELLOW;
 800042c:	4b3e      	ldr	r3, [pc, #248]	; (8000528 <fsm_auto_run+0x288>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	4a41      	ldr	r2, [pc, #260]	; (8000538 <fsm_auto_run+0x298>)
 8000432:	6013      	str	r3, [r2, #0]
					north_traffic = RED_ON;
 8000434:	4b3d      	ldr	r3, [pc, #244]	; (800052c <fsm_auto_run+0x28c>)
 8000436:	2201      	movs	r2, #1
 8000438:	601a      	str	r2, [r3, #0]
				}
				setTimer2(100);
 800043a:	2064      	movs	r0, #100	; 0x64
 800043c:	f000 fef6 	bl	800122c <setTimer2>
			}
			break;
 8000440:	e021      	b.n	8000486 <fsm_auto_run+0x1e6>
		case RED_ON:
			if(timer2_flag == 1){
 8000442:	4b3b      	ldr	r3, [pc, #236]	; (8000530 <fsm_auto_run+0x290>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	2b01      	cmp	r3, #1
 8000448:	d11f      	bne.n	800048a <fsm_auto_run+0x1ea>
				enableRED_NORTH();
 800044a:	f000 fc27 	bl	8000c9c <enableRED_NORTH>
				SEG7_buffer[1] = counterRED_NORTH;
 800044e:	4b3b      	ldr	r3, [pc, #236]	; (800053c <fsm_auto_run+0x29c>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	4a30      	ldr	r2, [pc, #192]	; (8000514 <fsm_auto_run+0x274>)
 8000454:	6053      	str	r3, [r2, #4]
				counterRED_NORTH--;
 8000456:	4b39      	ldr	r3, [pc, #228]	; (800053c <fsm_auto_run+0x29c>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	3b01      	subs	r3, #1
 800045c:	4a37      	ldr	r2, [pc, #220]	; (800053c <fsm_auto_run+0x29c>)
 800045e:	6013      	str	r3, [r2, #0]
				if(counterRED_NORTH == INIT){
 8000460:	4b36      	ldr	r3, [pc, #216]	; (800053c <fsm_auto_run+0x29c>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	2b00      	cmp	r3, #0
 8000466:	d106      	bne.n	8000476 <fsm_auto_run+0x1d6>
					counterRED_NORTH = AUTO_RED;
 8000468:	4b2b      	ldr	r3, [pc, #172]	; (8000518 <fsm_auto_run+0x278>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4a33      	ldr	r2, [pc, #204]	; (800053c <fsm_auto_run+0x29c>)
 800046e:	6013      	str	r3, [r2, #0]
					north_traffic = GREEN_ON;
 8000470:	4b2e      	ldr	r3, [pc, #184]	; (800052c <fsm_auto_run+0x28c>)
 8000472:	2202      	movs	r2, #2
 8000474:	601a      	str	r2, [r3, #0]
				}
				setTimer2(100);
 8000476:	2064      	movs	r0, #100	; 0x64
 8000478:	f000 fed8 	bl	800122c <setTimer2>
			}
			break;
 800047c:	e005      	b.n	800048a <fsm_auto_run+0x1ea>
		default:
			break;
 800047e:	bf00      	nop
 8000480:	e004      	b.n	800048c <fsm_auto_run+0x1ec>
			break;
 8000482:	bf00      	nop
 8000484:	e002      	b.n	800048c <fsm_auto_run+0x1ec>
			break;
 8000486:	bf00      	nop
 8000488:	e000      	b.n	800048c <fsm_auto_run+0x1ec>
			break;
 800048a:	bf00      	nop
		}

		switch(seg_disp){
 800048c:	4b2c      	ldr	r3, [pc, #176]	; (8000540 <fsm_auto_run+0x2a0>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	2b02      	cmp	r3, #2
 8000492:	d020      	beq.n	80004d6 <fsm_auto_run+0x236>
 8000494:	2b02      	cmp	r3, #2
 8000496:	dc31      	bgt.n	80004fc <fsm_auto_run+0x25c>
 8000498:	2b00      	cmp	r3, #0
 800049a:	d002      	beq.n	80004a2 <fsm_auto_run+0x202>
 800049c:	2b01      	cmp	r3, #1
 800049e:	d007      	beq.n	80004b0 <fsm_auto_run+0x210>
				seg_disp = SEG1;
				setTimer3(50);
			}
			break;
		default:
			break;
 80004a0:	e02c      	b.n	80004fc <fsm_auto_run+0x25c>
			seg_disp = SEG1;
 80004a2:	4b27      	ldr	r3, [pc, #156]	; (8000540 <fsm_auto_run+0x2a0>)
 80004a4:	2201      	movs	r2, #1
 80004a6:	601a      	str	r2, [r3, #0]
			setTimer3(100);
 80004a8:	2064      	movs	r0, #100	; 0x64
 80004aa:	f000 fed3 	bl	8001254 <setTimer3>
			break;
 80004ae:	e04c      	b.n	800054a <fsm_auto_run+0x2aa>
			if(timer3_flag == 1){
 80004b0:	4b24      	ldr	r3, [pc, #144]	; (8000544 <fsm_auto_run+0x2a4>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	2b01      	cmp	r3, #1
 80004b6:	d123      	bne.n	8000500 <fsm_auto_run+0x260>
				display_chuc(SEG7_buffer[0], SEG7_buffer[1]);
 80004b8:	4b16      	ldr	r3, [pc, #88]	; (8000514 <fsm_auto_run+0x274>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4a15      	ldr	r2, [pc, #84]	; (8000514 <fsm_auto_run+0x274>)
 80004be:	6852      	ldr	r2, [r2, #4]
 80004c0:	4611      	mov	r1, r2
 80004c2:	4618      	mov	r0, r3
 80004c4:	f000 fd0a 	bl	8000edc <display_chuc>
				seg_disp = SEG2;
 80004c8:	4b1d      	ldr	r3, [pc, #116]	; (8000540 <fsm_auto_run+0x2a0>)
 80004ca:	2202      	movs	r2, #2
 80004cc:	601a      	str	r2, [r3, #0]
				setTimer3(50);
 80004ce:	2032      	movs	r0, #50	; 0x32
 80004d0:	f000 fec0 	bl	8001254 <setTimer3>
			break;
 80004d4:	e014      	b.n	8000500 <fsm_auto_run+0x260>
			if(timer3_flag == 1){
 80004d6:	4b1b      	ldr	r3, [pc, #108]	; (8000544 <fsm_auto_run+0x2a4>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	2b01      	cmp	r3, #1
 80004dc:	d134      	bne.n	8000548 <fsm_auto_run+0x2a8>
				display_don_vi(SEG7_buffer[0], SEG7_buffer[1]);
 80004de:	4b0d      	ldr	r3, [pc, #52]	; (8000514 <fsm_auto_run+0x274>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	4a0c      	ldr	r2, [pc, #48]	; (8000514 <fsm_auto_run+0x274>)
 80004e4:	6852      	ldr	r2, [r2, #4]
 80004e6:	4611      	mov	r1, r2
 80004e8:	4618      	mov	r0, r3
 80004ea:	f000 fd31 	bl	8000f50 <display_don_vi>
				seg_disp = SEG1;
 80004ee:	4b14      	ldr	r3, [pc, #80]	; (8000540 <fsm_auto_run+0x2a0>)
 80004f0:	2201      	movs	r2, #1
 80004f2:	601a      	str	r2, [r3, #0]
				setTimer3(50);
 80004f4:	2032      	movs	r0, #50	; 0x32
 80004f6:	f000 fead 	bl	8001254 <setTimer3>
			break;
 80004fa:	e025      	b.n	8000548 <fsm_auto_run+0x2a8>
			break;
 80004fc:	bf00      	nop
 80004fe:	e024      	b.n	800054a <fsm_auto_run+0x2aa>
			break;
 8000500:	bf00      	nop
 8000502:	e022      	b.n	800054a <fsm_auto_run+0x2aa>
 8000504:	2000007c 	.word	0x2000007c
 8000508:	20000080 	.word	0x20000080
 800050c:	200000dc 	.word	0x200000dc
 8000510:	200000c0 	.word	0x200000c0
 8000514:	20000074 	.word	0x20000074
 8000518:	200000b4 	.word	0x200000b4
 800051c:	200000c4 	.word	0x200000c4
 8000520:	200000bc 	.word	0x200000bc
 8000524:	200000c8 	.word	0x200000c8
 8000528:	200000b8 	.word	0x200000b8
 800052c:	20000084 	.word	0x20000084
 8000530:	200000e4 	.word	0x200000e4
 8000534:	200000d0 	.word	0x200000d0
 8000538:	200000d4 	.word	0x200000d4
 800053c:	200000cc 	.word	0x200000cc
 8000540:	20000088 	.word	0x20000088
 8000544:	200000ec 	.word	0x200000ec
			break;
 8000548:	bf00      	nop
		}

		switch(mode){
 800054a:	4b23      	ldr	r3, [pc, #140]	; (80005d8 <fsm_auto_run+0x338>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	3b01      	subs	r3, #1
 8000550:	2b03      	cmp	r3, #3
 8000552:	d837      	bhi.n	80005c4 <fsm_auto_run+0x324>
 8000554:	a201      	add	r2, pc, #4	; (adr r2, 800055c <fsm_auto_run+0x2bc>)
 8000556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800055a:	bf00      	nop
 800055c:	0800056d 	.word	0x0800056d
 8000560:	08000581 	.word	0x08000581
 8000564:	08000595 	.word	0x08000595
 8000568:	080005a9 	.word	0x080005a9
		case MODE1:
			if (isButtonPressed(BUTTON1) == 1) mode = MODE2;
 800056c:	2000      	movs	r0, #0
 800056e:	f7ff fded 	bl	800014c <isButtonPressed>
 8000572:	4603      	mov	r3, r0
 8000574:	2b01      	cmp	r3, #1
 8000576:	d127      	bne.n	80005c8 <fsm_auto_run+0x328>
 8000578:	4b17      	ldr	r3, [pc, #92]	; (80005d8 <fsm_auto_run+0x338>)
 800057a:	2202      	movs	r2, #2
 800057c:	601a      	str	r2, [r3, #0]
			break;
 800057e:	e023      	b.n	80005c8 <fsm_auto_run+0x328>
		case MODE2:
			if (isButtonPressed(BUTTON1) == 1) mode = MODE3;
 8000580:	2000      	movs	r0, #0
 8000582:	f7ff fde3 	bl	800014c <isButtonPressed>
 8000586:	4603      	mov	r3, r0
 8000588:	2b01      	cmp	r3, #1
 800058a:	d11f      	bne.n	80005cc <fsm_auto_run+0x32c>
 800058c:	4b12      	ldr	r3, [pc, #72]	; (80005d8 <fsm_auto_run+0x338>)
 800058e:	2203      	movs	r2, #3
 8000590:	601a      	str	r2, [r3, #0]
			break;
 8000592:	e01b      	b.n	80005cc <fsm_auto_run+0x32c>
		case MODE3:
			if (isButtonPressed(BUTTON1) == 1) mode = MODE4;
 8000594:	2000      	movs	r0, #0
 8000596:	f7ff fdd9 	bl	800014c <isButtonPressed>
 800059a:	4603      	mov	r3, r0
 800059c:	2b01      	cmp	r3, #1
 800059e:	d117      	bne.n	80005d0 <fsm_auto_run+0x330>
 80005a0:	4b0d      	ldr	r3, [pc, #52]	; (80005d8 <fsm_auto_run+0x338>)
 80005a2:	2204      	movs	r2, #4
 80005a4:	601a      	str	r2, [r3, #0]
			break;
 80005a6:	e013      	b.n	80005d0 <fsm_auto_run+0x330>
		case MODE4:
			if (isButtonPressed(BUTTON1) == 1) mode = MODE1;
 80005a8:	2000      	movs	r0, #0
 80005aa:	f7ff fdcf 	bl	800014c <isButtonPressed>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b01      	cmp	r3, #1
 80005b2:	d102      	bne.n	80005ba <fsm_auto_run+0x31a>
 80005b4:	4b08      	ldr	r3, [pc, #32]	; (80005d8 <fsm_auto_run+0x338>)
 80005b6:	2201      	movs	r2, #1
 80005b8:	601a      	str	r2, [r3, #0]
			Setup();
 80005ba:	f000 fa41 	bl	8000a40 <Setup>
			break;
 80005be:	e008      	b.n	80005d2 <fsm_auto_run+0x332>
		default:
			break;
		}
	}
 80005c0:	bf00      	nop
 80005c2:	e006      	b.n	80005d2 <fsm_auto_run+0x332>
			break;
 80005c4:	bf00      	nop
 80005c6:	e004      	b.n	80005d2 <fsm_auto_run+0x332>
			break;
 80005c8:	bf00      	nop
 80005ca:	e002      	b.n	80005d2 <fsm_auto_run+0x332>
			break;
 80005cc:	bf00      	nop
 80005ce:	e000      	b.n	80005d2 <fsm_auto_run+0x332>
			break;
 80005d0:	bf00      	nop
}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	2000007c 	.word	0x2000007c

080005dc <fsm_manual_run>:
 *      Author: Admin
 */

#include "fsm_manual.h"

void fsm_manual_run(){
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
	if(mode == MODE2){
 80005e0:	4b9f      	ldr	r3, [pc, #636]	; (8000860 <fsm_manual_run+0x284>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	2b02      	cmp	r3, #2
 80005e6:	f040 80a1 	bne.w	800072c <fsm_manual_run+0x150>
			switch(Stat_M2_1){
 80005ea:	4b9e      	ldr	r3, [pc, #632]	; (8000864 <fsm_manual_run+0x288>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d002      	beq.n	80005f8 <fsm_manual_run+0x1c>
 80005f2:	2b01      	cmp	r3, #1
 80005f4:	d009      	beq.n	800060a <fsm_manual_run+0x2e>
					toggleREDS();
					setTimer4(50);
				}
				break;
			default:
				break;
 80005f6:	e012      	b.n	800061e <fsm_manual_run+0x42>
				Stat_M2_1 = BLINK;
 80005f8:	4b9a      	ldr	r3, [pc, #616]	; (8000864 <fsm_manual_run+0x288>)
 80005fa:	2201      	movs	r2, #1
 80005fc:	601a      	str	r2, [r3, #0]
				resetREDs();
 80005fe:	f000 fafb 	bl	8000bf8 <resetREDs>
				setTimer4(10);
 8000602:	200a      	movs	r0, #10
 8000604:	f000 fe3a 	bl	800127c <setTimer4>
				break;
 8000608:	e009      	b.n	800061e <fsm_manual_run+0x42>
				if(timer4_flag == 1){
 800060a:	4b97      	ldr	r3, [pc, #604]	; (8000868 <fsm_manual_run+0x28c>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	2b01      	cmp	r3, #1
 8000610:	d104      	bne.n	800061c <fsm_manual_run+0x40>
					toggleREDS();
 8000612:	f000 fa8b 	bl	8000b2c <toggleREDS>
					setTimer4(50);
 8000616:	2032      	movs	r0, #50	; 0x32
 8000618:	f000 fe30 	bl	800127c <setTimer4>
				break;
 800061c:	bf00      	nop
			}

			switch(Stat_M2_2){
 800061e:	4b93      	ldr	r3, [pc, #588]	; (800086c <fsm_manual_run+0x290>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	2b02      	cmp	r3, #2
 8000624:	d020      	beq.n	8000668 <fsm_manual_run+0x8c>
 8000626:	2b02      	cmp	r3, #2
 8000628:	dc31      	bgt.n	800068e <fsm_manual_run+0xb2>
 800062a:	2b00      	cmp	r3, #0
 800062c:	d002      	beq.n	8000634 <fsm_manual_run+0x58>
 800062e:	2b01      	cmp	r3, #1
 8000630:	d007      	beq.n	8000642 <fsm_manual_run+0x66>
					Stat_M2_2 = SEG1;
					setTimer5(25);
				}
				break;
			default:
				break;
 8000632:	e02c      	b.n	800068e <fsm_manual_run+0xb2>
				Stat_M2_2 = SEG1;
 8000634:	4b8d      	ldr	r3, [pc, #564]	; (800086c <fsm_manual_run+0x290>)
 8000636:	2201      	movs	r2, #1
 8000638:	601a      	str	r2, [r3, #0]
				setTimer5(10);
 800063a:	200a      	movs	r0, #10
 800063c:	f000 fe32 	bl	80012a4 <setTimer5>
				break;
 8000640:	e02a      	b.n	8000698 <fsm_manual_run+0xbc>
				if(timer5_flag == 1){
 8000642:	4b8b      	ldr	r3, [pc, #556]	; (8000870 <fsm_manual_run+0x294>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	2b01      	cmp	r3, #1
 8000648:	d123      	bne.n	8000692 <fsm_manual_run+0xb6>
					display_chuc(mode, AUTO_RED);
 800064a:	4b85      	ldr	r3, [pc, #532]	; (8000860 <fsm_manual_run+0x284>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a89      	ldr	r2, [pc, #548]	; (8000874 <fsm_manual_run+0x298>)
 8000650:	6812      	ldr	r2, [r2, #0]
 8000652:	4611      	mov	r1, r2
 8000654:	4618      	mov	r0, r3
 8000656:	f000 fc41 	bl	8000edc <display_chuc>
					Stat_M2_2 = SEG2;
 800065a:	4b84      	ldr	r3, [pc, #528]	; (800086c <fsm_manual_run+0x290>)
 800065c:	2202      	movs	r2, #2
 800065e:	601a      	str	r2, [r3, #0]
					setTimer5(25);
 8000660:	2019      	movs	r0, #25
 8000662:	f000 fe1f 	bl	80012a4 <setTimer5>
				break;
 8000666:	e014      	b.n	8000692 <fsm_manual_run+0xb6>
				if(timer5_flag == 1){
 8000668:	4b81      	ldr	r3, [pc, #516]	; (8000870 <fsm_manual_run+0x294>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	2b01      	cmp	r3, #1
 800066e:	d112      	bne.n	8000696 <fsm_manual_run+0xba>
					display_don_vi(mode, AUTO_RED);
 8000670:	4b7b      	ldr	r3, [pc, #492]	; (8000860 <fsm_manual_run+0x284>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a7f      	ldr	r2, [pc, #508]	; (8000874 <fsm_manual_run+0x298>)
 8000676:	6812      	ldr	r2, [r2, #0]
 8000678:	4611      	mov	r1, r2
 800067a:	4618      	mov	r0, r3
 800067c:	f000 fc68 	bl	8000f50 <display_don_vi>
					Stat_M2_2 = SEG1;
 8000680:	4b7a      	ldr	r3, [pc, #488]	; (800086c <fsm_manual_run+0x290>)
 8000682:	2201      	movs	r2, #1
 8000684:	601a      	str	r2, [r3, #0]
					setTimer5(25);
 8000686:	2019      	movs	r0, #25
 8000688:	f000 fe0c 	bl	80012a4 <setTimer5>
				break;
 800068c:	e003      	b.n	8000696 <fsm_manual_run+0xba>
				break;
 800068e:	bf00      	nop
 8000690:	e002      	b.n	8000698 <fsm_manual_run+0xbc>
				break;
 8000692:	bf00      	nop
 8000694:	e000      	b.n	8000698 <fsm_manual_run+0xbc>
				break;
 8000696:	bf00      	nop
			}

			switch(Stat_M2_3){
 8000698:	4b77      	ldr	r3, [pc, #476]	; (8000878 <fsm_manual_run+0x29c>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	2b02      	cmp	r3, #2
 800069e:	d031      	beq.n	8000704 <fsm_manual_run+0x128>
 80006a0:	2b02      	cmp	r3, #2
 80006a2:	dc35      	bgt.n	8000710 <fsm_manual_run+0x134>
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d002      	beq.n	80006ae <fsm_manual_run+0xd2>
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d00f      	beq.n	80006cc <fsm_manual_run+0xf0>
					//AUTO_RED = temp_RED;
					mode = MODE1;
					Setup();
					break;
				default:
					break;
 80006ac:	e030      	b.n	8000710 <fsm_manual_run+0x134>
					if(isButtonPressed(BUTTON2) == 1){
 80006ae:	2001      	movs	r0, #1
 80006b0:	f7ff fd4c 	bl	800014c <isButtonPressed>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d12c      	bne.n	8000714 <fsm_manual_run+0x138>
						Stat_M2_3 = INCREASE;
 80006ba:	4b6f      	ldr	r3, [pc, #444]	; (8000878 <fsm_manual_run+0x29c>)
 80006bc:	2201      	movs	r2, #1
 80006be:	601a      	str	r2, [r3, #0]
						AUTO_RED++;
 80006c0:	4b6c      	ldr	r3, [pc, #432]	; (8000874 <fsm_manual_run+0x298>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	3301      	adds	r3, #1
 80006c6:	4a6b      	ldr	r2, [pc, #428]	; (8000874 <fsm_manual_run+0x298>)
 80006c8:	6013      	str	r3, [r2, #0]
					break;
 80006ca:	e023      	b.n	8000714 <fsm_manual_run+0x138>
					if(isButtonPressed(BUTTON2) == 1){
 80006cc:	2001      	movs	r0, #1
 80006ce:	f7ff fd3d 	bl	800014c <isButtonPressed>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b01      	cmp	r3, #1
 80006d6:	d10b      	bne.n	80006f0 <fsm_manual_run+0x114>
						AUTO_RED++;
 80006d8:	4b66      	ldr	r3, [pc, #408]	; (8000874 <fsm_manual_run+0x298>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	3301      	adds	r3, #1
 80006de:	4a65      	ldr	r2, [pc, #404]	; (8000874 <fsm_manual_run+0x298>)
 80006e0:	6013      	str	r3, [r2, #0]
						if(AUTO_RED > MAX_COUNT) AUTO_RED = MAX_COUNT;
 80006e2:	4b64      	ldr	r3, [pc, #400]	; (8000874 <fsm_manual_run+0x298>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	2b63      	cmp	r3, #99	; 0x63
 80006e8:	dd02      	ble.n	80006f0 <fsm_manual_run+0x114>
 80006ea:	4b62      	ldr	r3, [pc, #392]	; (8000874 <fsm_manual_run+0x298>)
 80006ec:	2263      	movs	r2, #99	; 0x63
 80006ee:	601a      	str	r2, [r3, #0]
					if(isButtonPressed(BUTTON3) == 1) Stat_M2_3 = SAVE;
 80006f0:	2002      	movs	r0, #2
 80006f2:	f7ff fd2b 	bl	800014c <isButtonPressed>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b01      	cmp	r3, #1
 80006fa:	d10d      	bne.n	8000718 <fsm_manual_run+0x13c>
 80006fc:	4b5e      	ldr	r3, [pc, #376]	; (8000878 <fsm_manual_run+0x29c>)
 80006fe:	2202      	movs	r2, #2
 8000700:	601a      	str	r2, [r3, #0]
					break;
 8000702:	e009      	b.n	8000718 <fsm_manual_run+0x13c>
					mode = MODE1;
 8000704:	4b56      	ldr	r3, [pc, #344]	; (8000860 <fsm_manual_run+0x284>)
 8000706:	2201      	movs	r2, #1
 8000708:	601a      	str	r2, [r3, #0]
					Setup();
 800070a:	f000 f999 	bl	8000a40 <Setup>
					break;
 800070e:	e004      	b.n	800071a <fsm_manual_run+0x13e>
					break;
 8000710:	bf00      	nop
 8000712:	e002      	b.n	800071a <fsm_manual_run+0x13e>
					break;
 8000714:	bf00      	nop
 8000716:	e000      	b.n	800071a <fsm_manual_run+0x13e>
					break;
 8000718:	bf00      	nop
			}

			if(isButtonPressed(BUTTON1) == 1) mode = MODE3;
 800071a:	2000      	movs	r0, #0
 800071c:	f7ff fd16 	bl	800014c <isButtonPressed>
 8000720:	4603      	mov	r3, r0
 8000722:	2b01      	cmp	r3, #1
 8000724:	d102      	bne.n	800072c <fsm_manual_run+0x150>
 8000726:	4b4e      	ldr	r3, [pc, #312]	; (8000860 <fsm_manual_run+0x284>)
 8000728:	2203      	movs	r2, #3
 800072a:	601a      	str	r2, [r3, #0]
		}

		if(mode == MODE3){
 800072c:	4b4c      	ldr	r3, [pc, #304]	; (8000860 <fsm_manual_run+0x284>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	2b03      	cmp	r3, #3
 8000732:	f040 80b9 	bne.w	80008a8 <fsm_manual_run+0x2cc>
			switch(Stat_M3_1){
 8000736:	4b51      	ldr	r3, [pc, #324]	; (800087c <fsm_manual_run+0x2a0>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d002      	beq.n	8000744 <fsm_manual_run+0x168>
 800073e:	2b01      	cmp	r3, #1
 8000740:	d007      	beq.n	8000752 <fsm_manual_run+0x176>
					toggleYELLOWs();
					setTimer6(50);
				}
				break;
			default:
				break;
 8000742:	e010      	b.n	8000766 <fsm_manual_run+0x18a>
				Stat_M3_1 = BLINK;
 8000744:	4b4d      	ldr	r3, [pc, #308]	; (800087c <fsm_manual_run+0x2a0>)
 8000746:	2201      	movs	r2, #1
 8000748:	601a      	str	r2, [r3, #0]
				setTimer6(10);
 800074a:	200a      	movs	r0, #10
 800074c:	f000 fdbe 	bl	80012cc <setTimer6>
				break;
 8000750:	e009      	b.n	8000766 <fsm_manual_run+0x18a>
				if(timer6_flag == 1){
 8000752:	4b4b      	ldr	r3, [pc, #300]	; (8000880 <fsm_manual_run+0x2a4>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	2b01      	cmp	r3, #1
 8000758:	d104      	bne.n	8000764 <fsm_manual_run+0x188>
					toggleYELLOWs();
 800075a:	f000 fa2b 	bl	8000bb4 <toggleYELLOWs>
					setTimer6(50);
 800075e:	2032      	movs	r0, #50	; 0x32
 8000760:	f000 fdb4 	bl	80012cc <setTimer6>
				break;
 8000764:	bf00      	nop
			}

			switch(Stat_M3_2){
 8000766:	4b47      	ldr	r3, [pc, #284]	; (8000884 <fsm_manual_run+0x2a8>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	2b02      	cmp	r3, #2
 800076c:	d020      	beq.n	80007b0 <fsm_manual_run+0x1d4>
 800076e:	2b02      	cmp	r3, #2
 8000770:	dc31      	bgt.n	80007d6 <fsm_manual_run+0x1fa>
 8000772:	2b00      	cmp	r3, #0
 8000774:	d002      	beq.n	800077c <fsm_manual_run+0x1a0>
 8000776:	2b01      	cmp	r3, #1
 8000778:	d007      	beq.n	800078a <fsm_manual_run+0x1ae>
					Stat_M3_2 = SEG1;
					setTimer7(25);
				}
				break;
			default:
				break;
 800077a:	e02c      	b.n	80007d6 <fsm_manual_run+0x1fa>
				Stat_M3_2 = SEG1;
 800077c:	4b41      	ldr	r3, [pc, #260]	; (8000884 <fsm_manual_run+0x2a8>)
 800077e:	2201      	movs	r2, #1
 8000780:	601a      	str	r2, [r3, #0]
				setTimer7(10);
 8000782:	200a      	movs	r0, #10
 8000784:	f000 fdb6 	bl	80012f4 <setTimer7>
				break;
 8000788:	e02a      	b.n	80007e0 <fsm_manual_run+0x204>
				if(timer7_flag == 1){
 800078a:	4b3f      	ldr	r3, [pc, #252]	; (8000888 <fsm_manual_run+0x2ac>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	2b01      	cmp	r3, #1
 8000790:	d123      	bne.n	80007da <fsm_manual_run+0x1fe>
					display_chuc(mode, AUTO_YELLOW);
 8000792:	4b33      	ldr	r3, [pc, #204]	; (8000860 <fsm_manual_run+0x284>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a3d      	ldr	r2, [pc, #244]	; (800088c <fsm_manual_run+0x2b0>)
 8000798:	6812      	ldr	r2, [r2, #0]
 800079a:	4611      	mov	r1, r2
 800079c:	4618      	mov	r0, r3
 800079e:	f000 fb9d 	bl	8000edc <display_chuc>
					Stat_M3_2 = SEG2;
 80007a2:	4b38      	ldr	r3, [pc, #224]	; (8000884 <fsm_manual_run+0x2a8>)
 80007a4:	2202      	movs	r2, #2
 80007a6:	601a      	str	r2, [r3, #0]
					setTimer7(25);
 80007a8:	2019      	movs	r0, #25
 80007aa:	f000 fda3 	bl	80012f4 <setTimer7>
				break;
 80007ae:	e014      	b.n	80007da <fsm_manual_run+0x1fe>
				if(timer7_flag == 1){
 80007b0:	4b35      	ldr	r3, [pc, #212]	; (8000888 <fsm_manual_run+0x2ac>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	2b01      	cmp	r3, #1
 80007b6:	d112      	bne.n	80007de <fsm_manual_run+0x202>
					display_don_vi(mode, AUTO_YELLOW);
 80007b8:	4b29      	ldr	r3, [pc, #164]	; (8000860 <fsm_manual_run+0x284>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a33      	ldr	r2, [pc, #204]	; (800088c <fsm_manual_run+0x2b0>)
 80007be:	6812      	ldr	r2, [r2, #0]
 80007c0:	4611      	mov	r1, r2
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 fbc4 	bl	8000f50 <display_don_vi>
					Stat_M3_2 = SEG1;
 80007c8:	4b2e      	ldr	r3, [pc, #184]	; (8000884 <fsm_manual_run+0x2a8>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	601a      	str	r2, [r3, #0]
					setTimer7(25);
 80007ce:	2019      	movs	r0, #25
 80007d0:	f000 fd90 	bl	80012f4 <setTimer7>
				break;
 80007d4:	e003      	b.n	80007de <fsm_manual_run+0x202>
				break;
 80007d6:	bf00      	nop
 80007d8:	e002      	b.n	80007e0 <fsm_manual_run+0x204>
				break;
 80007da:	bf00      	nop
 80007dc:	e000      	b.n	80007e0 <fsm_manual_run+0x204>
				break;
 80007de:	bf00      	nop
			}

			switch(Stat_M3_3){
 80007e0:	4b2b      	ldr	r3, [pc, #172]	; (8000890 <fsm_manual_run+0x2b4>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2b02      	cmp	r3, #2
 80007e6:	d031      	beq.n	800084c <fsm_manual_run+0x270>
 80007e8:	2b02      	cmp	r3, #2
 80007ea:	dc35      	bgt.n	8000858 <fsm_manual_run+0x27c>
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d002      	beq.n	80007f6 <fsm_manual_run+0x21a>
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	d00f      	beq.n	8000814 <fsm_manual_run+0x238>
					//AUTO_YELLOW = temp_YELLOW;
					mode = MODE1;
					Setup();
					break;
				default:
					break;
 80007f4:	e030      	b.n	8000858 <fsm_manual_run+0x27c>
					if(isButtonPressed(BUTTON2) == 1){
 80007f6:	2001      	movs	r0, #1
 80007f8:	f7ff fca8 	bl	800014c <isButtonPressed>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d12c      	bne.n	800085c <fsm_manual_run+0x280>
						Stat_M3_3 = INCREASE;
 8000802:	4b23      	ldr	r3, [pc, #140]	; (8000890 <fsm_manual_run+0x2b4>)
 8000804:	2201      	movs	r2, #1
 8000806:	601a      	str	r2, [r3, #0]
						AUTO_YELLOW++;
 8000808:	4b20      	ldr	r3, [pc, #128]	; (800088c <fsm_manual_run+0x2b0>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	3301      	adds	r3, #1
 800080e:	4a1f      	ldr	r2, [pc, #124]	; (800088c <fsm_manual_run+0x2b0>)
 8000810:	6013      	str	r3, [r2, #0]
					break;
 8000812:	e023      	b.n	800085c <fsm_manual_run+0x280>
					if(isButtonPressed(BUTTON2) == 1){
 8000814:	2001      	movs	r0, #1
 8000816:	f7ff fc99 	bl	800014c <isButtonPressed>
 800081a:	4603      	mov	r3, r0
 800081c:	2b01      	cmp	r3, #1
 800081e:	d10b      	bne.n	8000838 <fsm_manual_run+0x25c>
						AUTO_YELLOW++;
 8000820:	4b1a      	ldr	r3, [pc, #104]	; (800088c <fsm_manual_run+0x2b0>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	3301      	adds	r3, #1
 8000826:	4a19      	ldr	r2, [pc, #100]	; (800088c <fsm_manual_run+0x2b0>)
 8000828:	6013      	str	r3, [r2, #0]
						if(AUTO_YELLOW >= MAX_COUNT) AUTO_YELLOW = MAX_COUNT;
 800082a:	4b18      	ldr	r3, [pc, #96]	; (800088c <fsm_manual_run+0x2b0>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	2b62      	cmp	r3, #98	; 0x62
 8000830:	dd02      	ble.n	8000838 <fsm_manual_run+0x25c>
 8000832:	4b16      	ldr	r3, [pc, #88]	; (800088c <fsm_manual_run+0x2b0>)
 8000834:	2263      	movs	r2, #99	; 0x63
 8000836:	601a      	str	r2, [r3, #0]
					if(isButtonPressed(BUTTON3) == 1) Stat_M3_3 = SAVE;
 8000838:	2002      	movs	r0, #2
 800083a:	f7ff fc87 	bl	800014c <isButtonPressed>
 800083e:	4603      	mov	r3, r0
 8000840:	2b01      	cmp	r3, #1
 8000842:	d127      	bne.n	8000894 <fsm_manual_run+0x2b8>
 8000844:	4b12      	ldr	r3, [pc, #72]	; (8000890 <fsm_manual_run+0x2b4>)
 8000846:	2202      	movs	r2, #2
 8000848:	601a      	str	r2, [r3, #0]
					break;
 800084a:	e023      	b.n	8000894 <fsm_manual_run+0x2b8>
					mode = MODE1;
 800084c:	4b04      	ldr	r3, [pc, #16]	; (8000860 <fsm_manual_run+0x284>)
 800084e:	2201      	movs	r2, #1
 8000850:	601a      	str	r2, [r3, #0]
					Setup();
 8000852:	f000 f8f5 	bl	8000a40 <Setup>
					break;
 8000856:	e01e      	b.n	8000896 <fsm_manual_run+0x2ba>
					break;
 8000858:	bf00      	nop
 800085a:	e01c      	b.n	8000896 <fsm_manual_run+0x2ba>
					break;
 800085c:	bf00      	nop
 800085e:	e01a      	b.n	8000896 <fsm_manual_run+0x2ba>
 8000860:	2000007c 	.word	0x2000007c
 8000864:	20000090 	.word	0x20000090
 8000868:	200000f4 	.word	0x200000f4
 800086c:	20000094 	.word	0x20000094
 8000870:	200000fc 	.word	0x200000fc
 8000874:	200000b4 	.word	0x200000b4
 8000878:	20000098 	.word	0x20000098
 800087c:	2000009c 	.word	0x2000009c
 8000880:	20000104 	.word	0x20000104
 8000884:	200000a0 	.word	0x200000a0
 8000888:	2000010c 	.word	0x2000010c
 800088c:	200000b8 	.word	0x200000b8
 8000890:	200000a4 	.word	0x200000a4
					break;
 8000894:	bf00      	nop
			}

			if(isButtonPressed(BUTTON1) == 1) mode = MODE4;
 8000896:	2000      	movs	r0, #0
 8000898:	f7ff fc58 	bl	800014c <isButtonPressed>
 800089c:	4603      	mov	r3, r0
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d102      	bne.n	80008a8 <fsm_manual_run+0x2cc>
 80008a2:	4b55      	ldr	r3, [pc, #340]	; (80009f8 <fsm_manual_run+0x41c>)
 80008a4:	2204      	movs	r2, #4
 80008a6:	601a      	str	r2, [r3, #0]
		}

		if(mode == MODE4){
 80008a8:	4b53      	ldr	r3, [pc, #332]	; (80009f8 <fsm_manual_run+0x41c>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	2b04      	cmp	r3, #4
 80008ae:	f040 80a1 	bne.w	80009f4 <fsm_manual_run+0x418>
			switch(Stat_M4_1){
 80008b2:	4b52      	ldr	r3, [pc, #328]	; (80009fc <fsm_manual_run+0x420>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d002      	beq.n	80008c0 <fsm_manual_run+0x2e4>
 80008ba:	2b01      	cmp	r3, #1
 80008bc:	d007      	beq.n	80008ce <fsm_manual_run+0x2f2>
					toggleGREENs();
					setTimer8(50);
				}
				break;
			default:
				break;
 80008be:	e010      	b.n	80008e2 <fsm_manual_run+0x306>
				Stat_M4_1 = BLINK;
 80008c0:	4b4e      	ldr	r3, [pc, #312]	; (80009fc <fsm_manual_run+0x420>)
 80008c2:	2201      	movs	r2, #1
 80008c4:	601a      	str	r2, [r3, #0]
				setTimer8(10);
 80008c6:	200a      	movs	r0, #10
 80008c8:	f000 fd28 	bl	800131c <setTimer8>
				break;
 80008cc:	e009      	b.n	80008e2 <fsm_manual_run+0x306>
				if(timer8_flag == 1){
 80008ce:	4b4c      	ldr	r3, [pc, #304]	; (8000a00 <fsm_manual_run+0x424>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	d104      	bne.n	80008e0 <fsm_manual_run+0x304>
					toggleGREENs();
 80008d6:	f000 f94b 	bl	8000b70 <toggleGREENs>
					setTimer8(50);
 80008da:	2032      	movs	r0, #50	; 0x32
 80008dc:	f000 fd1e 	bl	800131c <setTimer8>
				break;
 80008e0:	bf00      	nop
			}

			switch(Stat_M4_2){
 80008e2:	4b48      	ldr	r3, [pc, #288]	; (8000a04 <fsm_manual_run+0x428>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	2b02      	cmp	r3, #2
 80008e8:	d020      	beq.n	800092c <fsm_manual_run+0x350>
 80008ea:	2b02      	cmp	r3, #2
 80008ec:	dc31      	bgt.n	8000952 <fsm_manual_run+0x376>
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d002      	beq.n	80008f8 <fsm_manual_run+0x31c>
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d007      	beq.n	8000906 <fsm_manual_run+0x32a>
					Stat_M4_2 = SEG1;
					setTimer9(25);
				}
				break;
			default:
				break;
 80008f6:	e02c      	b.n	8000952 <fsm_manual_run+0x376>
				Stat_M4_2 = SEG1;
 80008f8:	4b42      	ldr	r3, [pc, #264]	; (8000a04 <fsm_manual_run+0x428>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	601a      	str	r2, [r3, #0]
				setTimer9(10);
 80008fe:	200a      	movs	r0, #10
 8000900:	f000 fd20 	bl	8001344 <setTimer9>
				break;
 8000904:	e02a      	b.n	800095c <fsm_manual_run+0x380>
				if(timer9_flag == 1){
 8000906:	4b40      	ldr	r3, [pc, #256]	; (8000a08 <fsm_manual_run+0x42c>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	2b01      	cmp	r3, #1
 800090c:	d123      	bne.n	8000956 <fsm_manual_run+0x37a>
					display_chuc(mode, AUTO_GREEN);
 800090e:	4b3a      	ldr	r3, [pc, #232]	; (80009f8 <fsm_manual_run+0x41c>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a3e      	ldr	r2, [pc, #248]	; (8000a0c <fsm_manual_run+0x430>)
 8000914:	6812      	ldr	r2, [r2, #0]
 8000916:	4611      	mov	r1, r2
 8000918:	4618      	mov	r0, r3
 800091a:	f000 fadf 	bl	8000edc <display_chuc>
					Stat_M4_2 = SEG2;
 800091e:	4b39      	ldr	r3, [pc, #228]	; (8000a04 <fsm_manual_run+0x428>)
 8000920:	2202      	movs	r2, #2
 8000922:	601a      	str	r2, [r3, #0]
					setTimer9(25);
 8000924:	2019      	movs	r0, #25
 8000926:	f000 fd0d 	bl	8001344 <setTimer9>
				break;
 800092a:	e014      	b.n	8000956 <fsm_manual_run+0x37a>
				if(timer9_flag == 1){
 800092c:	4b36      	ldr	r3, [pc, #216]	; (8000a08 <fsm_manual_run+0x42c>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	2b01      	cmp	r3, #1
 8000932:	d112      	bne.n	800095a <fsm_manual_run+0x37e>
					display_don_vi(mode, AUTO_GREEN);
 8000934:	4b30      	ldr	r3, [pc, #192]	; (80009f8 <fsm_manual_run+0x41c>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a34      	ldr	r2, [pc, #208]	; (8000a0c <fsm_manual_run+0x430>)
 800093a:	6812      	ldr	r2, [r2, #0]
 800093c:	4611      	mov	r1, r2
 800093e:	4618      	mov	r0, r3
 8000940:	f000 fb06 	bl	8000f50 <display_don_vi>
					Stat_M4_2 = SEG1;
 8000944:	4b2f      	ldr	r3, [pc, #188]	; (8000a04 <fsm_manual_run+0x428>)
 8000946:	2201      	movs	r2, #1
 8000948:	601a      	str	r2, [r3, #0]
					setTimer9(25);
 800094a:	2019      	movs	r0, #25
 800094c:	f000 fcfa 	bl	8001344 <setTimer9>
				break;
 8000950:	e003      	b.n	800095a <fsm_manual_run+0x37e>
				break;
 8000952:	bf00      	nop
 8000954:	e002      	b.n	800095c <fsm_manual_run+0x380>
				break;
 8000956:	bf00      	nop
 8000958:	e000      	b.n	800095c <fsm_manual_run+0x380>
				break;
 800095a:	bf00      	nop
			}

			switch(Stat_M4_3){
 800095c:	4b2c      	ldr	r3, [pc, #176]	; (8000a10 <fsm_manual_run+0x434>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	2b02      	cmp	r3, #2
 8000962:	d031      	beq.n	80009c8 <fsm_manual_run+0x3ec>
 8000964:	2b02      	cmp	r3, #2
 8000966:	dc35      	bgt.n	80009d4 <fsm_manual_run+0x3f8>
 8000968:	2b00      	cmp	r3, #0
 800096a:	d002      	beq.n	8000972 <fsm_manual_run+0x396>
 800096c:	2b01      	cmp	r3, #1
 800096e:	d00f      	beq.n	8000990 <fsm_manual_run+0x3b4>
					//AUTO_GREEN = temp_GREEN;
					mode = MODE1;
					Setup();
					break;
				default:
					break;
 8000970:	e030      	b.n	80009d4 <fsm_manual_run+0x3f8>
					if(isButtonPressed(BUTTON2) == 1){
 8000972:	2001      	movs	r0, #1
 8000974:	f7ff fbea 	bl	800014c <isButtonPressed>
 8000978:	4603      	mov	r3, r0
 800097a:	2b01      	cmp	r3, #1
 800097c:	d12c      	bne.n	80009d8 <fsm_manual_run+0x3fc>
						Stat_M4_3 = INCREASE;
 800097e:	4b24      	ldr	r3, [pc, #144]	; (8000a10 <fsm_manual_run+0x434>)
 8000980:	2201      	movs	r2, #1
 8000982:	601a      	str	r2, [r3, #0]
						AUTO_GREEN++;
 8000984:	4b21      	ldr	r3, [pc, #132]	; (8000a0c <fsm_manual_run+0x430>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	3301      	adds	r3, #1
 800098a:	4a20      	ldr	r2, [pc, #128]	; (8000a0c <fsm_manual_run+0x430>)
 800098c:	6013      	str	r3, [r2, #0]
					break;
 800098e:	e023      	b.n	80009d8 <fsm_manual_run+0x3fc>
					if(isButtonPressed(BUTTON2) == 1){
 8000990:	2001      	movs	r0, #1
 8000992:	f7ff fbdb 	bl	800014c <isButtonPressed>
 8000996:	4603      	mov	r3, r0
 8000998:	2b01      	cmp	r3, #1
 800099a:	d10b      	bne.n	80009b4 <fsm_manual_run+0x3d8>
						AUTO_GREEN++;
 800099c:	4b1b      	ldr	r3, [pc, #108]	; (8000a0c <fsm_manual_run+0x430>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	3301      	adds	r3, #1
 80009a2:	4a1a      	ldr	r2, [pc, #104]	; (8000a0c <fsm_manual_run+0x430>)
 80009a4:	6013      	str	r3, [r2, #0]
						if(AUTO_GREEN >= MAX_COUNT) AUTO_GREEN = MAX_COUNT;
 80009a6:	4b19      	ldr	r3, [pc, #100]	; (8000a0c <fsm_manual_run+0x430>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	2b62      	cmp	r3, #98	; 0x62
 80009ac:	dd02      	ble.n	80009b4 <fsm_manual_run+0x3d8>
 80009ae:	4b17      	ldr	r3, [pc, #92]	; (8000a0c <fsm_manual_run+0x430>)
 80009b0:	2263      	movs	r2, #99	; 0x63
 80009b2:	601a      	str	r2, [r3, #0]
					if(isButtonPressed(BUTTON3) == 1) Stat_M4_3 = SAVE;
 80009b4:	2002      	movs	r0, #2
 80009b6:	f7ff fbc9 	bl	800014c <isButtonPressed>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b01      	cmp	r3, #1
 80009be:	d10d      	bne.n	80009dc <fsm_manual_run+0x400>
 80009c0:	4b13      	ldr	r3, [pc, #76]	; (8000a10 <fsm_manual_run+0x434>)
 80009c2:	2202      	movs	r2, #2
 80009c4:	601a      	str	r2, [r3, #0]
					break;
 80009c6:	e009      	b.n	80009dc <fsm_manual_run+0x400>
					mode = MODE1;
 80009c8:	4b0b      	ldr	r3, [pc, #44]	; (80009f8 <fsm_manual_run+0x41c>)
 80009ca:	2201      	movs	r2, #1
 80009cc:	601a      	str	r2, [r3, #0]
					Setup();
 80009ce:	f000 f837 	bl	8000a40 <Setup>
					break;
 80009d2:	e004      	b.n	80009de <fsm_manual_run+0x402>
					break;
 80009d4:	bf00      	nop
 80009d6:	e002      	b.n	80009de <fsm_manual_run+0x402>
					break;
 80009d8:	bf00      	nop
 80009da:	e000      	b.n	80009de <fsm_manual_run+0x402>
					break;
 80009dc:	bf00      	nop
			}

			if(isButtonPressed(BUTTON1) == 1){
 80009de:	2000      	movs	r0, #0
 80009e0:	f7ff fbb4 	bl	800014c <isButtonPressed>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b01      	cmp	r3, #1
 80009e8:	d104      	bne.n	80009f4 <fsm_manual_run+0x418>
				mode = MODE1;
 80009ea:	4b03      	ldr	r3, [pc, #12]	; (80009f8 <fsm_manual_run+0x41c>)
 80009ec:	2201      	movs	r2, #1
 80009ee:	601a      	str	r2, [r3, #0]
				Setup();
 80009f0:	f000 f826 	bl	8000a40 <Setup>
			}
		}
}
 80009f4:	bf00      	nop
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	2000007c 	.word	0x2000007c
 80009fc:	200000a8 	.word	0x200000a8
 8000a00:	20000114 	.word	0x20000114
 8000a04:	200000ac 	.word	0x200000ac
 8000a08:	2000011c 	.word	0x2000011c
 8000a0c:	200000bc 	.word	0x200000bc
 8000a10:	200000b0 	.word	0x200000b0

08000a14 <LedTimeInit>:

int counterRED_NORTH = 0;
int counterGREEN_NORTH = 0;
int counterYELLOW_NORTH = 0;

void LedTimeInit(){
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
	AUTO_RED = 5;
 8000a18:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <LedTimeInit+0x20>)
 8000a1a:	2205      	movs	r2, #5
 8000a1c:	601a      	str	r2, [r3, #0]
	AUTO_YELLOW = 2;
 8000a1e:	4b06      	ldr	r3, [pc, #24]	; (8000a38 <LedTimeInit+0x24>)
 8000a20:	2202      	movs	r2, #2
 8000a22:	601a      	str	r2, [r3, #0]
	AUTO_GREEN = 3;
 8000a24:	4b05      	ldr	r3, [pc, #20]	; (8000a3c <LedTimeInit+0x28>)
 8000a26:	2203      	movs	r2, #3
 8000a28:	601a      	str	r2, [r3, #0]
}
 8000a2a:	bf00      	nop
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bc80      	pop	{r7}
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	200000b4 	.word	0x200000b4
 8000a38:	200000b8 	.word	0x200000b8
 8000a3c:	200000bc 	.word	0x200000bc

08000a40 <Setup>:

void Setup(){
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
	mode = MODE1;
 8000a44:	4b22      	ldr	r3, [pc, #136]	; (8000ad0 <Setup+0x90>)
 8000a46:	2201      	movs	r2, #1
 8000a48:	601a      	str	r2, [r3, #0]

	west_traffic = INIT;
 8000a4a:	4b22      	ldr	r3, [pc, #136]	; (8000ad4 <Setup+0x94>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
	north_traffic = INIT;
 8000a50:	4b21      	ldr	r3, [pc, #132]	; (8000ad8 <Setup+0x98>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	601a      	str	r2, [r3, #0]
	seg_disp = INIT;
 8000a56:	4b21      	ldr	r3, [pc, #132]	; (8000adc <Setup+0x9c>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
	mode_change = INIT;
 8000a5c:	4b20      	ldr	r3, [pc, #128]	; (8000ae0 <Setup+0xa0>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	601a      	str	r2, [r3, #0]

	Stat_M2_1 = INIT;
 8000a62:	4b20      	ldr	r3, [pc, #128]	; (8000ae4 <Setup+0xa4>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	601a      	str	r2, [r3, #0]
	Stat_M2_2 = INIT;
 8000a68:	4b1f      	ldr	r3, [pc, #124]	; (8000ae8 <Setup+0xa8>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	601a      	str	r2, [r3, #0]
	Stat_M2_3 = INIT;
 8000a6e:	4b1f      	ldr	r3, [pc, #124]	; (8000aec <Setup+0xac>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]

	Stat_M3_1 = INIT;
 8000a74:	4b1e      	ldr	r3, [pc, #120]	; (8000af0 <Setup+0xb0>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
	Stat_M3_2 = INIT;
 8000a7a:	4b1e      	ldr	r3, [pc, #120]	; (8000af4 <Setup+0xb4>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]
	Stat_M3_3 = INIT;
 8000a80:	4b1d      	ldr	r3, [pc, #116]	; (8000af8 <Setup+0xb8>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]

	Stat_M4_1 = INIT;
 8000a86:	4b1d      	ldr	r3, [pc, #116]	; (8000afc <Setup+0xbc>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
	Stat_M4_2 = INIT;
 8000a8c:	4b1c      	ldr	r3, [pc, #112]	; (8000b00 <Setup+0xc0>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
	Stat_M4_3 = INIT;
 8000a92:	4b1c      	ldr	r3, [pc, #112]	; (8000b04 <Setup+0xc4>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]

	counterRED_WEST = AUTO_RED;
 8000a98:	4b1b      	ldr	r3, [pc, #108]	; (8000b08 <Setup+0xc8>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a1b      	ldr	r2, [pc, #108]	; (8000b0c <Setup+0xcc>)
 8000a9e:	6013      	str	r3, [r2, #0]
	counterGREEN_WEST = AUTO_GREEN;
 8000aa0:	4b1b      	ldr	r3, [pc, #108]	; (8000b10 <Setup+0xd0>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a1b      	ldr	r2, [pc, #108]	; (8000b14 <Setup+0xd4>)
 8000aa6:	6013      	str	r3, [r2, #0]
	counterYELLOW_WEST = AUTO_YELLOW;
 8000aa8:	4b1b      	ldr	r3, [pc, #108]	; (8000b18 <Setup+0xd8>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a1b      	ldr	r2, [pc, #108]	; (8000b1c <Setup+0xdc>)
 8000aae:	6013      	str	r3, [r2, #0]

	counterRED_NORTH = AUTO_RED;
 8000ab0:	4b15      	ldr	r3, [pc, #84]	; (8000b08 <Setup+0xc8>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a1a      	ldr	r2, [pc, #104]	; (8000b20 <Setup+0xe0>)
 8000ab6:	6013      	str	r3, [r2, #0]
	counterGREEN_NORTH = AUTO_GREEN;
 8000ab8:	4b15      	ldr	r3, [pc, #84]	; (8000b10 <Setup+0xd0>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a19      	ldr	r2, [pc, #100]	; (8000b24 <Setup+0xe4>)
 8000abe:	6013      	str	r3, [r2, #0]
	counterYELLOW_NORTH = AUTO_YELLOW;
 8000ac0:	4b15      	ldr	r3, [pc, #84]	; (8000b18 <Setup+0xd8>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a18      	ldr	r2, [pc, #96]	; (8000b28 <Setup+0xe8>)
 8000ac6:	6013      	str	r3, [r2, #0]
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bc80      	pop	{r7}
 8000ace:	4770      	bx	lr
 8000ad0:	2000007c 	.word	0x2000007c
 8000ad4:	20000080 	.word	0x20000080
 8000ad8:	20000084 	.word	0x20000084
 8000adc:	20000088 	.word	0x20000088
 8000ae0:	2000008c 	.word	0x2000008c
 8000ae4:	20000090 	.word	0x20000090
 8000ae8:	20000094 	.word	0x20000094
 8000aec:	20000098 	.word	0x20000098
 8000af0:	2000009c 	.word	0x2000009c
 8000af4:	200000a0 	.word	0x200000a0
 8000af8:	200000a4 	.word	0x200000a4
 8000afc:	200000a8 	.word	0x200000a8
 8000b00:	200000ac 	.word	0x200000ac
 8000b04:	200000b0 	.word	0x200000b0
 8000b08:	200000b4 	.word	0x200000b4
 8000b0c:	200000c0 	.word	0x200000c0
 8000b10:	200000bc 	.word	0x200000bc
 8000b14:	200000c4 	.word	0x200000c4
 8000b18:	200000b8 	.word	0x200000b8
 8000b1c:	200000c8 	.word	0x200000c8
 8000b20:	200000cc 	.word	0x200000cc
 8000b24:	200000d0 	.word	0x200000d0
 8000b28:	200000d4 	.word	0x200000d4

08000b2c <toggleREDS>:
 *      Author: Admin
 */

#include "led_disp.h"

void toggleREDS(){
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED_WEST_GPIO_Port, RED_WEST_Pin);
 8000b30:	2104      	movs	r1, #4
 8000b32:	480e      	ldr	r0, [pc, #56]	; (8000b6c <toggleREDS+0x40>)
 8000b34:	f001 f8a1 	bl	8001c7a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(RED_NORTH_GPIO_Port, RED_NORTH_Pin);
 8000b38:	2120      	movs	r1, #32
 8000b3a:	480c      	ldr	r0, [pc, #48]	; (8000b6c <toggleREDS+0x40>)
 8000b3c:	f001 f89d 	bl	8001c7a <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(GREEN_WEST_GPIO_Port, GREEN_WEST_Pin, SET);
 8000b40:	2201      	movs	r2, #1
 8000b42:	2110      	movs	r1, #16
 8000b44:	4809      	ldr	r0, [pc, #36]	; (8000b6c <toggleREDS+0x40>)
 8000b46:	f001 f880 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_NORTH_GPIO_Port, GREEN_NORTH_Pin, SET);
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	2180      	movs	r1, #128	; 0x80
 8000b4e:	4807      	ldr	r0, [pc, #28]	; (8000b6c <toggleREDS+0x40>)
 8000b50:	f001 f87b 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_WEST_GPIO_Port, YELLOW_WEST_Pin, SET);
 8000b54:	2201      	movs	r2, #1
 8000b56:	2108      	movs	r1, #8
 8000b58:	4804      	ldr	r0, [pc, #16]	; (8000b6c <toggleREDS+0x40>)
 8000b5a:	f001 f876 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_NORTH_GPIO_Port, YELLOW_NORTH_Pin, SET);
 8000b5e:	2201      	movs	r2, #1
 8000b60:	2140      	movs	r1, #64	; 0x40
 8000b62:	4802      	ldr	r0, [pc, #8]	; (8000b6c <toggleREDS+0x40>)
 8000b64:	f001 f871 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000b68:	bf00      	nop
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	40010800 	.word	0x40010800

08000b70 <toggleGREENs>:
void toggleGREENs(){
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN_WEST_GPIO_Port, GREEN_WEST_Pin);
 8000b74:	2110      	movs	r1, #16
 8000b76:	480e      	ldr	r0, [pc, #56]	; (8000bb0 <toggleGREENs+0x40>)
 8000b78:	f001 f87f 	bl	8001c7a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GREEN_NORTH_GPIO_Port, GREEN_NORTH_Pin);
 8000b7c:	2180      	movs	r1, #128	; 0x80
 8000b7e:	480c      	ldr	r0, [pc, #48]	; (8000bb0 <toggleGREENs+0x40>)
 8000b80:	f001 f87b 	bl	8001c7a <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED_WEST_GPIO_Port, RED_WEST_Pin, SET);
 8000b84:	2201      	movs	r2, #1
 8000b86:	2104      	movs	r1, #4
 8000b88:	4809      	ldr	r0, [pc, #36]	; (8000bb0 <toggleGREENs+0x40>)
 8000b8a:	f001 f85e 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_NORTH_GPIO_Port, RED_NORTH_Pin, SET);
 8000b8e:	2201      	movs	r2, #1
 8000b90:	2120      	movs	r1, #32
 8000b92:	4807      	ldr	r0, [pc, #28]	; (8000bb0 <toggleGREENs+0x40>)
 8000b94:	f001 f859 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_WEST_GPIO_Port, YELLOW_WEST_Pin, SET);
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2108      	movs	r1, #8
 8000b9c:	4804      	ldr	r0, [pc, #16]	; (8000bb0 <toggleGREENs+0x40>)
 8000b9e:	f001 f854 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_NORTH_GPIO_Port, YELLOW_NORTH_Pin, SET);
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	2140      	movs	r1, #64	; 0x40
 8000ba6:	4802      	ldr	r0, [pc, #8]	; (8000bb0 <toggleGREENs+0x40>)
 8000ba8:	f001 f84f 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000bac:	bf00      	nop
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	40010800 	.word	0x40010800

08000bb4 <toggleYELLOWs>:
void toggleYELLOWs(){
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOW_WEST_GPIO_Port, YELLOW_WEST_Pin);
 8000bb8:	2108      	movs	r1, #8
 8000bba:	480e      	ldr	r0, [pc, #56]	; (8000bf4 <toggleYELLOWs+0x40>)
 8000bbc:	f001 f85d 	bl	8001c7a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(YELLOW_NORTH_GPIO_Port, YELLOW_NORTH_Pin);
 8000bc0:	2140      	movs	r1, #64	; 0x40
 8000bc2:	480c      	ldr	r0, [pc, #48]	; (8000bf4 <toggleYELLOWs+0x40>)
 8000bc4:	f001 f859 	bl	8001c7a <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(GREEN_WEST_GPIO_Port, GREEN_WEST_Pin, SET);
 8000bc8:	2201      	movs	r2, #1
 8000bca:	2110      	movs	r1, #16
 8000bcc:	4809      	ldr	r0, [pc, #36]	; (8000bf4 <toggleYELLOWs+0x40>)
 8000bce:	f001 f83c 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_NORTH_GPIO_Port, GREEN_NORTH_Pin, SET);
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	2180      	movs	r1, #128	; 0x80
 8000bd6:	4807      	ldr	r0, [pc, #28]	; (8000bf4 <toggleYELLOWs+0x40>)
 8000bd8:	f001 f837 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_WEST_GPIO_Port, RED_WEST_Pin, SET);
 8000bdc:	2201      	movs	r2, #1
 8000bde:	2104      	movs	r1, #4
 8000be0:	4804      	ldr	r0, [pc, #16]	; (8000bf4 <toggleYELLOWs+0x40>)
 8000be2:	f001 f832 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_NORTH_GPIO_Port, RED_NORTH_Pin, SET);
 8000be6:	2201      	movs	r2, #1
 8000be8:	2120      	movs	r1, #32
 8000bea:	4802      	ldr	r0, [pc, #8]	; (8000bf4 <toggleYELLOWs+0x40>)
 8000bec:	f001 f82d 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000bf0:	bf00      	nop
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	40010800 	.word	0x40010800

08000bf8 <resetREDs>:
void resetREDs(){
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WEST_GPIO_Port, RED_WEST_Pin, SET);
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	2104      	movs	r1, #4
 8000c00:	4804      	ldr	r0, [pc, #16]	; (8000c14 <resetREDs+0x1c>)
 8000c02:	f001 f822 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_NORTH_GPIO_Port, RED_NORTH_Pin, SET);
 8000c06:	2201      	movs	r2, #1
 8000c08:	2120      	movs	r1, #32
 8000c0a:	4802      	ldr	r0, [pc, #8]	; (8000c14 <resetREDs+0x1c>)
 8000c0c:	f001 f81d 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000c10:	bf00      	nop
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	40010800 	.word	0x40010800

08000c18 <enableRED_WEST>:

void enableRED_WEST(){
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WEST_GPIO_Port, RED_WEST_Pin, RESET);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	2104      	movs	r1, #4
 8000c20:	4807      	ldr	r0, [pc, #28]	; (8000c40 <enableRED_WEST+0x28>)
 8000c22:	f001 f812 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WEST_GPIO_Port, GREEN_WEST_Pin, SET);
 8000c26:	2201      	movs	r2, #1
 8000c28:	2110      	movs	r1, #16
 8000c2a:	4805      	ldr	r0, [pc, #20]	; (8000c40 <enableRED_WEST+0x28>)
 8000c2c:	f001 f80d 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_WEST_GPIO_Port, YELLOW_WEST_Pin, SET);
 8000c30:	2201      	movs	r2, #1
 8000c32:	2108      	movs	r1, #8
 8000c34:	4802      	ldr	r0, [pc, #8]	; (8000c40 <enableRED_WEST+0x28>)
 8000c36:	f001 f808 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40010800 	.word	0x40010800

08000c44 <enableYELLOW_WEST>:
void enableYELLOW_WEST(){
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WEST_GPIO_Port, RED_WEST_Pin, SET);
 8000c48:	2201      	movs	r2, #1
 8000c4a:	2104      	movs	r1, #4
 8000c4c:	4807      	ldr	r0, [pc, #28]	; (8000c6c <enableYELLOW_WEST+0x28>)
 8000c4e:	f000 fffc 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WEST_GPIO_Port, GREEN_WEST_Pin, SET);
 8000c52:	2201      	movs	r2, #1
 8000c54:	2110      	movs	r1, #16
 8000c56:	4805      	ldr	r0, [pc, #20]	; (8000c6c <enableYELLOW_WEST+0x28>)
 8000c58:	f000 fff7 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_WEST_GPIO_Port, YELLOW_WEST_Pin, RESET);
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	2108      	movs	r1, #8
 8000c60:	4802      	ldr	r0, [pc, #8]	; (8000c6c <enableYELLOW_WEST+0x28>)
 8000c62:	f000 fff2 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000c66:	bf00      	nop
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40010800 	.word	0x40010800

08000c70 <enableGREEN_WEST>:
void enableGREEN_WEST(){
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WEST_GPIO_Port, RED_WEST_Pin, SET);
 8000c74:	2201      	movs	r2, #1
 8000c76:	2104      	movs	r1, #4
 8000c78:	4807      	ldr	r0, [pc, #28]	; (8000c98 <enableGREEN_WEST+0x28>)
 8000c7a:	f000 ffe6 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WEST_GPIO_Port, GREEN_WEST_Pin, RESET);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2110      	movs	r1, #16
 8000c82:	4805      	ldr	r0, [pc, #20]	; (8000c98 <enableGREEN_WEST+0x28>)
 8000c84:	f000 ffe1 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_WEST_GPIO_Port, YELLOW_WEST_Pin, SET);
 8000c88:	2201      	movs	r2, #1
 8000c8a:	2108      	movs	r1, #8
 8000c8c:	4802      	ldr	r0, [pc, #8]	; (8000c98 <enableGREEN_WEST+0x28>)
 8000c8e:	f000 ffdc 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000c92:	bf00      	nop
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40010800 	.word	0x40010800

08000c9c <enableRED_NORTH>:

void enableRED_NORTH(){
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_NORTH_GPIO_Port, RED_NORTH_Pin, RESET);
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	2120      	movs	r1, #32
 8000ca4:	4807      	ldr	r0, [pc, #28]	; (8000cc4 <enableRED_NORTH+0x28>)
 8000ca6:	f000 ffd0 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_NORTH_GPIO_Port, GREEN_NORTH_Pin, SET);
 8000caa:	2201      	movs	r2, #1
 8000cac:	2180      	movs	r1, #128	; 0x80
 8000cae:	4805      	ldr	r0, [pc, #20]	; (8000cc4 <enableRED_NORTH+0x28>)
 8000cb0:	f000 ffcb 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_NORTH_GPIO_Port, YELLOW_NORTH_Pin, SET);
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	2140      	movs	r1, #64	; 0x40
 8000cb8:	4802      	ldr	r0, [pc, #8]	; (8000cc4 <enableRED_NORTH+0x28>)
 8000cba:	f000 ffc6 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000cbe:	bf00      	nop
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	40010800 	.word	0x40010800

08000cc8 <enableGREEN_NORTH>:
void enableGREEN_NORTH(){
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_NORTH_GPIO_Port, RED_NORTH_Pin, SET);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	2120      	movs	r1, #32
 8000cd0:	4807      	ldr	r0, [pc, #28]	; (8000cf0 <enableGREEN_NORTH+0x28>)
 8000cd2:	f000 ffba 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_NORTH_GPIO_Port, GREEN_NORTH_Pin, RESET);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	2180      	movs	r1, #128	; 0x80
 8000cda:	4805      	ldr	r0, [pc, #20]	; (8000cf0 <enableGREEN_NORTH+0x28>)
 8000cdc:	f000 ffb5 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_NORTH_GPIO_Port, YELLOW_NORTH_Pin, SET);
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	2140      	movs	r1, #64	; 0x40
 8000ce4:	4802      	ldr	r0, [pc, #8]	; (8000cf0 <enableGREEN_NORTH+0x28>)
 8000ce6:	f000 ffb0 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40010800 	.word	0x40010800

08000cf4 <enableYELLOW_NORTH>:
void enableYELLOW_NORTH(){
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_NORTH_GPIO_Port, RED_NORTH_Pin, SET);
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	2120      	movs	r1, #32
 8000cfc:	4807      	ldr	r0, [pc, #28]	; (8000d1c <enableYELLOW_NORTH+0x28>)
 8000cfe:	f000 ffa4 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_NORTH_GPIO_Port, GREEN_NORTH_Pin, SET);
 8000d02:	2201      	movs	r2, #1
 8000d04:	2180      	movs	r1, #128	; 0x80
 8000d06:	4805      	ldr	r0, [pc, #20]	; (8000d1c <enableYELLOW_NORTH+0x28>)
 8000d08:	f000 ff9f 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_NORTH_GPIO_Port, YELLOW_NORTH_Pin, RESET);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2140      	movs	r1, #64	; 0x40
 8000d10:	4802      	ldr	r0, [pc, #8]	; (8000d1c <enableYELLOW_NORTH+0x28>)
 8000d12:	f000 ff9a 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000d16:	bf00      	nop
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40010800 	.word	0x40010800

08000d20 <display7SEG1>:

const uint8_t SEG7[10] = {0x40, 0x79, 0x24, 0x30, 0x19, 0x12, 0x02, 0x78, 0x00, 0x10};

void display7SEG1(int num){
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, ((SEG7[num]>>0)&0x01));
 8000d28:	4a31      	ldr	r2, [pc, #196]	; (8000df0 <display7SEG1+0xd0>)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	4413      	add	r3, r2
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	f003 0301 	and.w	r3, r3, #1
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	461a      	mov	r2, r3
 8000d38:	2101      	movs	r1, #1
 8000d3a:	482e      	ldr	r0, [pc, #184]	; (8000df4 <display7SEG1+0xd4>)
 8000d3c:	f000 ff85 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, ((SEG7[num]>>1)&0x01));
 8000d40:	4a2b      	ldr	r2, [pc, #172]	; (8000df0 <display7SEG1+0xd0>)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	4413      	add	r3, r2
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	085b      	lsrs	r3, r3, #1
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	f003 0301 	and.w	r3, r3, #1
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	461a      	mov	r2, r3
 8000d54:	2102      	movs	r1, #2
 8000d56:	4827      	ldr	r0, [pc, #156]	; (8000df4 <display7SEG1+0xd4>)
 8000d58:	f000 ff77 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, ((SEG7[num]>>2)&0x01));
 8000d5c:	4a24      	ldr	r2, [pc, #144]	; (8000df0 <display7SEG1+0xd0>)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	089b      	lsrs	r3, r3, #2
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	f003 0301 	and.w	r3, r3, #1
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	461a      	mov	r2, r3
 8000d70:	2104      	movs	r1, #4
 8000d72:	4820      	ldr	r0, [pc, #128]	; (8000df4 <display7SEG1+0xd4>)
 8000d74:	f000 ff69 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, ((SEG7[num]>>3)&0x01));
 8000d78:	4a1d      	ldr	r2, [pc, #116]	; (8000df0 <display7SEG1+0xd0>)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4413      	add	r3, r2
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	08db      	lsrs	r3, r3, #3
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	f003 0301 	and.w	r3, r3, #1
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	2108      	movs	r1, #8
 8000d8e:	4819      	ldr	r0, [pc, #100]	; (8000df4 <display7SEG1+0xd4>)
 8000d90:	f000 ff5b 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, ((SEG7[num]>>4)&0x01));
 8000d94:	4a16      	ldr	r2, [pc, #88]	; (8000df0 <display7SEG1+0xd0>)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4413      	add	r3, r2
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	091b      	lsrs	r3, r3, #4
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	f003 0301 	and.w	r3, r3, #1
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	461a      	mov	r2, r3
 8000da8:	2110      	movs	r1, #16
 8000daa:	4812      	ldr	r0, [pc, #72]	; (8000df4 <display7SEG1+0xd4>)
 8000dac:	f000 ff4d 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, ((SEG7[num]>>5)&0x01));
 8000db0:	4a0f      	ldr	r2, [pc, #60]	; (8000df0 <display7SEG1+0xd0>)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4413      	add	r3, r2
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	095b      	lsrs	r3, r3, #5
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	f003 0301 	and.w	r3, r3, #1
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	2120      	movs	r1, #32
 8000dc6:	480b      	ldr	r0, [pc, #44]	; (8000df4 <display7SEG1+0xd4>)
 8000dc8:	f000 ff3f 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, ((SEG7[num]>>6)&0x01));
 8000dcc:	4a08      	ldr	r2, [pc, #32]	; (8000df0 <display7SEG1+0xd0>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	099b      	lsrs	r3, r3, #6
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	f003 0301 	and.w	r3, r3, #1
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	461a      	mov	r2, r3
 8000de0:	2140      	movs	r1, #64	; 0x40
 8000de2:	4804      	ldr	r0, [pc, #16]	; (8000df4 <display7SEG1+0xd4>)
 8000de4:	f000 ff31 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000de8:	bf00      	nop
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	08002cc4 	.word	0x08002cc4
 8000df4:	40010c00 	.word	0x40010c00

08000df8 <display7SEG2>:

void display7SEG2(int num){
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, ((SEG7[num]>>0)&0x01));
 8000e00:	4a34      	ldr	r2, [pc, #208]	; (8000ed4 <display7SEG2+0xdc>)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4413      	add	r3, r2
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	f003 0301 	and.w	r3, r3, #1
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	461a      	mov	r2, r3
 8000e10:	2180      	movs	r1, #128	; 0x80
 8000e12:	4831      	ldr	r0, [pc, #196]	; (8000ed8 <display7SEG2+0xe0>)
 8000e14:	f000 ff19 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, ((SEG7[num]>>1)&0x01));
 8000e18:	4a2e      	ldr	r2, [pc, #184]	; (8000ed4 <display7SEG2+0xdc>)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	085b      	lsrs	r3, r3, #1
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	f003 0301 	and.w	r3, r3, #1
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e30:	4829      	ldr	r0, [pc, #164]	; (8000ed8 <display7SEG2+0xe0>)
 8000e32:	f000 ff0a 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, ((SEG7[num]>>2)&0x01));
 8000e36:	4a27      	ldr	r2, [pc, #156]	; (8000ed4 <display7SEG2+0xdc>)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	089b      	lsrs	r3, r3, #2
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	f003 0301 	and.w	r3, r3, #1
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	461a      	mov	r2, r3
 8000e4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e4e:	4822      	ldr	r0, [pc, #136]	; (8000ed8 <display7SEG2+0xe0>)
 8000e50:	f000 fefb 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, ((SEG7[num]>>3)&0x01));
 8000e54:	4a1f      	ldr	r2, [pc, #124]	; (8000ed4 <display7SEG2+0xdc>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4413      	add	r3, r2
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	08db      	lsrs	r3, r3, #3
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	f003 0301 	and.w	r3, r3, #1
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	461a      	mov	r2, r3
 8000e68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e6c:	481a      	ldr	r0, [pc, #104]	; (8000ed8 <display7SEG2+0xe0>)
 8000e6e:	f000 feec 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, ((SEG7[num]>>4)&0x01));
 8000e72:	4a18      	ldr	r2, [pc, #96]	; (8000ed4 <display7SEG2+0xdc>)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	4413      	add	r3, r2
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	091b      	lsrs	r3, r3, #4
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	461a      	mov	r2, r3
 8000e86:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e8a:	4813      	ldr	r0, [pc, #76]	; (8000ed8 <display7SEG2+0xe0>)
 8000e8c:	f000 fedd 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, ((SEG7[num]>>5)&0x01));
 8000e90:	4a10      	ldr	r2, [pc, #64]	; (8000ed4 <display7SEG2+0xdc>)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4413      	add	r3, r2
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	095b      	lsrs	r3, r3, #5
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	f003 0301 	and.w	r3, r3, #1
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ea8:	480b      	ldr	r0, [pc, #44]	; (8000ed8 <display7SEG2+0xe0>)
 8000eaa:	f000 fece 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, ((SEG7[num]>>6)&0x01));
 8000eae:	4a09      	ldr	r2, [pc, #36]	; (8000ed4 <display7SEG2+0xdc>)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	4413      	add	r3, r2
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	099b      	lsrs	r3, r3, #6
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ec6:	4804      	ldr	r0, [pc, #16]	; (8000ed8 <display7SEG2+0xe0>)
 8000ec8:	f000 febf 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000ecc:	bf00      	nop
 8000ece:	3708      	adds	r7, #8
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	08002cc4 	.word	0x08002cc4
 8000ed8:	40010c00 	.word	0x40010c00

08000edc <display_chuc>:

void display_chuc(int num1, int num2){
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eec:	4816      	ldr	r0, [pc, #88]	; (8000f48 <display_chuc+0x6c>)
 8000eee:	f000 feac 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ef8:	4813      	ldr	r0, [pc, #76]	; (8000f48 <display_chuc+0x6c>)
 8000efa:	f000 fea6 	bl	8001c4a <HAL_GPIO_WritePin>
	display7SEG1(num1/10);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a12      	ldr	r2, [pc, #72]	; (8000f4c <display_chuc+0x70>)
 8000f02:	fb82 1203 	smull	r1, r2, r2, r3
 8000f06:	1092      	asrs	r2, r2, #2
 8000f08:	17db      	asrs	r3, r3, #31
 8000f0a:	1ad3      	subs	r3, r2, r3
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff ff07 	bl	8000d20 <display7SEG1>

	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000f12:	2200      	movs	r2, #0
 8000f14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f18:	480b      	ldr	r0, [pc, #44]	; (8000f48 <display_chuc+0x6c>)
 8000f1a:	f000 fe96 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f24:	4808      	ldr	r0, [pc, #32]	; (8000f48 <display_chuc+0x6c>)
 8000f26:	f000 fe90 	bl	8001c4a <HAL_GPIO_WritePin>
	display7SEG2(num2/10);
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	4a07      	ldr	r2, [pc, #28]	; (8000f4c <display_chuc+0x70>)
 8000f2e:	fb82 1203 	smull	r1, r2, r2, r3
 8000f32:	1092      	asrs	r2, r2, #2
 8000f34:	17db      	asrs	r3, r3, #31
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff ff5d 	bl	8000df8 <display7SEG2>
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40010800 	.word	0x40010800
 8000f4c:	66666667 	.word	0x66666667

08000f50 <display_don_vi>:

void display_don_vi(int num1, int num2){
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f60:	481b      	ldr	r0, [pc, #108]	; (8000fd0 <display_don_vi+0x80>)
 8000f62:	f000 fe72 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000f66:	2200      	movs	r2, #0
 8000f68:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f6c:	4818      	ldr	r0, [pc, #96]	; (8000fd0 <display_don_vi+0x80>)
 8000f6e:	f000 fe6c 	bl	8001c4a <HAL_GPIO_WritePin>
	display7SEG1(num1%10);
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	4b17      	ldr	r3, [pc, #92]	; (8000fd4 <display_don_vi+0x84>)
 8000f76:	fb83 1302 	smull	r1, r3, r3, r2
 8000f7a:	1099      	asrs	r1, r3, #2
 8000f7c:	17d3      	asrs	r3, r2, #31
 8000f7e:	1ac9      	subs	r1, r1, r3
 8000f80:	460b      	mov	r3, r1
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	440b      	add	r3, r1
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	1ad1      	subs	r1, r2, r3
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	f7ff fec8 	bl	8000d20 <display7SEG1>

	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000f90:	2201      	movs	r2, #1
 8000f92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f96:	480e      	ldr	r0, [pc, #56]	; (8000fd0 <display_don_vi+0x80>)
 8000f98:	f000 fe57 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fa2:	480b      	ldr	r0, [pc, #44]	; (8000fd0 <display_don_vi+0x80>)
 8000fa4:	f000 fe51 	bl	8001c4a <HAL_GPIO_WritePin>
	display7SEG2(num2%10);
 8000fa8:	683a      	ldr	r2, [r7, #0]
 8000faa:	4b0a      	ldr	r3, [pc, #40]	; (8000fd4 <display_don_vi+0x84>)
 8000fac:	fb83 1302 	smull	r1, r3, r3, r2
 8000fb0:	1099      	asrs	r1, r3, #2
 8000fb2:	17d3      	asrs	r3, r2, #31
 8000fb4:	1ac9      	subs	r1, r1, r3
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	440b      	add	r3, r1
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	1ad1      	subs	r1, r2, r3
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	f7ff ff19 	bl	8000df8 <display7SEG2>
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40010800 	.word	0x40010800
 8000fd4:	66666667 	.word	0x66666667

08000fd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fdc:	f000 fb34 	bl	8001648 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fe0:	f000 f812 	bl	8001008 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8000fe4:	f000 f84c 	bl	8001080 <MX_TIM2_Init>
  MX_GPIO_Init();
 8000fe8:	f000 f896 	bl	8001118 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2);
 8000fec:	4805      	ldr	r0, [pc, #20]	; (8001004 <main+0x2c>)
 8000fee:	f001 fa95 	bl	800251c <HAL_TIM_Base_Start_IT>
  LedTimeInit();
 8000ff2:	f7ff fd0f 	bl	8000a14 <LedTimeInit>
  Setup();
 8000ff6:	f7ff fd23 	bl	8000a40 <Setup>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  fsm_auto_run();
 8000ffa:	f7ff f951 	bl	80002a0 <fsm_auto_run>
	  fsm_manual_run();
 8000ffe:	f7ff faed 	bl	80005dc <fsm_manual_run>
	  fsm_auto_run();
 8001002:	e7fa      	b.n	8000ffa <main+0x22>
 8001004:	20000120 	.word	0x20000120

08001008 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b090      	sub	sp, #64	; 0x40
 800100c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800100e:	f107 0318 	add.w	r3, r7, #24
 8001012:	2228      	movs	r2, #40	; 0x28
 8001014:	2100      	movs	r1, #0
 8001016:	4618      	mov	r0, r3
 8001018:	f001 fe38 	bl	8002c8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800101c:	1d3b      	adds	r3, r7, #4
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]
 8001024:	609a      	str	r2, [r3, #8]
 8001026:	60da      	str	r2, [r3, #12]
 8001028:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800102a:	2302      	movs	r3, #2
 800102c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800102e:	2301      	movs	r3, #1
 8001030:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001032:	2310      	movs	r3, #16
 8001034:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001036:	2300      	movs	r3, #0
 8001038:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800103a:	f107 0318 	add.w	r3, r7, #24
 800103e:	4618      	mov	r0, r3
 8001040:	f000 fe34 	bl	8001cac <HAL_RCC_OscConfig>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800104a:	f000 f8d5 	bl	80011f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800104e:	230f      	movs	r3, #15
 8001050:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001052:	2300      	movs	r3, #0
 8001054:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800105a:	2300      	movs	r3, #0
 800105c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800105e:	2300      	movs	r3, #0
 8001060:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001062:	1d3b      	adds	r3, r7, #4
 8001064:	2100      	movs	r1, #0
 8001066:	4618      	mov	r0, r3
 8001068:	f001 f8a0 	bl	80021ac <HAL_RCC_ClockConfig>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001072:	f000 f8c1 	bl	80011f8 <Error_Handler>
  }
}
 8001076:	bf00      	nop
 8001078:	3740      	adds	r7, #64	; 0x40
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
	...

08001080 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b086      	sub	sp, #24
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001086:	f107 0308 	add.w	r3, r7, #8
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	609a      	str	r2, [r3, #8]
 8001092:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001094:	463b      	mov	r3, r7
 8001096:	2200      	movs	r2, #0
 8001098:	601a      	str	r2, [r3, #0]
 800109a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800109c:	4b1d      	ldr	r3, [pc, #116]	; (8001114 <MX_TIM2_Init+0x94>)
 800109e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80010a4:	4b1b      	ldr	r3, [pc, #108]	; (8001114 <MX_TIM2_Init+0x94>)
 80010a6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80010aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ac:	4b19      	ldr	r3, [pc, #100]	; (8001114 <MX_TIM2_Init+0x94>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80010b2:	4b18      	ldr	r3, [pc, #96]	; (8001114 <MX_TIM2_Init+0x94>)
 80010b4:	2209      	movs	r2, #9
 80010b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010b8:	4b16      	ldr	r3, [pc, #88]	; (8001114 <MX_TIM2_Init+0x94>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010be:	4b15      	ldr	r3, [pc, #84]	; (8001114 <MX_TIM2_Init+0x94>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010c4:	4813      	ldr	r0, [pc, #76]	; (8001114 <MX_TIM2_Init+0x94>)
 80010c6:	f001 f9d9 	bl	800247c <HAL_TIM_Base_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010d0:	f000 f892 	bl	80011f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010da:	f107 0308 	add.w	r3, r7, #8
 80010de:	4619      	mov	r1, r3
 80010e0:	480c      	ldr	r0, [pc, #48]	; (8001114 <MX_TIM2_Init+0x94>)
 80010e2:	f001 fb6f 	bl	80027c4 <HAL_TIM_ConfigClockSource>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010ec:	f000 f884 	bl	80011f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f0:	2300      	movs	r3, #0
 80010f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010f4:	2300      	movs	r3, #0
 80010f6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010f8:	463b      	mov	r3, r7
 80010fa:	4619      	mov	r1, r3
 80010fc:	4805      	ldr	r0, [pc, #20]	; (8001114 <MX_TIM2_Init+0x94>)
 80010fe:	f001 fd37 	bl	8002b70 <HAL_TIMEx_MasterConfigSynchronization>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001108:	f000 f876 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800110c:	bf00      	nop
 800110e:	3718      	adds	r7, #24
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000120 	.word	0x20000120

08001118 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	2200      	movs	r2, #0
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	605a      	str	r2, [r3, #4]
 8001128:	609a      	str	r2, [r3, #8]
 800112a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800112c:	4b29      	ldr	r3, [pc, #164]	; (80011d4 <MX_GPIO_Init+0xbc>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	4a28      	ldr	r2, [pc, #160]	; (80011d4 <MX_GPIO_Init+0xbc>)
 8001132:	f043 0304 	orr.w	r3, r3, #4
 8001136:	6193      	str	r3, [r2, #24]
 8001138:	4b26      	ldr	r3, [pc, #152]	; (80011d4 <MX_GPIO_Init+0xbc>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	607b      	str	r3, [r7, #4]
 8001142:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001144:	4b23      	ldr	r3, [pc, #140]	; (80011d4 <MX_GPIO_Init+0xbc>)
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	4a22      	ldr	r2, [pc, #136]	; (80011d4 <MX_GPIO_Init+0xbc>)
 800114a:	f043 0308 	orr.w	r3, r3, #8
 800114e:	6193      	str	r3, [r2, #24]
 8001150:	4b20      	ldr	r3, [pc, #128]	; (80011d4 <MX_GPIO_Init+0xbc>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	f003 0308 	and.w	r3, r3, #8
 8001158:	603b      	str	r3, [r7, #0]
 800115a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_WEST_Pin|YELLOW_WEST_Pin|GREEN_WEST_Pin|RED_NORTH_Pin
 800115c:	2200      	movs	r2, #0
 800115e:	f640 71fc 	movw	r1, #4092	; 0xffc
 8001162:	481d      	ldr	r0, [pc, #116]	; (80011d8 <MX_GPIO_Init+0xc0>)
 8001164:	f000 fd71 	bl	8001c4a <HAL_GPIO_WritePin>
                          |YELLOW_NORTH_Pin|GREEN_NORTH_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d1_Pin
 8001168:	2200      	movs	r2, #0
 800116a:	f643 71ff 	movw	r1, #16383	; 0x3fff
 800116e:	481b      	ldr	r0, [pc, #108]	; (80011dc <MX_GPIO_Init+0xc4>)
 8001170:	f000 fd6b 	bl	8001c4a <HAL_GPIO_WritePin>
                          |b1_Pin|c1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED_WEST_Pin YELLOW_WEST_Pin GREEN_WEST_Pin RED_NORTH_Pin
                           YELLOW_NORTH_Pin GREEN_NORTH_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = RED_WEST_Pin|YELLOW_WEST_Pin|GREEN_WEST_Pin|RED_NORTH_Pin
 8001174:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001178:	60bb      	str	r3, [r7, #8]
                          |YELLOW_NORTH_Pin|GREEN_NORTH_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800117a:	2301      	movs	r3, #1
 800117c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001182:	2302      	movs	r3, #2
 8001184:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001186:	f107 0308 	add.w	r3, r7, #8
 800118a:	4619      	mov	r1, r3
 800118c:	4812      	ldr	r0, [pc, #72]	; (80011d8 <MX_GPIO_Init+0xc0>)
 800118e:	f000 fbcb 	bl	8001928 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_Pin b_Pin c_Pin d1_Pin
                           e1_Pin f1_Pin g1_Pin d_Pin
                           e_Pin f_Pin g_Pin a1_Pin
                           b1_Pin c1_Pin */
  GPIO_InitStruct.Pin = a_Pin|b_Pin|c_Pin|d1_Pin
 8001192:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001196:	60bb      	str	r3, [r7, #8]
                          |e1_Pin|f1_Pin|g1_Pin|d_Pin
                          |e_Pin|f_Pin|g_Pin|a1_Pin
                          |b1_Pin|c1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001198:	2301      	movs	r3, #1
 800119a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2300      	movs	r3, #0
 800119e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a0:	2302      	movs	r3, #2
 80011a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a4:	f107 0308 	add.w	r3, r7, #8
 80011a8:	4619      	mov	r1, r3
 80011aa:	480c      	ldr	r0, [pc, #48]	; (80011dc <MX_GPIO_Init+0xc4>)
 80011ac:	f000 fbbc 	bl	8001928 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 80011b0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80011b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b6:	2300      	movs	r3, #0
 80011b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011ba:	2301      	movs	r3, #1
 80011bc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011be:	f107 0308 	add.w	r3, r7, #8
 80011c2:	4619      	mov	r1, r3
 80011c4:	4804      	ldr	r0, [pc, #16]	; (80011d8 <MX_GPIO_Init+0xc0>)
 80011c6:	f000 fbaf 	bl	8001928 <HAL_GPIO_Init>

}
 80011ca:	bf00      	nop
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40021000 	.word	0x40021000
 80011d8:	40010800 	.word	0x40010800
 80011dc:	40010c00 	.word	0x40010c00

080011e0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
	timerRun();
 80011e8:	f000 f8c0 	bl	800136c <timerRun>
	getKeyInput();
 80011ec:	f7fe ffd8 	bl	80001a0 <getKeyInput>
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011fc:	b672      	cpsid	i
}
 80011fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001200:	e7fe      	b.n	8001200 <Error_Handler+0x8>
	...

08001204 <setTimer1>:
int timer8_flag = 0;

int timer9_counter = 0;
int timer9_flag = 0;

void setTimer1(int duration){
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 800120c:	4a05      	ldr	r2, [pc, #20]	; (8001224 <setTimer1+0x20>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001212:	4b05      	ldr	r3, [pc, #20]	; (8001228 <setTimer1+0x24>)
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	bc80      	pop	{r7}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	200000d8 	.word	0x200000d8
 8001228:	200000dc 	.word	0x200000dc

0800122c <setTimer2>:

void setTimer2(int duration){
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 8001234:	4a05      	ldr	r2, [pc, #20]	; (800124c <setTimer2+0x20>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 800123a:	4b05      	ldr	r3, [pc, #20]	; (8001250 <setTimer2+0x24>)
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
}
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	200000e0 	.word	0x200000e0
 8001250:	200000e4 	.word	0x200000e4

08001254 <setTimer3>:

void setTimer3(int duration){
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	timer3_counter = duration;
 800125c:	4a05      	ldr	r2, [pc, #20]	; (8001274 <setTimer3+0x20>)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001262:	4b05      	ldr	r3, [pc, #20]	; (8001278 <setTimer3+0x24>)
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	bc80      	pop	{r7}
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	200000e8 	.word	0x200000e8
 8001278:	200000ec 	.word	0x200000ec

0800127c <setTimer4>:

void setTimer4(int duration){
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
	timer4_counter = duration;
 8001284:	4a05      	ldr	r2, [pc, #20]	; (800129c <setTimer4+0x20>)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 800128a:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <setTimer4+0x24>)
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
}
 8001290:	bf00      	nop
 8001292:	370c      	adds	r7, #12
 8001294:	46bd      	mov	sp, r7
 8001296:	bc80      	pop	{r7}
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	200000f0 	.word	0x200000f0
 80012a0:	200000f4 	.word	0x200000f4

080012a4 <setTimer5>:

void setTimer5(int duration){
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
	timer5_counter = duration;
 80012ac:	4a05      	ldr	r2, [pc, #20]	; (80012c4 <setTimer5+0x20>)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 80012b2:	4b05      	ldr	r3, [pc, #20]	; (80012c8 <setTimer5+0x24>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
}
 80012b8:	bf00      	nop
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	bc80      	pop	{r7}
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	200000f8 	.word	0x200000f8
 80012c8:	200000fc 	.word	0x200000fc

080012cc <setTimer6>:

void setTimer6(int duration){
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
	timer6_counter = duration;
 80012d4:	4a05      	ldr	r2, [pc, #20]	; (80012ec <setTimer6+0x20>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6013      	str	r3, [r2, #0]
	timer6_flag = 0;
 80012da:	4b05      	ldr	r3, [pc, #20]	; (80012f0 <setTimer6+0x24>)
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
}
 80012e0:	bf00      	nop
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bc80      	pop	{r7}
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	20000100 	.word	0x20000100
 80012f0:	20000104 	.word	0x20000104

080012f4 <setTimer7>:

void setTimer7(int duration){
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
	timer7_counter = duration;
 80012fc:	4a05      	ldr	r2, [pc, #20]	; (8001314 <setTimer7+0x20>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6013      	str	r3, [r2, #0]
	timer7_flag = 0;
 8001302:	4b05      	ldr	r3, [pc, #20]	; (8001318 <setTimer7+0x24>)
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
}
 8001308:	bf00      	nop
 800130a:	370c      	adds	r7, #12
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	20000108 	.word	0x20000108
 8001318:	2000010c 	.word	0x2000010c

0800131c <setTimer8>:

void setTimer8(int duration){
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	timer8_counter = duration;
 8001324:	4a05      	ldr	r2, [pc, #20]	; (800133c <setTimer8+0x20>)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6013      	str	r3, [r2, #0]
	timer8_flag = 0;
 800132a:	4b05      	ldr	r3, [pc, #20]	; (8001340 <setTimer8+0x24>)
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
}
 8001330:	bf00      	nop
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	20000110 	.word	0x20000110
 8001340:	20000114 	.word	0x20000114

08001344 <setTimer9>:

void setTimer9(int duration){
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
	timer9_counter = duration;
 800134c:	4a05      	ldr	r2, [pc, #20]	; (8001364 <setTimer9+0x20>)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6013      	str	r3, [r2, #0]
	timer9_flag = 0;
 8001352:	4b05      	ldr	r3, [pc, #20]	; (8001368 <setTimer9+0x24>)
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
}
 8001358:	bf00      	nop
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	bc80      	pop	{r7}
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	20000118 	.word	0x20000118
 8001368:	2000011c 	.word	0x2000011c

0800136c <timerRun>:

void timerRun(){
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 8001370:	4b49      	ldr	r3, [pc, #292]	; (8001498 <timerRun+0x12c>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	dd0b      	ble.n	8001390 <timerRun+0x24>
		timer1_counter--;
 8001378:	4b47      	ldr	r3, [pc, #284]	; (8001498 <timerRun+0x12c>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	3b01      	subs	r3, #1
 800137e:	4a46      	ldr	r2, [pc, #280]	; (8001498 <timerRun+0x12c>)
 8001380:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0) timer1_flag = 1;
 8001382:	4b45      	ldr	r3, [pc, #276]	; (8001498 <timerRun+0x12c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	2b00      	cmp	r3, #0
 8001388:	dc02      	bgt.n	8001390 <timerRun+0x24>
 800138a:	4b44      	ldr	r3, [pc, #272]	; (800149c <timerRun+0x130>)
 800138c:	2201      	movs	r2, #1
 800138e:	601a      	str	r2, [r3, #0]
	}

	if(timer2_counter > 0){
 8001390:	4b43      	ldr	r3, [pc, #268]	; (80014a0 <timerRun+0x134>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	dd0b      	ble.n	80013b0 <timerRun+0x44>
		timer2_counter--;
 8001398:	4b41      	ldr	r3, [pc, #260]	; (80014a0 <timerRun+0x134>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	3b01      	subs	r3, #1
 800139e:	4a40      	ldr	r2, [pc, #256]	; (80014a0 <timerRun+0x134>)
 80013a0:	6013      	str	r3, [r2, #0]
		if(timer2_counter <= 0) timer2_flag = 1;
 80013a2:	4b3f      	ldr	r3, [pc, #252]	; (80014a0 <timerRun+0x134>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	dc02      	bgt.n	80013b0 <timerRun+0x44>
 80013aa:	4b3e      	ldr	r3, [pc, #248]	; (80014a4 <timerRun+0x138>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	601a      	str	r2, [r3, #0]
	}

	if(timer3_counter > 0){
 80013b0:	4b3d      	ldr	r3, [pc, #244]	; (80014a8 <timerRun+0x13c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	dd0b      	ble.n	80013d0 <timerRun+0x64>
		timer3_counter--;
 80013b8:	4b3b      	ldr	r3, [pc, #236]	; (80014a8 <timerRun+0x13c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	3b01      	subs	r3, #1
 80013be:	4a3a      	ldr	r2, [pc, #232]	; (80014a8 <timerRun+0x13c>)
 80013c0:	6013      	str	r3, [r2, #0]
		if(timer3_counter <= 0) timer3_flag = 1;
 80013c2:	4b39      	ldr	r3, [pc, #228]	; (80014a8 <timerRun+0x13c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	dc02      	bgt.n	80013d0 <timerRun+0x64>
 80013ca:	4b38      	ldr	r3, [pc, #224]	; (80014ac <timerRun+0x140>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	601a      	str	r2, [r3, #0]
	}

	if(timer4_counter > 0){
 80013d0:	4b37      	ldr	r3, [pc, #220]	; (80014b0 <timerRun+0x144>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	dd0b      	ble.n	80013f0 <timerRun+0x84>
		timer4_counter--;
 80013d8:	4b35      	ldr	r3, [pc, #212]	; (80014b0 <timerRun+0x144>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	3b01      	subs	r3, #1
 80013de:	4a34      	ldr	r2, [pc, #208]	; (80014b0 <timerRun+0x144>)
 80013e0:	6013      	str	r3, [r2, #0]
		if(timer4_counter <= 0) timer4_flag = 1;
 80013e2:	4b33      	ldr	r3, [pc, #204]	; (80014b0 <timerRun+0x144>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	dc02      	bgt.n	80013f0 <timerRun+0x84>
 80013ea:	4b32      	ldr	r3, [pc, #200]	; (80014b4 <timerRun+0x148>)
 80013ec:	2201      	movs	r2, #1
 80013ee:	601a      	str	r2, [r3, #0]
	}

	if(timer5_counter > 0){
 80013f0:	4b31      	ldr	r3, [pc, #196]	; (80014b8 <timerRun+0x14c>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	dd0b      	ble.n	8001410 <timerRun+0xa4>
		timer5_counter--;
 80013f8:	4b2f      	ldr	r3, [pc, #188]	; (80014b8 <timerRun+0x14c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	3b01      	subs	r3, #1
 80013fe:	4a2e      	ldr	r2, [pc, #184]	; (80014b8 <timerRun+0x14c>)
 8001400:	6013      	str	r3, [r2, #0]
		if(timer5_counter <= 0) timer5_flag = 1;
 8001402:	4b2d      	ldr	r3, [pc, #180]	; (80014b8 <timerRun+0x14c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	dc02      	bgt.n	8001410 <timerRun+0xa4>
 800140a:	4b2c      	ldr	r3, [pc, #176]	; (80014bc <timerRun+0x150>)
 800140c:	2201      	movs	r2, #1
 800140e:	601a      	str	r2, [r3, #0]
	}

	if(timer6_counter > 0){
 8001410:	4b2b      	ldr	r3, [pc, #172]	; (80014c0 <timerRun+0x154>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	dd0b      	ble.n	8001430 <timerRun+0xc4>
		timer6_counter--;
 8001418:	4b29      	ldr	r3, [pc, #164]	; (80014c0 <timerRun+0x154>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	3b01      	subs	r3, #1
 800141e:	4a28      	ldr	r2, [pc, #160]	; (80014c0 <timerRun+0x154>)
 8001420:	6013      	str	r3, [r2, #0]
		if(timer6_counter <= 0) timer6_flag = 1;
 8001422:	4b27      	ldr	r3, [pc, #156]	; (80014c0 <timerRun+0x154>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	2b00      	cmp	r3, #0
 8001428:	dc02      	bgt.n	8001430 <timerRun+0xc4>
 800142a:	4b26      	ldr	r3, [pc, #152]	; (80014c4 <timerRun+0x158>)
 800142c:	2201      	movs	r2, #1
 800142e:	601a      	str	r2, [r3, #0]
	}

	if(timer7_counter > 0){
 8001430:	4b25      	ldr	r3, [pc, #148]	; (80014c8 <timerRun+0x15c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	dd0b      	ble.n	8001450 <timerRun+0xe4>
		timer7_counter--;
 8001438:	4b23      	ldr	r3, [pc, #140]	; (80014c8 <timerRun+0x15c>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	3b01      	subs	r3, #1
 800143e:	4a22      	ldr	r2, [pc, #136]	; (80014c8 <timerRun+0x15c>)
 8001440:	6013      	str	r3, [r2, #0]
		if(timer7_counter <= 0) timer7_flag = 1;
 8001442:	4b21      	ldr	r3, [pc, #132]	; (80014c8 <timerRun+0x15c>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	dc02      	bgt.n	8001450 <timerRun+0xe4>
 800144a:	4b20      	ldr	r3, [pc, #128]	; (80014cc <timerRun+0x160>)
 800144c:	2201      	movs	r2, #1
 800144e:	601a      	str	r2, [r3, #0]
	}

	if(timer8_counter > 0){
 8001450:	4b1f      	ldr	r3, [pc, #124]	; (80014d0 <timerRun+0x164>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	dd0b      	ble.n	8001470 <timerRun+0x104>
		timer8_counter--;
 8001458:	4b1d      	ldr	r3, [pc, #116]	; (80014d0 <timerRun+0x164>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	3b01      	subs	r3, #1
 800145e:	4a1c      	ldr	r2, [pc, #112]	; (80014d0 <timerRun+0x164>)
 8001460:	6013      	str	r3, [r2, #0]
		if(timer8_counter <= 0) timer8_flag = 1;
 8001462:	4b1b      	ldr	r3, [pc, #108]	; (80014d0 <timerRun+0x164>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2b00      	cmp	r3, #0
 8001468:	dc02      	bgt.n	8001470 <timerRun+0x104>
 800146a:	4b1a      	ldr	r3, [pc, #104]	; (80014d4 <timerRun+0x168>)
 800146c:	2201      	movs	r2, #1
 800146e:	601a      	str	r2, [r3, #0]
	}

	if(timer9_counter > 0){
 8001470:	4b19      	ldr	r3, [pc, #100]	; (80014d8 <timerRun+0x16c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2b00      	cmp	r3, #0
 8001476:	dd0b      	ble.n	8001490 <timerRun+0x124>
		timer9_counter--;
 8001478:	4b17      	ldr	r3, [pc, #92]	; (80014d8 <timerRun+0x16c>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	3b01      	subs	r3, #1
 800147e:	4a16      	ldr	r2, [pc, #88]	; (80014d8 <timerRun+0x16c>)
 8001480:	6013      	str	r3, [r2, #0]
		if(timer9_counter <= 0) timer9_flag = 1;
 8001482:	4b15      	ldr	r3, [pc, #84]	; (80014d8 <timerRun+0x16c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2b00      	cmp	r3, #0
 8001488:	dc02      	bgt.n	8001490 <timerRun+0x124>
 800148a:	4b14      	ldr	r3, [pc, #80]	; (80014dc <timerRun+0x170>)
 800148c:	2201      	movs	r2, #1
 800148e:	601a      	str	r2, [r3, #0]
	}
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr
 8001498:	200000d8 	.word	0x200000d8
 800149c:	200000dc 	.word	0x200000dc
 80014a0:	200000e0 	.word	0x200000e0
 80014a4:	200000e4 	.word	0x200000e4
 80014a8:	200000e8 	.word	0x200000e8
 80014ac:	200000ec 	.word	0x200000ec
 80014b0:	200000f0 	.word	0x200000f0
 80014b4:	200000f4 	.word	0x200000f4
 80014b8:	200000f8 	.word	0x200000f8
 80014bc:	200000fc 	.word	0x200000fc
 80014c0:	20000100 	.word	0x20000100
 80014c4:	20000104 	.word	0x20000104
 80014c8:	20000108 	.word	0x20000108
 80014cc:	2000010c 	.word	0x2000010c
 80014d0:	20000110 	.word	0x20000110
 80014d4:	20000114 	.word	0x20000114
 80014d8:	20000118 	.word	0x20000118
 80014dc:	2000011c 	.word	0x2000011c

080014e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014e6:	4b15      	ldr	r3, [pc, #84]	; (800153c <HAL_MspInit+0x5c>)
 80014e8:	699b      	ldr	r3, [r3, #24]
 80014ea:	4a14      	ldr	r2, [pc, #80]	; (800153c <HAL_MspInit+0x5c>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	6193      	str	r3, [r2, #24]
 80014f2:	4b12      	ldr	r3, [pc, #72]	; (800153c <HAL_MspInit+0x5c>)
 80014f4:	699b      	ldr	r3, [r3, #24]
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fe:	4b0f      	ldr	r3, [pc, #60]	; (800153c <HAL_MspInit+0x5c>)
 8001500:	69db      	ldr	r3, [r3, #28]
 8001502:	4a0e      	ldr	r2, [pc, #56]	; (800153c <HAL_MspInit+0x5c>)
 8001504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001508:	61d3      	str	r3, [r2, #28]
 800150a:	4b0c      	ldr	r3, [pc, #48]	; (800153c <HAL_MspInit+0x5c>)
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001516:	4b0a      	ldr	r3, [pc, #40]	; (8001540 <HAL_MspInit+0x60>)
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	4a04      	ldr	r2, [pc, #16]	; (8001540 <HAL_MspInit+0x60>)
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001532:	bf00      	nop
 8001534:	3714      	adds	r7, #20
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr
 800153c:	40021000 	.word	0x40021000
 8001540:	40010000 	.word	0x40010000

08001544 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001554:	d113      	bne.n	800157e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001556:	4b0c      	ldr	r3, [pc, #48]	; (8001588 <HAL_TIM_Base_MspInit+0x44>)
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	4a0b      	ldr	r2, [pc, #44]	; (8001588 <HAL_TIM_Base_MspInit+0x44>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	61d3      	str	r3, [r2, #28]
 8001562:	4b09      	ldr	r3, [pc, #36]	; (8001588 <HAL_TIM_Base_MspInit+0x44>)
 8001564:	69db      	ldr	r3, [r3, #28]
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800156e:	2200      	movs	r2, #0
 8001570:	2100      	movs	r1, #0
 8001572:	201c      	movs	r0, #28
 8001574:	f000 f9a1 	bl	80018ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001578:	201c      	movs	r0, #28
 800157a:	f000 f9ba 	bl	80018f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40021000 	.word	0x40021000

0800158c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001590:	e7fe      	b.n	8001590 <NMI_Handler+0x4>

08001592 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001596:	e7fe      	b.n	8001596 <HardFault_Handler+0x4>

08001598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800159c:	e7fe      	b.n	800159c <MemManage_Handler+0x4>

0800159e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800159e:	b480      	push	{r7}
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a2:	e7fe      	b.n	80015a2 <BusFault_Handler+0x4>

080015a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a8:	e7fe      	b.n	80015a8 <UsageFault_Handler+0x4>

080015aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr

080015b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b6:	b480      	push	{r7}
 80015b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015ba:	bf00      	nop
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr

080015c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015c2:	b480      	push	{r7}
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc80      	pop	{r7}
 80015cc:	4770      	bx	lr

080015ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015d2:	f000 f87f 	bl	80016d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}
	...

080015dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015e0:	4802      	ldr	r0, [pc, #8]	; (80015ec <TIM2_IRQHandler+0x10>)
 80015e2:	f000 ffe7 	bl	80025b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20000120 	.word	0x20000120

080015f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr

080015fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015fc:	480c      	ldr	r0, [pc, #48]	; (8001630 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015fe:	490d      	ldr	r1, [pc, #52]	; (8001634 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001600:	4a0d      	ldr	r2, [pc, #52]	; (8001638 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001602:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001604:	e002      	b.n	800160c <LoopCopyDataInit>

08001606 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001606:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001608:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800160a:	3304      	adds	r3, #4

0800160c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800160c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800160e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001610:	d3f9      	bcc.n	8001606 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001612:	4a0a      	ldr	r2, [pc, #40]	; (800163c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001614:	4c0a      	ldr	r4, [pc, #40]	; (8001640 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001616:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001618:	e001      	b.n	800161e <LoopFillZerobss>

0800161a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800161a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800161c:	3204      	adds	r2, #4

0800161e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800161e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001620:	d3fb      	bcc.n	800161a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001622:	f7ff ffe5 	bl	80015f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001626:	f001 fb0d 	bl	8002c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800162a:	f7ff fcd5 	bl	8000fd8 <main>
  bx lr
 800162e:	4770      	bx	lr
  ldr r0, =_sdata
 8001630:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001634:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 8001638:	08002ce8 	.word	0x08002ce8
  ldr r2, =_sbss
 800163c:	2000004c 	.word	0x2000004c
  ldr r4, =_ebss
 8001640:	2000016c 	.word	0x2000016c

08001644 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001644:	e7fe      	b.n	8001644 <ADC1_2_IRQHandler>
	...

08001648 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800164c:	4b08      	ldr	r3, [pc, #32]	; (8001670 <HAL_Init+0x28>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a07      	ldr	r2, [pc, #28]	; (8001670 <HAL_Init+0x28>)
 8001652:	f043 0310 	orr.w	r3, r3, #16
 8001656:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001658:	2003      	movs	r0, #3
 800165a:	f000 f923 	bl	80018a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800165e:	200f      	movs	r0, #15
 8001660:	f000 f808 	bl	8001674 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001664:	f7ff ff3c 	bl	80014e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40022000 	.word	0x40022000

08001674 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800167c:	4b12      	ldr	r3, [pc, #72]	; (80016c8 <HAL_InitTick+0x54>)
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <HAL_InitTick+0x58>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	4619      	mov	r1, r3
 8001686:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800168a:	fbb3 f3f1 	udiv	r3, r3, r1
 800168e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001692:	4618      	mov	r0, r3
 8001694:	f000 f93b 	bl	800190e <HAL_SYSTICK_Config>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e00e      	b.n	80016c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2b0f      	cmp	r3, #15
 80016a6:	d80a      	bhi.n	80016be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016a8:	2200      	movs	r2, #0
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	f04f 30ff 	mov.w	r0, #4294967295
 80016b0:	f000 f903 	bl	80018ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016b4:	4a06      	ldr	r2, [pc, #24]	; (80016d0 <HAL_InitTick+0x5c>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016ba:	2300      	movs	r3, #0
 80016bc:	e000      	b.n	80016c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20000040 	.word	0x20000040
 80016cc:	20000048 	.word	0x20000048
 80016d0:	20000044 	.word	0x20000044

080016d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016d8:	4b05      	ldr	r3, [pc, #20]	; (80016f0 <HAL_IncTick+0x1c>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	461a      	mov	r2, r3
 80016de:	4b05      	ldr	r3, [pc, #20]	; (80016f4 <HAL_IncTick+0x20>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4413      	add	r3, r2
 80016e4:	4a03      	ldr	r2, [pc, #12]	; (80016f4 <HAL_IncTick+0x20>)
 80016e6:	6013      	str	r3, [r2, #0]
}
 80016e8:	bf00      	nop
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	20000048 	.word	0x20000048
 80016f4:	20000168 	.word	0x20000168

080016f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  return uwTick;
 80016fc:	4b02      	ldr	r3, [pc, #8]	; (8001708 <HAL_GetTick+0x10>)
 80016fe:	681b      	ldr	r3, [r3, #0]
}
 8001700:	4618      	mov	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr
 8001708:	20000168 	.word	0x20000168

0800170c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f003 0307 	and.w	r3, r3, #7
 800171a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800171c:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <__NVIC_SetPriorityGrouping+0x44>)
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001722:	68ba      	ldr	r2, [r7, #8]
 8001724:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001728:	4013      	ands	r3, r2
 800172a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001734:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001738:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800173c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800173e:	4a04      	ldr	r2, [pc, #16]	; (8001750 <__NVIC_SetPriorityGrouping+0x44>)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	60d3      	str	r3, [r2, #12]
}
 8001744:	bf00      	nop
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001758:	4b04      	ldr	r3, [pc, #16]	; (800176c <__NVIC_GetPriorityGrouping+0x18>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	0a1b      	lsrs	r3, r3, #8
 800175e:	f003 0307 	and.w	r3, r3, #7
}
 8001762:	4618      	mov	r0, r3
 8001764:	46bd      	mov	sp, r7
 8001766:	bc80      	pop	{r7}
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800177a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177e:	2b00      	cmp	r3, #0
 8001780:	db0b      	blt.n	800179a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001782:	79fb      	ldrb	r3, [r7, #7]
 8001784:	f003 021f 	and.w	r2, r3, #31
 8001788:	4906      	ldr	r1, [pc, #24]	; (80017a4 <__NVIC_EnableIRQ+0x34>)
 800178a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178e:	095b      	lsrs	r3, r3, #5
 8001790:	2001      	movs	r0, #1
 8001792:	fa00 f202 	lsl.w	r2, r0, r2
 8001796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr
 80017a4:	e000e100 	.word	0xe000e100

080017a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	6039      	str	r1, [r7, #0]
 80017b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	db0a      	blt.n	80017d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	490c      	ldr	r1, [pc, #48]	; (80017f4 <__NVIC_SetPriority+0x4c>)
 80017c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c6:	0112      	lsls	r2, r2, #4
 80017c8:	b2d2      	uxtb	r2, r2
 80017ca:	440b      	add	r3, r1
 80017cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017d0:	e00a      	b.n	80017e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	b2da      	uxtb	r2, r3
 80017d6:	4908      	ldr	r1, [pc, #32]	; (80017f8 <__NVIC_SetPriority+0x50>)
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	f003 030f 	and.w	r3, r3, #15
 80017de:	3b04      	subs	r3, #4
 80017e0:	0112      	lsls	r2, r2, #4
 80017e2:	b2d2      	uxtb	r2, r2
 80017e4:	440b      	add	r3, r1
 80017e6:	761a      	strb	r2, [r3, #24]
}
 80017e8:	bf00      	nop
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bc80      	pop	{r7}
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	e000e100 	.word	0xe000e100
 80017f8:	e000ed00 	.word	0xe000ed00

080017fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b089      	sub	sp, #36	; 0x24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	f003 0307 	and.w	r3, r3, #7
 800180e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	f1c3 0307 	rsb	r3, r3, #7
 8001816:	2b04      	cmp	r3, #4
 8001818:	bf28      	it	cs
 800181a:	2304      	movcs	r3, #4
 800181c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	3304      	adds	r3, #4
 8001822:	2b06      	cmp	r3, #6
 8001824:	d902      	bls.n	800182c <NVIC_EncodePriority+0x30>
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	3b03      	subs	r3, #3
 800182a:	e000      	b.n	800182e <NVIC_EncodePriority+0x32>
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001830:	f04f 32ff 	mov.w	r2, #4294967295
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	43da      	mvns	r2, r3
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	401a      	ands	r2, r3
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001844:	f04f 31ff 	mov.w	r1, #4294967295
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	fa01 f303 	lsl.w	r3, r1, r3
 800184e:	43d9      	mvns	r1, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001854:	4313      	orrs	r3, r2
         );
}
 8001856:	4618      	mov	r0, r3
 8001858:	3724      	adds	r7, #36	; 0x24
 800185a:	46bd      	mov	sp, r7
 800185c:	bc80      	pop	{r7}
 800185e:	4770      	bx	lr

08001860 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	3b01      	subs	r3, #1
 800186c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001870:	d301      	bcc.n	8001876 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001872:	2301      	movs	r3, #1
 8001874:	e00f      	b.n	8001896 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001876:	4a0a      	ldr	r2, [pc, #40]	; (80018a0 <SysTick_Config+0x40>)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	3b01      	subs	r3, #1
 800187c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800187e:	210f      	movs	r1, #15
 8001880:	f04f 30ff 	mov.w	r0, #4294967295
 8001884:	f7ff ff90 	bl	80017a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001888:	4b05      	ldr	r3, [pc, #20]	; (80018a0 <SysTick_Config+0x40>)
 800188a:	2200      	movs	r2, #0
 800188c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800188e:	4b04      	ldr	r3, [pc, #16]	; (80018a0 <SysTick_Config+0x40>)
 8001890:	2207      	movs	r2, #7
 8001892:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	e000e010 	.word	0xe000e010

080018a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f7ff ff2d 	bl	800170c <__NVIC_SetPriorityGrouping>
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}

080018ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b086      	sub	sp, #24
 80018be:	af00      	add	r7, sp, #0
 80018c0:	4603      	mov	r3, r0
 80018c2:	60b9      	str	r1, [r7, #8]
 80018c4:	607a      	str	r2, [r7, #4]
 80018c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018c8:	2300      	movs	r3, #0
 80018ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018cc:	f7ff ff42 	bl	8001754 <__NVIC_GetPriorityGrouping>
 80018d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	68b9      	ldr	r1, [r7, #8]
 80018d6:	6978      	ldr	r0, [r7, #20]
 80018d8:	f7ff ff90 	bl	80017fc <NVIC_EncodePriority>
 80018dc:	4602      	mov	r2, r0
 80018de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018e2:	4611      	mov	r1, r2
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff ff5f 	bl	80017a8 <__NVIC_SetPriority>
}
 80018ea:	bf00      	nop
 80018ec:	3718      	adds	r7, #24
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b082      	sub	sp, #8
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	4603      	mov	r3, r0
 80018fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff ff35 	bl	8001770 <__NVIC_EnableIRQ>
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b082      	sub	sp, #8
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f7ff ffa2 	bl	8001860 <SysTick_Config>
 800191c:	4603      	mov	r3, r0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
	...

08001928 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001928:	b480      	push	{r7}
 800192a:	b08b      	sub	sp, #44	; 0x2c
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001932:	2300      	movs	r3, #0
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001936:	2300      	movs	r3, #0
 8001938:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800193a:	e148      	b.n	8001bce <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800193c:	2201      	movs	r2, #1
 800193e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	69fa      	ldr	r2, [r7, #28]
 800194c:	4013      	ands	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	429a      	cmp	r2, r3
 8001956:	f040 8137 	bne.w	8001bc8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	4aa3      	ldr	r2, [pc, #652]	; (8001bec <HAL_GPIO_Init+0x2c4>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d05e      	beq.n	8001a22 <HAL_GPIO_Init+0xfa>
 8001964:	4aa1      	ldr	r2, [pc, #644]	; (8001bec <HAL_GPIO_Init+0x2c4>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d875      	bhi.n	8001a56 <HAL_GPIO_Init+0x12e>
 800196a:	4aa1      	ldr	r2, [pc, #644]	; (8001bf0 <HAL_GPIO_Init+0x2c8>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d058      	beq.n	8001a22 <HAL_GPIO_Init+0xfa>
 8001970:	4a9f      	ldr	r2, [pc, #636]	; (8001bf0 <HAL_GPIO_Init+0x2c8>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d86f      	bhi.n	8001a56 <HAL_GPIO_Init+0x12e>
 8001976:	4a9f      	ldr	r2, [pc, #636]	; (8001bf4 <HAL_GPIO_Init+0x2cc>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d052      	beq.n	8001a22 <HAL_GPIO_Init+0xfa>
 800197c:	4a9d      	ldr	r2, [pc, #628]	; (8001bf4 <HAL_GPIO_Init+0x2cc>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d869      	bhi.n	8001a56 <HAL_GPIO_Init+0x12e>
 8001982:	4a9d      	ldr	r2, [pc, #628]	; (8001bf8 <HAL_GPIO_Init+0x2d0>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d04c      	beq.n	8001a22 <HAL_GPIO_Init+0xfa>
 8001988:	4a9b      	ldr	r2, [pc, #620]	; (8001bf8 <HAL_GPIO_Init+0x2d0>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d863      	bhi.n	8001a56 <HAL_GPIO_Init+0x12e>
 800198e:	4a9b      	ldr	r2, [pc, #620]	; (8001bfc <HAL_GPIO_Init+0x2d4>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d046      	beq.n	8001a22 <HAL_GPIO_Init+0xfa>
 8001994:	4a99      	ldr	r2, [pc, #612]	; (8001bfc <HAL_GPIO_Init+0x2d4>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d85d      	bhi.n	8001a56 <HAL_GPIO_Init+0x12e>
 800199a:	2b12      	cmp	r3, #18
 800199c:	d82a      	bhi.n	80019f4 <HAL_GPIO_Init+0xcc>
 800199e:	2b12      	cmp	r3, #18
 80019a0:	d859      	bhi.n	8001a56 <HAL_GPIO_Init+0x12e>
 80019a2:	a201      	add	r2, pc, #4	; (adr r2, 80019a8 <HAL_GPIO_Init+0x80>)
 80019a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019a8:	08001a23 	.word	0x08001a23
 80019ac:	080019fd 	.word	0x080019fd
 80019b0:	08001a0f 	.word	0x08001a0f
 80019b4:	08001a51 	.word	0x08001a51
 80019b8:	08001a57 	.word	0x08001a57
 80019bc:	08001a57 	.word	0x08001a57
 80019c0:	08001a57 	.word	0x08001a57
 80019c4:	08001a57 	.word	0x08001a57
 80019c8:	08001a57 	.word	0x08001a57
 80019cc:	08001a57 	.word	0x08001a57
 80019d0:	08001a57 	.word	0x08001a57
 80019d4:	08001a57 	.word	0x08001a57
 80019d8:	08001a57 	.word	0x08001a57
 80019dc:	08001a57 	.word	0x08001a57
 80019e0:	08001a57 	.word	0x08001a57
 80019e4:	08001a57 	.word	0x08001a57
 80019e8:	08001a57 	.word	0x08001a57
 80019ec:	08001a05 	.word	0x08001a05
 80019f0:	08001a19 	.word	0x08001a19
 80019f4:	4a82      	ldr	r2, [pc, #520]	; (8001c00 <HAL_GPIO_Init+0x2d8>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d013      	beq.n	8001a22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019fa:	e02c      	b.n	8001a56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	623b      	str	r3, [r7, #32]
          break;
 8001a02:	e029      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	3304      	adds	r3, #4
 8001a0a:	623b      	str	r3, [r7, #32]
          break;
 8001a0c:	e024      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	3308      	adds	r3, #8
 8001a14:	623b      	str	r3, [r7, #32]
          break;
 8001a16:	e01f      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	330c      	adds	r3, #12
 8001a1e:	623b      	str	r3, [r7, #32]
          break;
 8001a20:	e01a      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d102      	bne.n	8001a30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a2a:	2304      	movs	r3, #4
 8001a2c:	623b      	str	r3, [r7, #32]
          break;
 8001a2e:	e013      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d105      	bne.n	8001a44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a38:	2308      	movs	r3, #8
 8001a3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	69fa      	ldr	r2, [r7, #28]
 8001a40:	611a      	str	r2, [r3, #16]
          break;
 8001a42:	e009      	b.n	8001a58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a44:	2308      	movs	r3, #8
 8001a46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	69fa      	ldr	r2, [r7, #28]
 8001a4c:	615a      	str	r2, [r3, #20]
          break;
 8001a4e:	e003      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a50:	2300      	movs	r3, #0
 8001a52:	623b      	str	r3, [r7, #32]
          break;
 8001a54:	e000      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          break;
 8001a56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	2bff      	cmp	r3, #255	; 0xff
 8001a5c:	d801      	bhi.n	8001a62 <HAL_GPIO_Init+0x13a>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	e001      	b.n	8001a66 <HAL_GPIO_Init+0x13e>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	3304      	adds	r3, #4
 8001a66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	2bff      	cmp	r3, #255	; 0xff
 8001a6c:	d802      	bhi.n	8001a74 <HAL_GPIO_Init+0x14c>
 8001a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	e002      	b.n	8001a7a <HAL_GPIO_Init+0x152>
 8001a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a76:	3b08      	subs	r3, #8
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	210f      	movs	r1, #15
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	fa01 f303 	lsl.w	r3, r1, r3
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	401a      	ands	r2, r3
 8001a8c:	6a39      	ldr	r1, [r7, #32]
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	fa01 f303 	lsl.w	r3, r1, r3
 8001a94:	431a      	orrs	r2, r3
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	f000 8090 	beq.w	8001bc8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001aa8:	4b56      	ldr	r3, [pc, #344]	; (8001c04 <HAL_GPIO_Init+0x2dc>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	4a55      	ldr	r2, [pc, #340]	; (8001c04 <HAL_GPIO_Init+0x2dc>)
 8001aae:	f043 0301 	orr.w	r3, r3, #1
 8001ab2:	6193      	str	r3, [r2, #24]
 8001ab4:	4b53      	ldr	r3, [pc, #332]	; (8001c04 <HAL_GPIO_Init+0x2dc>)
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	f003 0301 	and.w	r3, r3, #1
 8001abc:	60bb      	str	r3, [r7, #8]
 8001abe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ac0:	4a51      	ldr	r2, [pc, #324]	; (8001c08 <HAL_GPIO_Init+0x2e0>)
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac4:	089b      	lsrs	r3, r3, #2
 8001ac6:	3302      	adds	r3, #2
 8001ac8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001acc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	220f      	movs	r2, #15
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	43db      	mvns	r3, r3
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a49      	ldr	r2, [pc, #292]	; (8001c0c <HAL_GPIO_Init+0x2e4>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d00d      	beq.n	8001b08 <HAL_GPIO_Init+0x1e0>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4a48      	ldr	r2, [pc, #288]	; (8001c10 <HAL_GPIO_Init+0x2e8>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d007      	beq.n	8001b04 <HAL_GPIO_Init+0x1dc>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4a47      	ldr	r2, [pc, #284]	; (8001c14 <HAL_GPIO_Init+0x2ec>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d101      	bne.n	8001b00 <HAL_GPIO_Init+0x1d8>
 8001afc:	2302      	movs	r3, #2
 8001afe:	e004      	b.n	8001b0a <HAL_GPIO_Init+0x1e2>
 8001b00:	2303      	movs	r3, #3
 8001b02:	e002      	b.n	8001b0a <HAL_GPIO_Init+0x1e2>
 8001b04:	2301      	movs	r3, #1
 8001b06:	e000      	b.n	8001b0a <HAL_GPIO_Init+0x1e2>
 8001b08:	2300      	movs	r3, #0
 8001b0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b0c:	f002 0203 	and.w	r2, r2, #3
 8001b10:	0092      	lsls	r2, r2, #2
 8001b12:	4093      	lsls	r3, r2
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b1a:	493b      	ldr	r1, [pc, #236]	; (8001c08 <HAL_GPIO_Init+0x2e0>)
 8001b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1e:	089b      	lsrs	r3, r3, #2
 8001b20:	3302      	adds	r3, #2
 8001b22:	68fa      	ldr	r2, [r7, #12]
 8001b24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d006      	beq.n	8001b42 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b34:	4b38      	ldr	r3, [pc, #224]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	4937      	ldr	r1, [pc, #220]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	600b      	str	r3, [r1, #0]
 8001b40:	e006      	b.n	8001b50 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b42:	4b35      	ldr	r3, [pc, #212]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	4933      	ldr	r1, [pc, #204]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d006      	beq.n	8001b6a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b5c:	4b2e      	ldr	r3, [pc, #184]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b5e:	685a      	ldr	r2, [r3, #4]
 8001b60:	492d      	ldr	r1, [pc, #180]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	604b      	str	r3, [r1, #4]
 8001b68:	e006      	b.n	8001b78 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b6a:	4b2b      	ldr	r3, [pc, #172]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b6c:	685a      	ldr	r2, [r3, #4]
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	43db      	mvns	r3, r3
 8001b72:	4929      	ldr	r1, [pc, #164]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b74:	4013      	ands	r3, r2
 8001b76:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d006      	beq.n	8001b92 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b84:	4b24      	ldr	r3, [pc, #144]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b86:	689a      	ldr	r2, [r3, #8]
 8001b88:	4923      	ldr	r1, [pc, #140]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	608b      	str	r3, [r1, #8]
 8001b90:	e006      	b.n	8001ba0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b92:	4b21      	ldr	r3, [pc, #132]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b94:	689a      	ldr	r2, [r3, #8]
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	491f      	ldr	r1, [pc, #124]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d006      	beq.n	8001bba <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bac:	4b1a      	ldr	r3, [pc, #104]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001bae:	68da      	ldr	r2, [r3, #12]
 8001bb0:	4919      	ldr	r1, [pc, #100]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	60cb      	str	r3, [r1, #12]
 8001bb8:	e006      	b.n	8001bc8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bba:	4b17      	ldr	r3, [pc, #92]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001bbc:	68da      	ldr	r2, [r3, #12]
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	4915      	ldr	r1, [pc, #84]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bca:	3301      	adds	r3, #1
 8001bcc:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f47f aeaf 	bne.w	800193c <HAL_GPIO_Init+0x14>
  }
}
 8001bde:	bf00      	nop
 8001be0:	bf00      	nop
 8001be2:	372c      	adds	r7, #44	; 0x2c
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bc80      	pop	{r7}
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	10320000 	.word	0x10320000
 8001bf0:	10310000 	.word	0x10310000
 8001bf4:	10220000 	.word	0x10220000
 8001bf8:	10210000 	.word	0x10210000
 8001bfc:	10120000 	.word	0x10120000
 8001c00:	10110000 	.word	0x10110000
 8001c04:	40021000 	.word	0x40021000
 8001c08:	40010000 	.word	0x40010000
 8001c0c:	40010800 	.word	0x40010800
 8001c10:	40010c00 	.word	0x40010c00
 8001c14:	40011000 	.word	0x40011000
 8001c18:	40010400 	.word	0x40010400

08001c1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	460b      	mov	r3, r1
 8001c26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	887b      	ldrh	r3, [r7, #2]
 8001c2e:	4013      	ands	r3, r2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d002      	beq.n	8001c3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c34:	2301      	movs	r3, #1
 8001c36:	73fb      	strb	r3, [r7, #15]
 8001c38:	e001      	b.n	8001c3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3714      	adds	r7, #20
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bc80      	pop	{r7}
 8001c48:	4770      	bx	lr

08001c4a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
 8001c52:	460b      	mov	r3, r1
 8001c54:	807b      	strh	r3, [r7, #2]
 8001c56:	4613      	mov	r3, r2
 8001c58:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c5a:	787b      	ldrb	r3, [r7, #1]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d003      	beq.n	8001c68 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c60:	887a      	ldrh	r2, [r7, #2]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c66:	e003      	b.n	8001c70 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c68:	887b      	ldrh	r3, [r7, #2]
 8001c6a:	041a      	lsls	r2, r3, #16
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	611a      	str	r2, [r3, #16]
}
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bc80      	pop	{r7}
 8001c78:	4770      	bx	lr

08001c7a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	b085      	sub	sp, #20
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
 8001c82:	460b      	mov	r3, r1
 8001c84:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	68db      	ldr	r3, [r3, #12]
 8001c8a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c8c:	887a      	ldrh	r2, [r7, #2]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	4013      	ands	r3, r2
 8001c92:	041a      	lsls	r2, r3, #16
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	43d9      	mvns	r1, r3
 8001c98:	887b      	ldrh	r3, [r7, #2]
 8001c9a:	400b      	ands	r3, r1
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	611a      	str	r2, [r3, #16]
}
 8001ca2:	bf00      	nop
 8001ca4:	3714      	adds	r7, #20
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bc80      	pop	{r7}
 8001caa:	4770      	bx	lr

08001cac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d101      	bne.n	8001cbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e26c      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 8087 	beq.w	8001dda <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ccc:	4b92      	ldr	r3, [pc, #584]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 030c 	and.w	r3, r3, #12
 8001cd4:	2b04      	cmp	r3, #4
 8001cd6:	d00c      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001cd8:	4b8f      	ldr	r3, [pc, #572]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f003 030c 	and.w	r3, r3, #12
 8001ce0:	2b08      	cmp	r3, #8
 8001ce2:	d112      	bne.n	8001d0a <HAL_RCC_OscConfig+0x5e>
 8001ce4:	4b8c      	ldr	r3, [pc, #560]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cf0:	d10b      	bne.n	8001d0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf2:	4b89      	ldr	r3, [pc, #548]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d06c      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x12c>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d168      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e246      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d12:	d106      	bne.n	8001d22 <HAL_RCC_OscConfig+0x76>
 8001d14:	4b80      	ldr	r3, [pc, #512]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a7f      	ldr	r2, [pc, #508]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d1e:	6013      	str	r3, [r2, #0]
 8001d20:	e02e      	b.n	8001d80 <HAL_RCC_OscConfig+0xd4>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10c      	bne.n	8001d44 <HAL_RCC_OscConfig+0x98>
 8001d2a:	4b7b      	ldr	r3, [pc, #492]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a7a      	ldr	r2, [pc, #488]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d34:	6013      	str	r3, [r2, #0]
 8001d36:	4b78      	ldr	r3, [pc, #480]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a77      	ldr	r2, [pc, #476]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d40:	6013      	str	r3, [r2, #0]
 8001d42:	e01d      	b.n	8001d80 <HAL_RCC_OscConfig+0xd4>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d4c:	d10c      	bne.n	8001d68 <HAL_RCC_OscConfig+0xbc>
 8001d4e:	4b72      	ldr	r3, [pc, #456]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a71      	ldr	r2, [pc, #452]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d58:	6013      	str	r3, [r2, #0]
 8001d5a:	4b6f      	ldr	r3, [pc, #444]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a6e      	ldr	r2, [pc, #440]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d64:	6013      	str	r3, [r2, #0]
 8001d66:	e00b      	b.n	8001d80 <HAL_RCC_OscConfig+0xd4>
 8001d68:	4b6b      	ldr	r3, [pc, #428]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a6a      	ldr	r2, [pc, #424]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d72:	6013      	str	r3, [r2, #0]
 8001d74:	4b68      	ldr	r3, [pc, #416]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a67      	ldr	r2, [pc, #412]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d013      	beq.n	8001db0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d88:	f7ff fcb6 	bl	80016f8 <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d90:	f7ff fcb2 	bl	80016f8 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b64      	cmp	r3, #100	; 0x64
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e1fa      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da2:	4b5d      	ldr	r3, [pc, #372]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d0f0      	beq.n	8001d90 <HAL_RCC_OscConfig+0xe4>
 8001dae:	e014      	b.n	8001dda <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db0:	f7ff fca2 	bl	80016f8 <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001db6:	e008      	b.n	8001dca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001db8:	f7ff fc9e 	bl	80016f8 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b64      	cmp	r3, #100	; 0x64
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e1e6      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dca:	4b53      	ldr	r3, [pc, #332]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1f0      	bne.n	8001db8 <HAL_RCC_OscConfig+0x10c>
 8001dd6:	e000      	b.n	8001dda <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d063      	beq.n	8001eae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001de6:	4b4c      	ldr	r3, [pc, #304]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f003 030c 	and.w	r3, r3, #12
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d00b      	beq.n	8001e0a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001df2:	4b49      	ldr	r3, [pc, #292]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f003 030c 	and.w	r3, r3, #12
 8001dfa:	2b08      	cmp	r3, #8
 8001dfc:	d11c      	bne.n	8001e38 <HAL_RCC_OscConfig+0x18c>
 8001dfe:	4b46      	ldr	r3, [pc, #280]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d116      	bne.n	8001e38 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e0a:	4b43      	ldr	r3, [pc, #268]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d005      	beq.n	8001e22 <HAL_RCC_OscConfig+0x176>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d001      	beq.n	8001e22 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e1ba      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e22:	4b3d      	ldr	r3, [pc, #244]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	4939      	ldr	r1, [pc, #228]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e36:	e03a      	b.n	8001eae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	691b      	ldr	r3, [r3, #16]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d020      	beq.n	8001e82 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e40:	4b36      	ldr	r3, [pc, #216]	; (8001f1c <HAL_RCC_OscConfig+0x270>)
 8001e42:	2201      	movs	r2, #1
 8001e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e46:	f7ff fc57 	bl	80016f8 <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e4e:	f7ff fc53 	bl	80016f8 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e19b      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e60:	4b2d      	ldr	r3, [pc, #180]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0302 	and.w	r3, r3, #2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0f0      	beq.n	8001e4e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e6c:	4b2a      	ldr	r3, [pc, #168]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	695b      	ldr	r3, [r3, #20]
 8001e78:	00db      	lsls	r3, r3, #3
 8001e7a:	4927      	ldr	r1, [pc, #156]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	600b      	str	r3, [r1, #0]
 8001e80:	e015      	b.n	8001eae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e82:	4b26      	ldr	r3, [pc, #152]	; (8001f1c <HAL_RCC_OscConfig+0x270>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e88:	f7ff fc36 	bl	80016f8 <HAL_GetTick>
 8001e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e8e:	e008      	b.n	8001ea2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e90:	f7ff fc32 	bl	80016f8 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e17a      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ea2:	4b1d      	ldr	r3, [pc, #116]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d1f0      	bne.n	8001e90 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0308 	and.w	r3, r3, #8
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d03a      	beq.n	8001f30 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d019      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ec2:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <HAL_RCC_OscConfig+0x274>)
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec8:	f7ff fc16 	bl	80016f8 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ed0:	f7ff fc12 	bl	80016f8 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e15a      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ee2:	4b0d      	ldr	r3, [pc, #52]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d0f0      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001eee:	2001      	movs	r0, #1
 8001ef0:	f000 faa6 	bl	8002440 <RCC_Delay>
 8001ef4:	e01c      	b.n	8001f30 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	; (8001f20 <HAL_RCC_OscConfig+0x274>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001efc:	f7ff fbfc 	bl	80016f8 <HAL_GetTick>
 8001f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f02:	e00f      	b.n	8001f24 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f04:	f7ff fbf8 	bl	80016f8 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d908      	bls.n	8001f24 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e140      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
 8001f16:	bf00      	nop
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	42420000 	.word	0x42420000
 8001f20:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f24:	4b9e      	ldr	r3, [pc, #632]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f28:	f003 0302 	and.w	r3, r3, #2
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d1e9      	bne.n	8001f04 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0304 	and.w	r3, r3, #4
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	f000 80a6 	beq.w	800208a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f42:	4b97      	ldr	r3, [pc, #604]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d10d      	bne.n	8001f6a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f4e:	4b94      	ldr	r3, [pc, #592]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f50:	69db      	ldr	r3, [r3, #28]
 8001f52:	4a93      	ldr	r2, [pc, #588]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f58:	61d3      	str	r3, [r2, #28]
 8001f5a:	4b91      	ldr	r3, [pc, #580]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f66:	2301      	movs	r3, #1
 8001f68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f6a:	4b8e      	ldr	r3, [pc, #568]	; (80021a4 <HAL_RCC_OscConfig+0x4f8>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d118      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f76:	4b8b      	ldr	r3, [pc, #556]	; (80021a4 <HAL_RCC_OscConfig+0x4f8>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a8a      	ldr	r2, [pc, #552]	; (80021a4 <HAL_RCC_OscConfig+0x4f8>)
 8001f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f82:	f7ff fbb9 	bl	80016f8 <HAL_GetTick>
 8001f86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f88:	e008      	b.n	8001f9c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f8a:	f7ff fbb5 	bl	80016f8 <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b64      	cmp	r3, #100	; 0x64
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e0fd      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9c:	4b81      	ldr	r3, [pc, #516]	; (80021a4 <HAL_RCC_OscConfig+0x4f8>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0f0      	beq.n	8001f8a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d106      	bne.n	8001fbe <HAL_RCC_OscConfig+0x312>
 8001fb0:	4b7b      	ldr	r3, [pc, #492]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fb2:	6a1b      	ldr	r3, [r3, #32]
 8001fb4:	4a7a      	ldr	r2, [pc, #488]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fb6:	f043 0301 	orr.w	r3, r3, #1
 8001fba:	6213      	str	r3, [r2, #32]
 8001fbc:	e02d      	b.n	800201a <HAL_RCC_OscConfig+0x36e>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d10c      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x334>
 8001fc6:	4b76      	ldr	r3, [pc, #472]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fc8:	6a1b      	ldr	r3, [r3, #32]
 8001fca:	4a75      	ldr	r2, [pc, #468]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fcc:	f023 0301 	bic.w	r3, r3, #1
 8001fd0:	6213      	str	r3, [r2, #32]
 8001fd2:	4b73      	ldr	r3, [pc, #460]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fd4:	6a1b      	ldr	r3, [r3, #32]
 8001fd6:	4a72      	ldr	r2, [pc, #456]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fd8:	f023 0304 	bic.w	r3, r3, #4
 8001fdc:	6213      	str	r3, [r2, #32]
 8001fde:	e01c      	b.n	800201a <HAL_RCC_OscConfig+0x36e>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	2b05      	cmp	r3, #5
 8001fe6:	d10c      	bne.n	8002002 <HAL_RCC_OscConfig+0x356>
 8001fe8:	4b6d      	ldr	r3, [pc, #436]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fea:	6a1b      	ldr	r3, [r3, #32]
 8001fec:	4a6c      	ldr	r2, [pc, #432]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fee:	f043 0304 	orr.w	r3, r3, #4
 8001ff2:	6213      	str	r3, [r2, #32]
 8001ff4:	4b6a      	ldr	r3, [pc, #424]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	4a69      	ldr	r2, [pc, #420]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001ffa:	f043 0301 	orr.w	r3, r3, #1
 8001ffe:	6213      	str	r3, [r2, #32]
 8002000:	e00b      	b.n	800201a <HAL_RCC_OscConfig+0x36e>
 8002002:	4b67      	ldr	r3, [pc, #412]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002004:	6a1b      	ldr	r3, [r3, #32]
 8002006:	4a66      	ldr	r2, [pc, #408]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002008:	f023 0301 	bic.w	r3, r3, #1
 800200c:	6213      	str	r3, [r2, #32]
 800200e:	4b64      	ldr	r3, [pc, #400]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	4a63      	ldr	r2, [pc, #396]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002014:	f023 0304 	bic.w	r3, r3, #4
 8002018:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d015      	beq.n	800204e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002022:	f7ff fb69 	bl	80016f8 <HAL_GetTick>
 8002026:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002028:	e00a      	b.n	8002040 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800202a:	f7ff fb65 	bl	80016f8 <HAL_GetTick>
 800202e:	4602      	mov	r2, r0
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	f241 3288 	movw	r2, #5000	; 0x1388
 8002038:	4293      	cmp	r3, r2
 800203a:	d901      	bls.n	8002040 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800203c:	2303      	movs	r3, #3
 800203e:	e0ab      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002040:	4b57      	ldr	r3, [pc, #348]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002042:	6a1b      	ldr	r3, [r3, #32]
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d0ee      	beq.n	800202a <HAL_RCC_OscConfig+0x37e>
 800204c:	e014      	b.n	8002078 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800204e:	f7ff fb53 	bl	80016f8 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002054:	e00a      	b.n	800206c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002056:	f7ff fb4f 	bl	80016f8 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	f241 3288 	movw	r2, #5000	; 0x1388
 8002064:	4293      	cmp	r3, r2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e095      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800206c:	4b4c      	ldr	r3, [pc, #304]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1ee      	bne.n	8002056 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002078:	7dfb      	ldrb	r3, [r7, #23]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d105      	bne.n	800208a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800207e:	4b48      	ldr	r3, [pc, #288]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002080:	69db      	ldr	r3, [r3, #28]
 8002082:	4a47      	ldr	r2, [pc, #284]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002084:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002088:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	2b00      	cmp	r3, #0
 8002090:	f000 8081 	beq.w	8002196 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002094:	4b42      	ldr	r3, [pc, #264]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f003 030c 	and.w	r3, r3, #12
 800209c:	2b08      	cmp	r3, #8
 800209e:	d061      	beq.n	8002164 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	69db      	ldr	r3, [r3, #28]
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d146      	bne.n	8002136 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020a8:	4b3f      	ldr	r3, [pc, #252]	; (80021a8 <HAL_RCC_OscConfig+0x4fc>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ae:	f7ff fb23 	bl	80016f8 <HAL_GetTick>
 80020b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020b4:	e008      	b.n	80020c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b6:	f7ff fb1f 	bl	80016f8 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	d901      	bls.n	80020c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020c4:	2303      	movs	r3, #3
 80020c6:	e067      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c8:	4b35      	ldr	r3, [pc, #212]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d1f0      	bne.n	80020b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a1b      	ldr	r3, [r3, #32]
 80020d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020dc:	d108      	bne.n	80020f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80020de:	4b30      	ldr	r3, [pc, #192]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	492d      	ldr	r1, [pc, #180]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020f0:	4b2b      	ldr	r3, [pc, #172]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a19      	ldr	r1, [r3, #32]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002100:	430b      	orrs	r3, r1
 8002102:	4927      	ldr	r1, [pc, #156]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002104:	4313      	orrs	r3, r2
 8002106:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002108:	4b27      	ldr	r3, [pc, #156]	; (80021a8 <HAL_RCC_OscConfig+0x4fc>)
 800210a:	2201      	movs	r2, #1
 800210c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210e:	f7ff faf3 	bl	80016f8 <HAL_GetTick>
 8002112:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002114:	e008      	b.n	8002128 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002116:	f7ff faef 	bl	80016f8 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b02      	cmp	r3, #2
 8002122:	d901      	bls.n	8002128 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e037      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002128:	4b1d      	ldr	r3, [pc, #116]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d0f0      	beq.n	8002116 <HAL_RCC_OscConfig+0x46a>
 8002134:	e02f      	b.n	8002196 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002136:	4b1c      	ldr	r3, [pc, #112]	; (80021a8 <HAL_RCC_OscConfig+0x4fc>)
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213c:	f7ff fadc 	bl	80016f8 <HAL_GetTick>
 8002140:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002142:	e008      	b.n	8002156 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002144:	f7ff fad8 	bl	80016f8 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b02      	cmp	r3, #2
 8002150:	d901      	bls.n	8002156 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e020      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002156:	4b12      	ldr	r3, [pc, #72]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1f0      	bne.n	8002144 <HAL_RCC_OscConfig+0x498>
 8002162:	e018      	b.n	8002196 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	69db      	ldr	r3, [r3, #28]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d101      	bne.n	8002170 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e013      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002170:	4b0b      	ldr	r3, [pc, #44]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	429a      	cmp	r2, r3
 8002182:	d106      	bne.n	8002192 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800218e:	429a      	cmp	r2, r3
 8002190:	d001      	beq.n	8002196 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e000      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	3718      	adds	r7, #24
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40021000 	.word	0x40021000
 80021a4:	40007000 	.word	0x40007000
 80021a8:	42420060 	.word	0x42420060

080021ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d101      	bne.n	80021c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e0d0      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021c0:	4b6a      	ldr	r3, [pc, #424]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0307 	and.w	r3, r3, #7
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d910      	bls.n	80021f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ce:	4b67      	ldr	r3, [pc, #412]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f023 0207 	bic.w	r2, r3, #7
 80021d6:	4965      	ldr	r1, [pc, #404]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	4313      	orrs	r3, r2
 80021dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021de:	4b63      	ldr	r3, [pc, #396]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	683a      	ldr	r2, [r7, #0]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d001      	beq.n	80021f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e0b8      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0302 	and.w	r3, r3, #2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d020      	beq.n	800223e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0304 	and.w	r3, r3, #4
 8002204:	2b00      	cmp	r3, #0
 8002206:	d005      	beq.n	8002214 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002208:	4b59      	ldr	r3, [pc, #356]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	4a58      	ldr	r2, [pc, #352]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800220e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002212:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0308 	and.w	r3, r3, #8
 800221c:	2b00      	cmp	r3, #0
 800221e:	d005      	beq.n	800222c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002220:	4b53      	ldr	r3, [pc, #332]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	4a52      	ldr	r2, [pc, #328]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002226:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800222a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800222c:	4b50      	ldr	r3, [pc, #320]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	494d      	ldr	r1, [pc, #308]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800223a:	4313      	orrs	r3, r2
 800223c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	2b00      	cmp	r3, #0
 8002248:	d040      	beq.n	80022cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d107      	bne.n	8002262 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002252:	4b47      	ldr	r3, [pc, #284]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d115      	bne.n	800228a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e07f      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	2b02      	cmp	r3, #2
 8002268:	d107      	bne.n	800227a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800226a:	4b41      	ldr	r3, [pc, #260]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d109      	bne.n	800228a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e073      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800227a:	4b3d      	ldr	r3, [pc, #244]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e06b      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800228a:	4b39      	ldr	r3, [pc, #228]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f023 0203 	bic.w	r2, r3, #3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	4936      	ldr	r1, [pc, #216]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002298:	4313      	orrs	r3, r2
 800229a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800229c:	f7ff fa2c 	bl	80016f8 <HAL_GetTick>
 80022a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a2:	e00a      	b.n	80022ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a4:	f7ff fa28 	bl	80016f8 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e053      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ba:	4b2d      	ldr	r3, [pc, #180]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f003 020c 	and.w	r2, r3, #12
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d1eb      	bne.n	80022a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022cc:	4b27      	ldr	r3, [pc, #156]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d210      	bcs.n	80022fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022da:	4b24      	ldr	r3, [pc, #144]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f023 0207 	bic.w	r2, r3, #7
 80022e2:	4922      	ldr	r1, [pc, #136]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ea:	4b20      	ldr	r3, [pc, #128]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	683a      	ldr	r2, [r7, #0]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d001      	beq.n	80022fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e032      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0304 	and.w	r3, r3, #4
 8002304:	2b00      	cmp	r3, #0
 8002306:	d008      	beq.n	800231a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002308:	4b19      	ldr	r3, [pc, #100]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	4916      	ldr	r1, [pc, #88]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002316:	4313      	orrs	r3, r2
 8002318:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0308 	and.w	r3, r3, #8
 8002322:	2b00      	cmp	r3, #0
 8002324:	d009      	beq.n	800233a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002326:	4b12      	ldr	r3, [pc, #72]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	691b      	ldr	r3, [r3, #16]
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	490e      	ldr	r1, [pc, #56]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002336:	4313      	orrs	r3, r2
 8002338:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800233a:	f000 f821 	bl	8002380 <HAL_RCC_GetSysClockFreq>
 800233e:	4602      	mov	r2, r0
 8002340:	4b0b      	ldr	r3, [pc, #44]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	091b      	lsrs	r3, r3, #4
 8002346:	f003 030f 	and.w	r3, r3, #15
 800234a:	490a      	ldr	r1, [pc, #40]	; (8002374 <HAL_RCC_ClockConfig+0x1c8>)
 800234c:	5ccb      	ldrb	r3, [r1, r3]
 800234e:	fa22 f303 	lsr.w	r3, r2, r3
 8002352:	4a09      	ldr	r2, [pc, #36]	; (8002378 <HAL_RCC_ClockConfig+0x1cc>)
 8002354:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002356:	4b09      	ldr	r3, [pc, #36]	; (800237c <HAL_RCC_ClockConfig+0x1d0>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff f98a 	bl	8001674 <HAL_InitTick>

  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40022000 	.word	0x40022000
 8002370:	40021000 	.word	0x40021000
 8002374:	08002cd0 	.word	0x08002cd0
 8002378:	20000040 	.word	0x20000040
 800237c:	20000044 	.word	0x20000044

08002380 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002380:	b490      	push	{r4, r7}
 8002382:	b08a      	sub	sp, #40	; 0x28
 8002384:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002386:	4b2a      	ldr	r3, [pc, #168]	; (8002430 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002388:	1d3c      	adds	r4, r7, #4
 800238a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800238c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002390:	f240 2301 	movw	r3, #513	; 0x201
 8002394:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002396:	2300      	movs	r3, #0
 8002398:	61fb      	str	r3, [r7, #28]
 800239a:	2300      	movs	r3, #0
 800239c:	61bb      	str	r3, [r7, #24]
 800239e:	2300      	movs	r3, #0
 80023a0:	627b      	str	r3, [r7, #36]	; 0x24
 80023a2:	2300      	movs	r3, #0
 80023a4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80023a6:	2300      	movs	r3, #0
 80023a8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023aa:	4b22      	ldr	r3, [pc, #136]	; (8002434 <HAL_RCC_GetSysClockFreq+0xb4>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	f003 030c 	and.w	r3, r3, #12
 80023b6:	2b04      	cmp	r3, #4
 80023b8:	d002      	beq.n	80023c0 <HAL_RCC_GetSysClockFreq+0x40>
 80023ba:	2b08      	cmp	r3, #8
 80023bc:	d003      	beq.n	80023c6 <HAL_RCC_GetSysClockFreq+0x46>
 80023be:	e02d      	b.n	800241c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023c0:	4b1d      	ldr	r3, [pc, #116]	; (8002438 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023c2:	623b      	str	r3, [r7, #32]
      break;
 80023c4:	e02d      	b.n	8002422 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	0c9b      	lsrs	r3, r3, #18
 80023ca:	f003 030f 	and.w	r3, r3, #15
 80023ce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80023d2:	4413      	add	r3, r2
 80023d4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80023d8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d013      	beq.n	800240c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023e4:	4b13      	ldr	r3, [pc, #76]	; (8002434 <HAL_RCC_GetSysClockFreq+0xb4>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	0c5b      	lsrs	r3, r3, #17
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80023f2:	4413      	add	r3, r2
 80023f4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80023f8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	4a0e      	ldr	r2, [pc, #56]	; (8002438 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023fe:	fb02 f203 	mul.w	r2, r2, r3
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	fbb2 f3f3 	udiv	r3, r2, r3
 8002408:	627b      	str	r3, [r7, #36]	; 0x24
 800240a:	e004      	b.n	8002416 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	4a0b      	ldr	r2, [pc, #44]	; (800243c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002410:	fb02 f303 	mul.w	r3, r2, r3
 8002414:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002418:	623b      	str	r3, [r7, #32]
      break;
 800241a:	e002      	b.n	8002422 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800241c:	4b06      	ldr	r3, [pc, #24]	; (8002438 <HAL_RCC_GetSysClockFreq+0xb8>)
 800241e:	623b      	str	r3, [r7, #32]
      break;
 8002420:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002422:	6a3b      	ldr	r3, [r7, #32]
}
 8002424:	4618      	mov	r0, r3
 8002426:	3728      	adds	r7, #40	; 0x28
 8002428:	46bd      	mov	sp, r7
 800242a:	bc90      	pop	{r4, r7}
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	08002cb4 	.word	0x08002cb4
 8002434:	40021000 	.word	0x40021000
 8002438:	007a1200 	.word	0x007a1200
 800243c:	003d0900 	.word	0x003d0900

08002440 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002448:	4b0a      	ldr	r3, [pc, #40]	; (8002474 <RCC_Delay+0x34>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a0a      	ldr	r2, [pc, #40]	; (8002478 <RCC_Delay+0x38>)
 800244e:	fba2 2303 	umull	r2, r3, r2, r3
 8002452:	0a5b      	lsrs	r3, r3, #9
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	fb02 f303 	mul.w	r3, r2, r3
 800245a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800245c:	bf00      	nop
  }
  while (Delay --);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	1e5a      	subs	r2, r3, #1
 8002462:	60fa      	str	r2, [r7, #12]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d1f9      	bne.n	800245c <RCC_Delay+0x1c>
}
 8002468:	bf00      	nop
 800246a:	bf00      	nop
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr
 8002474:	20000040 	.word	0x20000040
 8002478:	10624dd3 	.word	0x10624dd3

0800247c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e041      	b.n	8002512 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d106      	bne.n	80024a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7ff f84e 	bl	8001544 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2202      	movs	r2, #2
 80024ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3304      	adds	r3, #4
 80024b8:	4619      	mov	r1, r3
 80024ba:	4610      	mov	r0, r2
 80024bc:	f000 fa6a 	bl	8002994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2201      	movs	r2, #1
 8002504:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800252a:	b2db      	uxtb	r3, r3
 800252c:	2b01      	cmp	r3, #1
 800252e:	d001      	beq.n	8002534 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e035      	b.n	80025a0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2202      	movs	r2, #2
 8002538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68da      	ldr	r2, [r3, #12]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f042 0201 	orr.w	r2, r2, #1
 800254a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a16      	ldr	r2, [pc, #88]	; (80025ac <HAL_TIM_Base_Start_IT+0x90>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d009      	beq.n	800256a <HAL_TIM_Base_Start_IT+0x4e>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800255e:	d004      	beq.n	800256a <HAL_TIM_Base_Start_IT+0x4e>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a12      	ldr	r2, [pc, #72]	; (80025b0 <HAL_TIM_Base_Start_IT+0x94>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d111      	bne.n	800258e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f003 0307 	and.w	r3, r3, #7
 8002574:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2b06      	cmp	r3, #6
 800257a:	d010      	beq.n	800259e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 0201 	orr.w	r2, r2, #1
 800258a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800258c:	e007      	b.n	800259e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f042 0201 	orr.w	r2, r2, #1
 800259c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3714      	adds	r7, #20
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bc80      	pop	{r7}
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	40012c00 	.word	0x40012c00
 80025b0:	40000400 	.word	0x40000400

080025b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d122      	bne.n	8002610 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d11b      	bne.n	8002610 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f06f 0202 	mvn.w	r2, #2
 80025e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2201      	movs	r2, #1
 80025e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	f003 0303 	and.w	r3, r3, #3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d003      	beq.n	80025fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f000 f9b1 	bl	800295e <HAL_TIM_IC_CaptureCallback>
 80025fc:	e005      	b.n	800260a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f000 f9a4 	bl	800294c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f000 f9b3 	bl	8002970 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	f003 0304 	and.w	r3, r3, #4
 800261a:	2b04      	cmp	r3, #4
 800261c:	d122      	bne.n	8002664 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	f003 0304 	and.w	r3, r3, #4
 8002628:	2b04      	cmp	r3, #4
 800262a:	d11b      	bne.n	8002664 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f06f 0204 	mvn.w	r2, #4
 8002634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2202      	movs	r2, #2
 800263a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	699b      	ldr	r3, [r3, #24]
 8002642:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002646:	2b00      	cmp	r3, #0
 8002648:	d003      	beq.n	8002652 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f987 	bl	800295e <HAL_TIM_IC_CaptureCallback>
 8002650:	e005      	b.n	800265e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f000 f97a 	bl	800294c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f000 f989 	bl	8002970 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	f003 0308 	and.w	r3, r3, #8
 800266e:	2b08      	cmp	r3, #8
 8002670:	d122      	bne.n	80026b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	f003 0308 	and.w	r3, r3, #8
 800267c:	2b08      	cmp	r3, #8
 800267e:	d11b      	bne.n	80026b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f06f 0208 	mvn.w	r2, #8
 8002688:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2204      	movs	r2, #4
 800268e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	69db      	ldr	r3, [r3, #28]
 8002696:	f003 0303 	and.w	r3, r3, #3
 800269a:	2b00      	cmp	r3, #0
 800269c:	d003      	beq.n	80026a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f000 f95d 	bl	800295e <HAL_TIM_IC_CaptureCallback>
 80026a4:	e005      	b.n	80026b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f950 	bl	800294c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f000 f95f 	bl	8002970 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	f003 0310 	and.w	r3, r3, #16
 80026c2:	2b10      	cmp	r3, #16
 80026c4:	d122      	bne.n	800270c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	f003 0310 	and.w	r3, r3, #16
 80026d0:	2b10      	cmp	r3, #16
 80026d2:	d11b      	bne.n	800270c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f06f 0210 	mvn.w	r2, #16
 80026dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2208      	movs	r2, #8
 80026e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d003      	beq.n	80026fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f000 f933 	bl	800295e <HAL_TIM_IC_CaptureCallback>
 80026f8:	e005      	b.n	8002706 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f926 	bl	800294c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f000 f935 	bl	8002970 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b01      	cmp	r3, #1
 8002718:	d10e      	bne.n	8002738 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	f003 0301 	and.w	r3, r3, #1
 8002724:	2b01      	cmp	r3, #1
 8002726:	d107      	bne.n	8002738 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f06f 0201 	mvn.w	r2, #1
 8002730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f7fe fd54 	bl	80011e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	691b      	ldr	r3, [r3, #16]
 800273e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002742:	2b80      	cmp	r3, #128	; 0x80
 8002744:	d10e      	bne.n	8002764 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002750:	2b80      	cmp	r3, #128	; 0x80
 8002752:	d107      	bne.n	8002764 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800275c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 fa67 	bl	8002c32 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800276e:	2b40      	cmp	r3, #64	; 0x40
 8002770:	d10e      	bne.n	8002790 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800277c:	2b40      	cmp	r3, #64	; 0x40
 800277e:	d107      	bne.n	8002790 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002788:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 f8f9 	bl	8002982 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	691b      	ldr	r3, [r3, #16]
 8002796:	f003 0320 	and.w	r3, r3, #32
 800279a:	2b20      	cmp	r3, #32
 800279c:	d10e      	bne.n	80027bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	f003 0320 	and.w	r3, r3, #32
 80027a8:	2b20      	cmp	r3, #32
 80027aa:	d107      	bne.n	80027bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f06f 0220 	mvn.w	r2, #32
 80027b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f000 fa32 	bl	8002c20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027bc:	bf00      	nop
 80027be:	3708      	adds	r7, #8
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d101      	bne.n	80027dc <HAL_TIM_ConfigClockSource+0x18>
 80027d8:	2302      	movs	r3, #2
 80027da:	e0b3      	b.n	8002944 <HAL_TIM_ConfigClockSource+0x180>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2202      	movs	r2, #2
 80027e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80027fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002802:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002814:	d03e      	beq.n	8002894 <HAL_TIM_ConfigClockSource+0xd0>
 8002816:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800281a:	f200 8087 	bhi.w	800292c <HAL_TIM_ConfigClockSource+0x168>
 800281e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002822:	f000 8085 	beq.w	8002930 <HAL_TIM_ConfigClockSource+0x16c>
 8002826:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800282a:	d87f      	bhi.n	800292c <HAL_TIM_ConfigClockSource+0x168>
 800282c:	2b70      	cmp	r3, #112	; 0x70
 800282e:	d01a      	beq.n	8002866 <HAL_TIM_ConfigClockSource+0xa2>
 8002830:	2b70      	cmp	r3, #112	; 0x70
 8002832:	d87b      	bhi.n	800292c <HAL_TIM_ConfigClockSource+0x168>
 8002834:	2b60      	cmp	r3, #96	; 0x60
 8002836:	d050      	beq.n	80028da <HAL_TIM_ConfigClockSource+0x116>
 8002838:	2b60      	cmp	r3, #96	; 0x60
 800283a:	d877      	bhi.n	800292c <HAL_TIM_ConfigClockSource+0x168>
 800283c:	2b50      	cmp	r3, #80	; 0x50
 800283e:	d03c      	beq.n	80028ba <HAL_TIM_ConfigClockSource+0xf6>
 8002840:	2b50      	cmp	r3, #80	; 0x50
 8002842:	d873      	bhi.n	800292c <HAL_TIM_ConfigClockSource+0x168>
 8002844:	2b40      	cmp	r3, #64	; 0x40
 8002846:	d058      	beq.n	80028fa <HAL_TIM_ConfigClockSource+0x136>
 8002848:	2b40      	cmp	r3, #64	; 0x40
 800284a:	d86f      	bhi.n	800292c <HAL_TIM_ConfigClockSource+0x168>
 800284c:	2b30      	cmp	r3, #48	; 0x30
 800284e:	d064      	beq.n	800291a <HAL_TIM_ConfigClockSource+0x156>
 8002850:	2b30      	cmp	r3, #48	; 0x30
 8002852:	d86b      	bhi.n	800292c <HAL_TIM_ConfigClockSource+0x168>
 8002854:	2b20      	cmp	r3, #32
 8002856:	d060      	beq.n	800291a <HAL_TIM_ConfigClockSource+0x156>
 8002858:	2b20      	cmp	r3, #32
 800285a:	d867      	bhi.n	800292c <HAL_TIM_ConfigClockSource+0x168>
 800285c:	2b00      	cmp	r3, #0
 800285e:	d05c      	beq.n	800291a <HAL_TIM_ConfigClockSource+0x156>
 8002860:	2b10      	cmp	r3, #16
 8002862:	d05a      	beq.n	800291a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002864:	e062      	b.n	800292c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6818      	ldr	r0, [r3, #0]
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	6899      	ldr	r1, [r3, #8]
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	685a      	ldr	r2, [r3, #4]
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	f000 f95c 	bl	8002b32 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002888:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	609a      	str	r2, [r3, #8]
      break;
 8002892:	e04e      	b.n	8002932 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6818      	ldr	r0, [r3, #0]
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	6899      	ldr	r1, [r3, #8]
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685a      	ldr	r2, [r3, #4]
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	f000 f945 	bl	8002b32 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	689a      	ldr	r2, [r3, #8]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028b6:	609a      	str	r2, [r3, #8]
      break;
 80028b8:	e03b      	b.n	8002932 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6818      	ldr	r0, [r3, #0]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	6859      	ldr	r1, [r3, #4]
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	461a      	mov	r2, r3
 80028c8:	f000 f8bc 	bl	8002a44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2150      	movs	r1, #80	; 0x50
 80028d2:	4618      	mov	r0, r3
 80028d4:	f000 f913 	bl	8002afe <TIM_ITRx_SetConfig>
      break;
 80028d8:	e02b      	b.n	8002932 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6818      	ldr	r0, [r3, #0]
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	6859      	ldr	r1, [r3, #4]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	461a      	mov	r2, r3
 80028e8:	f000 f8da 	bl	8002aa0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2160      	movs	r1, #96	; 0x60
 80028f2:	4618      	mov	r0, r3
 80028f4:	f000 f903 	bl	8002afe <TIM_ITRx_SetConfig>
      break;
 80028f8:	e01b      	b.n	8002932 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6818      	ldr	r0, [r3, #0]
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	6859      	ldr	r1, [r3, #4]
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	461a      	mov	r2, r3
 8002908:	f000 f89c 	bl	8002a44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2140      	movs	r1, #64	; 0x40
 8002912:	4618      	mov	r0, r3
 8002914:	f000 f8f3 	bl	8002afe <TIM_ITRx_SetConfig>
      break;
 8002918:	e00b      	b.n	8002932 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4619      	mov	r1, r3
 8002924:	4610      	mov	r0, r2
 8002926:	f000 f8ea 	bl	8002afe <TIM_ITRx_SetConfig>
        break;
 800292a:	e002      	b.n	8002932 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800292c:	bf00      	nop
 800292e:	e000      	b.n	8002932 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002930:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2201      	movs	r2, #1
 8002936:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3710      	adds	r7, #16
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	bc80      	pop	{r7}
 800295c:	4770      	bx	lr

0800295e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800295e:	b480      	push	{r7}
 8002960:	b083      	sub	sp, #12
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr

08002970 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr

08002982 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002994:	b480      	push	{r7}
 8002996:	b085      	sub	sp, #20
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4a25      	ldr	r2, [pc, #148]	; (8002a3c <TIM_Base_SetConfig+0xa8>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d007      	beq.n	80029bc <TIM_Base_SetConfig+0x28>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029b2:	d003      	beq.n	80029bc <TIM_Base_SetConfig+0x28>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a22      	ldr	r2, [pc, #136]	; (8002a40 <TIM_Base_SetConfig+0xac>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d108      	bne.n	80029ce <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a1a      	ldr	r2, [pc, #104]	; (8002a3c <TIM_Base_SetConfig+0xa8>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d007      	beq.n	80029e6 <TIM_Base_SetConfig+0x52>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029dc:	d003      	beq.n	80029e6 <TIM_Base_SetConfig+0x52>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a17      	ldr	r2, [pc, #92]	; (8002a40 <TIM_Base_SetConfig+0xac>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d108      	bne.n	80029f8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	68fa      	ldr	r2, [r7, #12]
 8002a0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	689a      	ldr	r2, [r3, #8]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4a07      	ldr	r2, [pc, #28]	; (8002a3c <TIM_Base_SetConfig+0xa8>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d103      	bne.n	8002a2c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	691a      	ldr	r2, [r3, #16]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	615a      	str	r2, [r3, #20]
}
 8002a32:	bf00      	nop
 8002a34:	3714      	adds	r7, #20
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bc80      	pop	{r7}
 8002a3a:	4770      	bx	lr
 8002a3c:	40012c00 	.word	0x40012c00
 8002a40:	40000400 	.word	0x40000400

08002a44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b087      	sub	sp, #28
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6a1b      	ldr	r3, [r3, #32]
 8002a54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6a1b      	ldr	r3, [r3, #32]
 8002a5a:	f023 0201 	bic.w	r2, r3, #1
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	011b      	lsls	r3, r3, #4
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f023 030a 	bic.w	r3, r3, #10
 8002a80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002a82:	697a      	ldr	r2, [r7, #20]
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	693a      	ldr	r2, [r7, #16]
 8002a8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	621a      	str	r2, [r3, #32]
}
 8002a96:	bf00      	nop
 8002a98:	371c      	adds	r7, #28
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr

08002aa0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b087      	sub	sp, #28
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6a1b      	ldr	r3, [r3, #32]
 8002ab0:	f023 0210 	bic.w	r2, r3, #16
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002aca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	031b      	lsls	r3, r3, #12
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002adc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	011b      	lsls	r3, r3, #4
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	693a      	ldr	r2, [r7, #16]
 8002af2:	621a      	str	r2, [r3, #32]
}
 8002af4:	bf00      	nop
 8002af6:	371c      	adds	r7, #28
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bc80      	pop	{r7}
 8002afc:	4770      	bx	lr

08002afe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002afe:	b480      	push	{r7}
 8002b00:	b085      	sub	sp, #20
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
 8002b06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b16:	683a      	ldr	r2, [r7, #0]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	f043 0307 	orr.w	r3, r3, #7
 8002b20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68fa      	ldr	r2, [r7, #12]
 8002b26:	609a      	str	r2, [r3, #8]
}
 8002b28:	bf00      	nop
 8002b2a:	3714      	adds	r7, #20
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bc80      	pop	{r7}
 8002b30:	4770      	bx	lr

08002b32 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b32:	b480      	push	{r7}
 8002b34:	b087      	sub	sp, #28
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	60f8      	str	r0, [r7, #12]
 8002b3a:	60b9      	str	r1, [r7, #8]
 8002b3c:	607a      	str	r2, [r7, #4]
 8002b3e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b4c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	021a      	lsls	r2, r3, #8
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	431a      	orrs	r2, r3
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	697a      	ldr	r2, [r7, #20]
 8002b64:	609a      	str	r2, [r3, #8]
}
 8002b66:	bf00      	nop
 8002b68:	371c      	adds	r7, #28
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bc80      	pop	{r7}
 8002b6e:	4770      	bx	lr

08002b70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b085      	sub	sp, #20
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d101      	bne.n	8002b88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b84:	2302      	movs	r3, #2
 8002b86:	e041      	b.n	8002c0c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2202      	movs	r2, #2
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68fa      	ldr	r2, [r7, #12]
 8002bc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a14      	ldr	r2, [pc, #80]	; (8002c18 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d009      	beq.n	8002be0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bd4:	d004      	beq.n	8002be0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a10      	ldr	r2, [pc, #64]	; (8002c1c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d10c      	bne.n	8002bfa <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002be6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	68ba      	ldr	r2, [r7, #8]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c0a:	2300      	movs	r3, #0
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3714      	adds	r7, #20
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bc80      	pop	{r7}
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	40012c00 	.word	0x40012c00
 8002c1c:	40000400 	.word	0x40000400

08002c20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c28:	bf00      	nop
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bc80      	pop	{r7}
 8002c30:	4770      	bx	lr

08002c32 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c32:	b480      	push	{r7}
 8002c34:	b083      	sub	sp, #12
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c3a:	bf00      	nop
 8002c3c:	370c      	adds	r7, #12
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bc80      	pop	{r7}
 8002c42:	4770      	bx	lr

08002c44 <__libc_init_array>:
 8002c44:	b570      	push	{r4, r5, r6, lr}
 8002c46:	2600      	movs	r6, #0
 8002c48:	4d0c      	ldr	r5, [pc, #48]	; (8002c7c <__libc_init_array+0x38>)
 8002c4a:	4c0d      	ldr	r4, [pc, #52]	; (8002c80 <__libc_init_array+0x3c>)
 8002c4c:	1b64      	subs	r4, r4, r5
 8002c4e:	10a4      	asrs	r4, r4, #2
 8002c50:	42a6      	cmp	r6, r4
 8002c52:	d109      	bne.n	8002c68 <__libc_init_array+0x24>
 8002c54:	f000 f822 	bl	8002c9c <_init>
 8002c58:	2600      	movs	r6, #0
 8002c5a:	4d0a      	ldr	r5, [pc, #40]	; (8002c84 <__libc_init_array+0x40>)
 8002c5c:	4c0a      	ldr	r4, [pc, #40]	; (8002c88 <__libc_init_array+0x44>)
 8002c5e:	1b64      	subs	r4, r4, r5
 8002c60:	10a4      	asrs	r4, r4, #2
 8002c62:	42a6      	cmp	r6, r4
 8002c64:	d105      	bne.n	8002c72 <__libc_init_array+0x2e>
 8002c66:	bd70      	pop	{r4, r5, r6, pc}
 8002c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c6c:	4798      	blx	r3
 8002c6e:	3601      	adds	r6, #1
 8002c70:	e7ee      	b.n	8002c50 <__libc_init_array+0xc>
 8002c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c76:	4798      	blx	r3
 8002c78:	3601      	adds	r6, #1
 8002c7a:	e7f2      	b.n	8002c62 <__libc_init_array+0x1e>
 8002c7c:	08002ce0 	.word	0x08002ce0
 8002c80:	08002ce0 	.word	0x08002ce0
 8002c84:	08002ce0 	.word	0x08002ce0
 8002c88:	08002ce4 	.word	0x08002ce4

08002c8c <memset>:
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	4402      	add	r2, r0
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d100      	bne.n	8002c96 <memset+0xa>
 8002c94:	4770      	bx	lr
 8002c96:	f803 1b01 	strb.w	r1, [r3], #1
 8002c9a:	e7f9      	b.n	8002c90 <memset+0x4>

08002c9c <_init>:
 8002c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c9e:	bf00      	nop
 8002ca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ca2:	bc08      	pop	{r3}
 8002ca4:	469e      	mov	lr, r3
 8002ca6:	4770      	bx	lr

08002ca8 <_fini>:
 8002ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002caa:	bf00      	nop
 8002cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cae:	bc08      	pop	{r3}
 8002cb0:	469e      	mov	lr, r3
 8002cb2:	4770      	bx	lr
