0.7
2020.2
Nov  8 2024
22:36:57
F:/Hoc Tap/Hardware/thit k lun l/project/project_5/project_5.sim/sim_1/synth/func/xsim/main_func_synth.v,1736235331,verilog,,F:/Hoc Tap/Hardware/thit k lun l/project/project_5/sim.v,,alu;alu_control;control_unit;data_memory;glbl;instruction_memory;mips_processor;register_file,,,,,,,,
F:/Hoc Tap/Hardware/thit k lun l/project/project_5/sim.v,1736230820,verilog,,,,main,,,,,,,,
