
lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003538  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080036e8  080036e8  000136e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003778  08003778  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08003778  08003778  00013778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003780  08003780  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003780  08003780  00013780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003784  08003784  00013784  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003788  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003fd0  20000010  08003798  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003fe0  08003798  00023fe0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c277  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001f80  00000000  00000000  0002c2b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009c0  00000000  00000000  0002e238  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008c8  00000000  00000000  0002ebf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022faf  00000000  00000000  0002f4c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009c58  00000000  00000000  0005246f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d5e83  00000000  00000000  0005c0c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00131f4a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000261c  00000000  00000000  00131fc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000010 	.word	0x20000010
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080036d0 	.word	0x080036d0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000014 	.word	0x20000014
 80001ec:	080036d0 	.word	0x080036d0

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b972 	b.w	80004ec <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9e08      	ldr	r6, [sp, #32]
 8000226:	4604      	mov	r4, r0
 8000228:	4688      	mov	r8, r1
 800022a:	2b00      	cmp	r3, #0
 800022c:	d14b      	bne.n	80002c6 <__udivmoddi4+0xa6>
 800022e:	428a      	cmp	r2, r1
 8000230:	4615      	mov	r5, r2
 8000232:	d967      	bls.n	8000304 <__udivmoddi4+0xe4>
 8000234:	fab2 f282 	clz	r2, r2
 8000238:	b14a      	cbz	r2, 800024e <__udivmoddi4+0x2e>
 800023a:	f1c2 0720 	rsb	r7, r2, #32
 800023e:	fa01 f302 	lsl.w	r3, r1, r2
 8000242:	fa20 f707 	lsr.w	r7, r0, r7
 8000246:	4095      	lsls	r5, r2
 8000248:	ea47 0803 	orr.w	r8, r7, r3
 800024c:	4094      	lsls	r4, r2
 800024e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000252:	0c23      	lsrs	r3, r4, #16
 8000254:	fbb8 f7fe 	udiv	r7, r8, lr
 8000258:	fa1f fc85 	uxth.w	ip, r5
 800025c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000260:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000264:	fb07 f10c 	mul.w	r1, r7, ip
 8000268:	4299      	cmp	r1, r3
 800026a:	d909      	bls.n	8000280 <__udivmoddi4+0x60>
 800026c:	18eb      	adds	r3, r5, r3
 800026e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000272:	f080 811b 	bcs.w	80004ac <__udivmoddi4+0x28c>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 8118 	bls.w	80004ac <__udivmoddi4+0x28c>
 800027c:	3f02      	subs	r7, #2
 800027e:	442b      	add	r3, r5
 8000280:	1a5b      	subs	r3, r3, r1
 8000282:	b2a4      	uxth	r4, r4
 8000284:	fbb3 f0fe 	udiv	r0, r3, lr
 8000288:	fb0e 3310 	mls	r3, lr, r0, r3
 800028c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000290:	fb00 fc0c 	mul.w	ip, r0, ip
 8000294:	45a4      	cmp	ip, r4
 8000296:	d909      	bls.n	80002ac <__udivmoddi4+0x8c>
 8000298:	192c      	adds	r4, r5, r4
 800029a:	f100 33ff 	add.w	r3, r0, #4294967295
 800029e:	f080 8107 	bcs.w	80004b0 <__udivmoddi4+0x290>
 80002a2:	45a4      	cmp	ip, r4
 80002a4:	f240 8104 	bls.w	80004b0 <__udivmoddi4+0x290>
 80002a8:	3802      	subs	r0, #2
 80002aa:	442c      	add	r4, r5
 80002ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002b0:	eba4 040c 	sub.w	r4, r4, ip
 80002b4:	2700      	movs	r7, #0
 80002b6:	b11e      	cbz	r6, 80002c0 <__udivmoddi4+0xa0>
 80002b8:	40d4      	lsrs	r4, r2
 80002ba:	2300      	movs	r3, #0
 80002bc:	e9c6 4300 	strd	r4, r3, [r6]
 80002c0:	4639      	mov	r1, r7
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0xbe>
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	f000 80eb 	beq.w	80004a6 <__udivmoddi4+0x286>
 80002d0:	2700      	movs	r7, #0
 80002d2:	e9c6 0100 	strd	r0, r1, [r6]
 80002d6:	4638      	mov	r0, r7
 80002d8:	4639      	mov	r1, r7
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	fab3 f783 	clz	r7, r3
 80002e2:	2f00      	cmp	r7, #0
 80002e4:	d147      	bne.n	8000376 <__udivmoddi4+0x156>
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d302      	bcc.n	80002f0 <__udivmoddi4+0xd0>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	f200 80fa 	bhi.w	80004e4 <__udivmoddi4+0x2c4>
 80002f0:	1a84      	subs	r4, r0, r2
 80002f2:	eb61 0303 	sbc.w	r3, r1, r3
 80002f6:	2001      	movs	r0, #1
 80002f8:	4698      	mov	r8, r3
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d0e0      	beq.n	80002c0 <__udivmoddi4+0xa0>
 80002fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000302:	e7dd      	b.n	80002c0 <__udivmoddi4+0xa0>
 8000304:	b902      	cbnz	r2, 8000308 <__udivmoddi4+0xe8>
 8000306:	deff      	udf	#255	; 0xff
 8000308:	fab2 f282 	clz	r2, r2
 800030c:	2a00      	cmp	r2, #0
 800030e:	f040 808f 	bne.w	8000430 <__udivmoddi4+0x210>
 8000312:	1b49      	subs	r1, r1, r5
 8000314:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000318:	fa1f f885 	uxth.w	r8, r5
 800031c:	2701      	movs	r7, #1
 800031e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fb0e 111c 	mls	r1, lr, ip, r1
 8000328:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800032c:	fb08 f10c 	mul.w	r1, r8, ip
 8000330:	4299      	cmp	r1, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x124>
 8000334:	18eb      	adds	r3, r5, r3
 8000336:	f10c 30ff 	add.w	r0, ip, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x122>
 800033c:	4299      	cmp	r1, r3
 800033e:	f200 80cd 	bhi.w	80004dc <__udivmoddi4+0x2bc>
 8000342:	4684      	mov	ip, r0
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	b2a3      	uxth	r3, r4
 8000348:	fbb1 f0fe 	udiv	r0, r1, lr
 800034c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000350:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000354:	fb08 f800 	mul.w	r8, r8, r0
 8000358:	45a0      	cmp	r8, r4
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x14c>
 800035c:	192c      	adds	r4, r5, r4
 800035e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x14a>
 8000364:	45a0      	cmp	r8, r4
 8000366:	f200 80b6 	bhi.w	80004d6 <__udivmoddi4+0x2b6>
 800036a:	4618      	mov	r0, r3
 800036c:	eba4 0408 	sub.w	r4, r4, r8
 8000370:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000374:	e79f      	b.n	80002b6 <__udivmoddi4+0x96>
 8000376:	f1c7 0c20 	rsb	ip, r7, #32
 800037a:	40bb      	lsls	r3, r7
 800037c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000380:	ea4e 0e03 	orr.w	lr, lr, r3
 8000384:	fa01 f407 	lsl.w	r4, r1, r7
 8000388:	fa20 f50c 	lsr.w	r5, r0, ip
 800038c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000390:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000394:	4325      	orrs	r5, r4
 8000396:	fbb3 f9f8 	udiv	r9, r3, r8
 800039a:	0c2c      	lsrs	r4, r5, #16
 800039c:	fb08 3319 	mls	r3, r8, r9, r3
 80003a0:	fa1f fa8e 	uxth.w	sl, lr
 80003a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003a8:	fb09 f40a 	mul.w	r4, r9, sl
 80003ac:	429c      	cmp	r4, r3
 80003ae:	fa02 f207 	lsl.w	r2, r2, r7
 80003b2:	fa00 f107 	lsl.w	r1, r0, r7
 80003b6:	d90b      	bls.n	80003d0 <__udivmoddi4+0x1b0>
 80003b8:	eb1e 0303 	adds.w	r3, lr, r3
 80003bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c0:	f080 8087 	bcs.w	80004d2 <__udivmoddi4+0x2b2>
 80003c4:	429c      	cmp	r4, r3
 80003c6:	f240 8084 	bls.w	80004d2 <__udivmoddi4+0x2b2>
 80003ca:	f1a9 0902 	sub.w	r9, r9, #2
 80003ce:	4473      	add	r3, lr
 80003d0:	1b1b      	subs	r3, r3, r4
 80003d2:	b2ad      	uxth	r5, r5
 80003d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003d8:	fb08 3310 	mls	r3, r8, r0, r3
 80003dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1da>
 80003e8:	eb1e 0404 	adds.w	r4, lr, r4
 80003ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f0:	d26b      	bcs.n	80004ca <__udivmoddi4+0x2aa>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d969      	bls.n	80004ca <__udivmoddi4+0x2aa>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4474      	add	r4, lr
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c2      	mov	sl, r8
 800040a:	464b      	mov	r3, r9
 800040c:	d354      	bcc.n	80004b8 <__udivmoddi4+0x298>
 800040e:	d051      	beq.n	80004b4 <__udivmoddi4+0x294>
 8000410:	2e00      	cmp	r6, #0
 8000412:	d069      	beq.n	80004e8 <__udivmoddi4+0x2c8>
 8000414:	ebb1 050a 	subs.w	r5, r1, sl
 8000418:	eb64 0403 	sbc.w	r4, r4, r3
 800041c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000420:	40fd      	lsrs	r5, r7
 8000422:	40fc      	lsrs	r4, r7
 8000424:	ea4c 0505 	orr.w	r5, ip, r5
 8000428:	e9c6 5400 	strd	r5, r4, [r6]
 800042c:	2700      	movs	r7, #0
 800042e:	e747      	b.n	80002c0 <__udivmoddi4+0xa0>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f703 	lsr.w	r7, r0, r3
 8000438:	4095      	lsls	r5, r2
 800043a:	fa01 f002 	lsl.w	r0, r1, r2
 800043e:	fa21 f303 	lsr.w	r3, r1, r3
 8000442:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000446:	4338      	orrs	r0, r7
 8000448:	0c01      	lsrs	r1, r0, #16
 800044a:	fbb3 f7fe 	udiv	r7, r3, lr
 800044e:	fa1f f885 	uxth.w	r8, r5
 8000452:	fb0e 3317 	mls	r3, lr, r7, r3
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb07 f308 	mul.w	r3, r7, r8
 800045e:	428b      	cmp	r3, r1
 8000460:	fa04 f402 	lsl.w	r4, r4, r2
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x256>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f107 3cff 	add.w	ip, r7, #4294967295
 800046c:	d22f      	bcs.n	80004ce <__udivmoddi4+0x2ae>
 800046e:	428b      	cmp	r3, r1
 8000470:	d92d      	bls.n	80004ce <__udivmoddi4+0x2ae>
 8000472:	3f02      	subs	r7, #2
 8000474:	4429      	add	r1, r5
 8000476:	1acb      	subs	r3, r1, r3
 8000478:	b281      	uxth	r1, r0
 800047a:	fbb3 f0fe 	udiv	r0, r3, lr
 800047e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb00 f308 	mul.w	r3, r0, r8
 800048a:	428b      	cmp	r3, r1
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x27e>
 800048e:	1869      	adds	r1, r5, r1
 8000490:	f100 3cff 	add.w	ip, r0, #4294967295
 8000494:	d217      	bcs.n	80004c6 <__udivmoddi4+0x2a6>
 8000496:	428b      	cmp	r3, r1
 8000498:	d915      	bls.n	80004c6 <__udivmoddi4+0x2a6>
 800049a:	3802      	subs	r0, #2
 800049c:	4429      	add	r1, r5
 800049e:	1ac9      	subs	r1, r1, r3
 80004a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004a4:	e73b      	b.n	800031e <__udivmoddi4+0xfe>
 80004a6:	4637      	mov	r7, r6
 80004a8:	4630      	mov	r0, r6
 80004aa:	e709      	b.n	80002c0 <__udivmoddi4+0xa0>
 80004ac:	4607      	mov	r7, r0
 80004ae:	e6e7      	b.n	8000280 <__udivmoddi4+0x60>
 80004b0:	4618      	mov	r0, r3
 80004b2:	e6fb      	b.n	80002ac <__udivmoddi4+0x8c>
 80004b4:	4541      	cmp	r1, r8
 80004b6:	d2ab      	bcs.n	8000410 <__udivmoddi4+0x1f0>
 80004b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004bc:	eb69 020e 	sbc.w	r2, r9, lr
 80004c0:	3801      	subs	r0, #1
 80004c2:	4613      	mov	r3, r2
 80004c4:	e7a4      	b.n	8000410 <__udivmoddi4+0x1f0>
 80004c6:	4660      	mov	r0, ip
 80004c8:	e7e9      	b.n	800049e <__udivmoddi4+0x27e>
 80004ca:	4618      	mov	r0, r3
 80004cc:	e795      	b.n	80003fa <__udivmoddi4+0x1da>
 80004ce:	4667      	mov	r7, ip
 80004d0:	e7d1      	b.n	8000476 <__udivmoddi4+0x256>
 80004d2:	4681      	mov	r9, r0
 80004d4:	e77c      	b.n	80003d0 <__udivmoddi4+0x1b0>
 80004d6:	3802      	subs	r0, #2
 80004d8:	442c      	add	r4, r5
 80004da:	e747      	b.n	800036c <__udivmoddi4+0x14c>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	442b      	add	r3, r5
 80004e2:	e72f      	b.n	8000344 <__udivmoddi4+0x124>
 80004e4:	4638      	mov	r0, r7
 80004e6:	e708      	b.n	80002fa <__udivmoddi4+0xda>
 80004e8:	4637      	mov	r7, r6
 80004ea:	e6e9      	b.n	80002c0 <__udivmoddi4+0xa0>

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004f0:	b480      	push	{r7}
 80004f2:	b085      	sub	sp, #20
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	60f8      	str	r0, [r7, #12]
 80004f8:	60b9      	str	r1, [r7, #8]
 80004fa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	4a07      	ldr	r2, [pc, #28]	; (800051c <vApplicationGetIdleTaskMemory+0x2c>)
 8000500:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000502:	68bb      	ldr	r3, [r7, #8]
 8000504:	4a06      	ldr	r2, [pc, #24]	; (8000520 <vApplicationGetIdleTaskMemory+0x30>)
 8000506:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	2280      	movs	r2, #128	; 0x80
 800050c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800050e:	bf00      	nop
 8000510:	3714      	adds	r7, #20
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	2000002c 	.word	0x2000002c
 8000520:	20000080 	.word	0x20000080

08000524 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000524:	b5b0      	push	{r4, r5, r7, lr}
 8000526:	b096      	sub	sp, #88	; 0x58
 8000528:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052a:	f000 f9bd 	bl	80008a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800052e:	f000 f853 	bl	80005d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000532:	f000 f8b1 	bl	8000698 <MX_GPIO_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  q = xQueueCreate(5, sizeof(int16_t));
 8000536:	2200      	movs	r2, #0
 8000538:	2102      	movs	r1, #2
 800053a:	2005      	movs	r0, #5
 800053c:	f001 fab0 	bl	8001aa0 <xQueueGenericCreate>
 8000540:	4602      	mov	r2, r0
 8000542:	4b1e      	ldr	r3, [pc, #120]	; (80005bc <main+0x98>)
 8000544:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000546:	4b1e      	ldr	r3, [pc, #120]	; (80005c0 <main+0x9c>)
 8000548:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800054c:	461d      	mov	r5, r3
 800054e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000550:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000552:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000556:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800055a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800055e:	2100      	movs	r1, #0
 8000560:	4618      	mov	r0, r3
 8000562:	f001 f920 	bl	80017a6 <osThreadCreate>
 8000566:	4602      	mov	r2, r0
 8000568:	4b16      	ldr	r3, [pc, #88]	; (80005c4 <main+0xa0>)
 800056a:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityIdle, 0, 128);
 800056c:	4b16      	ldr	r3, [pc, #88]	; (80005c8 <main+0xa4>)
 800056e:	f107 0420 	add.w	r4, r7, #32
 8000572:	461d      	mov	r5, r3
 8000574:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000576:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000578:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800057c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8000580:	f107 0320 	add.w	r3, r7, #32
 8000584:	2100      	movs	r1, #0
 8000586:	4618      	mov	r0, r3
 8000588:	f001 f90d 	bl	80017a6 <osThreadCreate>
 800058c:	4602      	mov	r2, r0
 800058e:	4b0f      	ldr	r3, [pc, #60]	; (80005cc <main+0xa8>)
 8000590:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityIdle, 0, 128);
 8000592:	4b0f      	ldr	r3, [pc, #60]	; (80005d0 <main+0xac>)
 8000594:	1d3c      	adds	r4, r7, #4
 8000596:	461d      	mov	r5, r3
 8000598:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800059a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800059c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2100      	movs	r1, #0
 80005a8:	4618      	mov	r0, r3
 80005aa:	f001 f8fc 	bl	80017a6 <osThreadCreate>
 80005ae:	4602      	mov	r2, r0
 80005b0:	4b08      	ldr	r3, [pc, #32]	; (80005d4 <main+0xb0>)
 80005b2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005b4:	f001 f8f0 	bl	8001798 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005b8:	e7fe      	b.n	80005b8 <main+0x94>
 80005ba:	bf00      	nop
 80005bc:	20003fd8 	.word	0x20003fd8
 80005c0:	080036f4 	.word	0x080036f4
 80005c4:	20003fcc 	.word	0x20003fcc
 80005c8:	0800371c 	.word	0x0800371c
 80005cc:	20003fd0 	.word	0x20003fd0
 80005d0:	08003744 	.word	0x08003744
 80005d4:	20003fd4 	.word	0x20003fd4

080005d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b094      	sub	sp, #80	; 0x50
 80005dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005de:	f107 0320 	add.w	r3, r7, #32
 80005e2:	2230      	movs	r2, #48	; 0x30
 80005e4:	2100      	movs	r1, #0
 80005e6:	4618      	mov	r0, r3
 80005e8:	f003 f869 	bl	80036be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ec:	f107 030c 	add.w	r3, r7, #12
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
 80005fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005fc:	2300      	movs	r3, #0
 80005fe:	60bb      	str	r3, [r7, #8]
 8000600:	4b23      	ldr	r3, [pc, #140]	; (8000690 <SystemClock_Config+0xb8>)
 8000602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000604:	4a22      	ldr	r2, [pc, #136]	; (8000690 <SystemClock_Config+0xb8>)
 8000606:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800060a:	6413      	str	r3, [r2, #64]	; 0x40
 800060c:	4b20      	ldr	r3, [pc, #128]	; (8000690 <SystemClock_Config+0xb8>)
 800060e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000614:	60bb      	str	r3, [r7, #8]
 8000616:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000618:	2300      	movs	r3, #0
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	4b1d      	ldr	r3, [pc, #116]	; (8000694 <SystemClock_Config+0xbc>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000624:	4a1b      	ldr	r2, [pc, #108]	; (8000694 <SystemClock_Config+0xbc>)
 8000626:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	4b19      	ldr	r3, [pc, #100]	; (8000694 <SystemClock_Config+0xbc>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000638:	2302      	movs	r3, #2
 800063a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800063c:	2301      	movs	r3, #1
 800063e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000640:	2310      	movs	r3, #16
 8000642:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000644:	2300      	movs	r3, #0
 8000646:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000648:	f107 0320 	add.w	r3, r7, #32
 800064c:	4618      	mov	r0, r3
 800064e:	f000 fc83 	bl	8000f58 <HAL_RCC_OscConfig>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000658:	f000 f88a 	bl	8000770 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800065c:	230f      	movs	r3, #15
 800065e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000660:	2300      	movs	r3, #0
 8000662:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000664:	2300      	movs	r3, #0
 8000666:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000668:	2300      	movs	r3, #0
 800066a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800066c:	2300      	movs	r3, #0
 800066e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	2100      	movs	r1, #0
 8000676:	4618      	mov	r0, r3
 8000678:	f000 fede 	bl	8001438 <HAL_RCC_ClockConfig>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000682:	f000 f875 	bl	8000770 <Error_Handler>
  }
}
 8000686:	bf00      	nop
 8000688:	3750      	adds	r7, #80	; 0x50
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	40023800 	.word	0x40023800
 8000694:	40007000 	.word	0x40007000

08000698 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b086      	sub	sp, #24
 800069c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069e:	1d3b      	adds	r3, r7, #4
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
 80006a4:	605a      	str	r2, [r3, #4]
 80006a6:	609a      	str	r2, [r3, #8]
 80006a8:	60da      	str	r2, [r3, #12]
 80006aa:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ac:	2300      	movs	r3, #0
 80006ae:	603b      	str	r3, [r7, #0]
 80006b0:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <MX_GPIO_Init+0x60>)
 80006b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b4:	4a10      	ldr	r2, [pc, #64]	; (80006f8 <MX_GPIO_Init+0x60>)
 80006b6:	f043 0302 	orr.w	r3, r3, #2
 80006ba:	6313      	str	r3, [r2, #48]	; 0x30
 80006bc:	4b0e      	ldr	r3, [pc, #56]	; (80006f8 <MX_GPIO_Init+0x60>)
 80006be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c0:	f003 0302 	and.w	r3, r3, #2
 80006c4:	603b      	str	r3, [r7, #0]
 80006c6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80006ce:	480b      	ldr	r0, [pc, #44]	; (80006fc <MX_GPIO_Init+0x64>)
 80006d0:	f000 fc0e 	bl	8000ef0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_7;
 80006d4:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 80006d8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006da:	2301      	movs	r3, #1
 80006dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006de:	2300      	movs	r3, #0
 80006e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e2:	2300      	movs	r3, #0
 80006e4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e6:	1d3b      	adds	r3, r7, #4
 80006e8:	4619      	mov	r1, r3
 80006ea:	4804      	ldr	r0, [pc, #16]	; (80006fc <MX_GPIO_Init+0x64>)
 80006ec:	f000 fa56 	bl	8000b9c <HAL_GPIO_Init>

}
 80006f0:	bf00      	nop
 80006f2:	3718      	adds	r7, #24
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	40023800 	.word	0x40023800
 80006fc:	40020400 	.word	0x40020400

08000700 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000708:	2001      	movs	r0, #1
 800070a:	f001 f898 	bl	800183e <osDelay>
 800070e:	e7fb      	b.n	8000708 <StartDefaultTask+0x8>

08000710 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
	int16_t SendNum =1;
 8000718:	2301      	movs	r3, #1
 800071a:	81fb      	strh	r3, [r7, #14]
  for(;;)
  {
	  xQueueSend(q,(void*)&SendNum, portMAX_DELAY);
 800071c:	4b06      	ldr	r3, [pc, #24]	; (8000738 <StartTask02+0x28>)
 800071e:	6818      	ldr	r0, [r3, #0]
 8000720:	f107 010e 	add.w	r1, r7, #14
 8000724:	2300      	movs	r3, #0
 8000726:	f04f 32ff 	mov.w	r2, #4294967295
 800072a:	f001 fa17 	bl	8001b5c <xQueueGenericSend>
	  HAL_Delay(1000);
 800072e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000732:	f000 f92b 	bl	800098c <HAL_Delay>
	  xQueueSend(q,(void*)&SendNum, portMAX_DELAY);
 8000736:	e7f1      	b.n	800071c <StartTask02+0xc>
 8000738:	20003fd8 	.word	0x20003fd8

0800073c <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
	int16_t rec;
  for(;;)
  {
    if(xQueueReceive(q,&(rec),portMAX_DELAY) == pdPASS){
 8000744:	4b08      	ldr	r3, [pc, #32]	; (8000768 <StartTask03+0x2c>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f107 010e 	add.w	r1, r7, #14
 800074c:	f04f 32ff 	mov.w	r2, #4294967295
 8000750:	4618      	mov	r0, r3
 8000752:	f001 fafd 	bl	8001d50 <xQueueReceive>
 8000756:	4603      	mov	r3, r0
 8000758:	2b01      	cmp	r3, #1
 800075a:	d1f3      	bne.n	8000744 <StartTask03+0x8>
    	HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_7);
 800075c:	2180      	movs	r1, #128	; 0x80
 800075e:	4803      	ldr	r0, [pc, #12]	; (800076c <StartTask03+0x30>)
 8000760:	f000 fbdf 	bl	8000f22 <HAL_GPIO_TogglePin>
    if(xQueueReceive(q,&(rec),portMAX_DELAY) == pdPASS){
 8000764:	e7ee      	b.n	8000744 <StartTask03+0x8>
 8000766:	bf00      	nop
 8000768:	20003fd8 	.word	0x20003fd8
 800076c:	40020400 	.word	0x40020400

08000770 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000774:	bf00      	nop
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
	...

08000780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	607b      	str	r3, [r7, #4]
 800078a:	4b12      	ldr	r3, [pc, #72]	; (80007d4 <HAL_MspInit+0x54>)
 800078c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800078e:	4a11      	ldr	r2, [pc, #68]	; (80007d4 <HAL_MspInit+0x54>)
 8000790:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000794:	6453      	str	r3, [r2, #68]	; 0x44
 8000796:	4b0f      	ldr	r3, [pc, #60]	; (80007d4 <HAL_MspInit+0x54>)
 8000798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800079a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	603b      	str	r3, [r7, #0]
 80007a6:	4b0b      	ldr	r3, [pc, #44]	; (80007d4 <HAL_MspInit+0x54>)
 80007a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007aa:	4a0a      	ldr	r2, [pc, #40]	; (80007d4 <HAL_MspInit+0x54>)
 80007ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007b0:	6413      	str	r3, [r2, #64]	; 0x40
 80007b2:	4b08      	ldr	r3, [pc, #32]	; (80007d4 <HAL_MspInit+0x54>)
 80007b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ba:	603b      	str	r3, [r7, #0]
 80007bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007be:	2200      	movs	r2, #0
 80007c0:	210f      	movs	r1, #15
 80007c2:	f06f 0001 	mvn.w	r0, #1
 80007c6:	f000 f9c0 	bl	8000b4a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ca:	bf00      	nop
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40023800 	.word	0x40023800

080007d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr

080007e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007e6:	b480      	push	{r7}
 80007e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007ea:	e7fe      	b.n	80007ea <HardFault_Handler+0x4>

080007ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007f0:	e7fe      	b.n	80007f0 <MemManage_Handler+0x4>

080007f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007f2:	b480      	push	{r7}
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007f6:	e7fe      	b.n	80007f6 <BusFault_Handler+0x4>

080007f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007fc:	e7fe      	b.n	80007fc <UsageFault_Handler+0x4>

080007fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000802:	bf00      	nop
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000810:	f000 f89c 	bl	800094c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000814:	f002 fa40 	bl	8002c98 <xTaskGetSchedulerState>
 8000818:	4603      	mov	r3, r0
 800081a:	2b01      	cmp	r3, #1
 800081c:	d001      	beq.n	8000822 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800081e:	f002 fcfb 	bl	8003218 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
	...

08000828 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800082c:	4b08      	ldr	r3, [pc, #32]	; (8000850 <SystemInit+0x28>)
 800082e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000832:	4a07      	ldr	r2, [pc, #28]	; (8000850 <SystemInit+0x28>)
 8000834:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000838:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800083c:	4b04      	ldr	r3, [pc, #16]	; (8000850 <SystemInit+0x28>)
 800083e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000842:	609a      	str	r2, [r3, #8]
#endif
}
 8000844:	bf00      	nop
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop
 8000850:	e000ed00 	.word	0xe000ed00

08000854 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000854:	f8df d034 	ldr.w	sp, [pc, #52]	; 800088c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000858:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800085a:	e003      	b.n	8000864 <LoopCopyDataInit>

0800085c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800085c:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800085e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000860:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000862:	3104      	adds	r1, #4

08000864 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000864:	480b      	ldr	r0, [pc, #44]	; (8000894 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000866:	4b0c      	ldr	r3, [pc, #48]	; (8000898 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000868:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800086a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800086c:	d3f6      	bcc.n	800085c <CopyDataInit>
  ldr  r2, =_sbss
 800086e:	4a0b      	ldr	r2, [pc, #44]	; (800089c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000870:	e002      	b.n	8000878 <LoopFillZerobss>

08000872 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000872:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000874:	f842 3b04 	str.w	r3, [r2], #4

08000878 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000878:	4b09      	ldr	r3, [pc, #36]	; (80008a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800087a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800087c:	d3f9      	bcc.n	8000872 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800087e:	f7ff ffd3 	bl	8000828 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000882:	f002 feed 	bl	8003660 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000886:	f7ff fe4d 	bl	8000524 <main>
  bx  lr    
 800088a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800088c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8000890:	08003788 	.word	0x08003788
  ldr  r0, =_sdata
 8000894:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000898:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 800089c:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 80008a0:	20003fe0 	.word	0x20003fe0

080008a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008a4:	e7fe      	b.n	80008a4 <ADC_IRQHandler>
	...

080008a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80008ac:	4b0e      	ldr	r3, [pc, #56]	; (80008e8 <HAL_Init+0x40>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a0d      	ldr	r2, [pc, #52]	; (80008e8 <HAL_Init+0x40>)
 80008b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80008b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80008b8:	4b0b      	ldr	r3, [pc, #44]	; (80008e8 <HAL_Init+0x40>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a0a      	ldr	r2, [pc, #40]	; (80008e8 <HAL_Init+0x40>)
 80008be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008c4:	4b08      	ldr	r3, [pc, #32]	; (80008e8 <HAL_Init+0x40>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a07      	ldr	r2, [pc, #28]	; (80008e8 <HAL_Init+0x40>)
 80008ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008d0:	2003      	movs	r0, #3
 80008d2:	f000 f92f 	bl	8000b34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008d6:	200f      	movs	r0, #15
 80008d8:	f000 f808 	bl	80008ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008dc:	f7ff ff50 	bl	8000780 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008e0:	2300      	movs	r3, #0
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40023c00 	.word	0x40023c00

080008ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008f4:	4b12      	ldr	r3, [pc, #72]	; (8000940 <HAL_InitTick+0x54>)
 80008f6:	681a      	ldr	r2, [r3, #0]
 80008f8:	4b12      	ldr	r3, [pc, #72]	; (8000944 <HAL_InitTick+0x58>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	4619      	mov	r1, r3
 80008fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000902:	fbb3 f3f1 	udiv	r3, r3, r1
 8000906:	fbb2 f3f3 	udiv	r3, r2, r3
 800090a:	4618      	mov	r0, r3
 800090c:	f000 f939 	bl	8000b82 <HAL_SYSTICK_Config>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000916:	2301      	movs	r3, #1
 8000918:	e00e      	b.n	8000938 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2b0f      	cmp	r3, #15
 800091e:	d80a      	bhi.n	8000936 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000920:	2200      	movs	r2, #0
 8000922:	6879      	ldr	r1, [r7, #4]
 8000924:	f04f 30ff 	mov.w	r0, #4294967295
 8000928:	f000 f90f 	bl	8000b4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800092c:	4a06      	ldr	r2, [pc, #24]	; (8000948 <HAL_InitTick+0x5c>)
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000932:	2300      	movs	r3, #0
 8000934:	e000      	b.n	8000938 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000936:	2301      	movs	r3, #1
}
 8000938:	4618      	mov	r0, r3
 800093a:	3708      	adds	r7, #8
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	20000000 	.word	0x20000000
 8000944:	20000008 	.word	0x20000008
 8000948:	20000004 	.word	0x20000004

0800094c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000950:	4b06      	ldr	r3, [pc, #24]	; (800096c <HAL_IncTick+0x20>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	461a      	mov	r2, r3
 8000956:	4b06      	ldr	r3, [pc, #24]	; (8000970 <HAL_IncTick+0x24>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4413      	add	r3, r2
 800095c:	4a04      	ldr	r2, [pc, #16]	; (8000970 <HAL_IncTick+0x24>)
 800095e:	6013      	str	r3, [r2, #0]
}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	20000008 	.word	0x20000008
 8000970:	20003fdc 	.word	0x20003fdc

08000974 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  return uwTick;
 8000978:	4b03      	ldr	r3, [pc, #12]	; (8000988 <HAL_GetTick+0x14>)
 800097a:	681b      	ldr	r3, [r3, #0]
}
 800097c:	4618      	mov	r0, r3
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	20003fdc 	.word	0x20003fdc

0800098c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b084      	sub	sp, #16
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000994:	f7ff ffee 	bl	8000974 <HAL_GetTick>
 8000998:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009a4:	d005      	beq.n	80009b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009a6:	4b09      	ldr	r3, [pc, #36]	; (80009cc <HAL_Delay+0x40>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	461a      	mov	r2, r3
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	4413      	add	r3, r2
 80009b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80009b2:	bf00      	nop
 80009b4:	f7ff ffde 	bl	8000974 <HAL_GetTick>
 80009b8:	4602      	mov	r2, r0
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	1ad3      	subs	r3, r2, r3
 80009be:	68fa      	ldr	r2, [r7, #12]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	d8f7      	bhi.n	80009b4 <HAL_Delay+0x28>
  {
  }
}
 80009c4:	bf00      	nop
 80009c6:	3710      	adds	r7, #16
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20000008 	.word	0x20000008

080009d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b085      	sub	sp, #20
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	f003 0307 	and.w	r3, r3, #7
 80009de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009e0:	4b0c      	ldr	r3, [pc, #48]	; (8000a14 <__NVIC_SetPriorityGrouping+0x44>)
 80009e2:	68db      	ldr	r3, [r3, #12]
 80009e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009e6:	68ba      	ldr	r2, [r7, #8]
 80009e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009ec:	4013      	ands	r3, r2
 80009ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a02:	4a04      	ldr	r2, [pc, #16]	; (8000a14 <__NVIC_SetPriorityGrouping+0x44>)
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	60d3      	str	r3, [r2, #12]
}
 8000a08:	bf00      	nop
 8000a0a:	3714      	adds	r7, #20
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr
 8000a14:	e000ed00 	.word	0xe000ed00

08000a18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a1c:	4b04      	ldr	r3, [pc, #16]	; (8000a30 <__NVIC_GetPriorityGrouping+0x18>)
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	0a1b      	lsrs	r3, r3, #8
 8000a22:	f003 0307 	and.w	r3, r3, #7
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr
 8000a30:	e000ed00 	.word	0xe000ed00

08000a34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b083      	sub	sp, #12
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	6039      	str	r1, [r7, #0]
 8000a3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	db0a      	blt.n	8000a5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	b2da      	uxtb	r2, r3
 8000a4c:	490c      	ldr	r1, [pc, #48]	; (8000a80 <__NVIC_SetPriority+0x4c>)
 8000a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a52:	0112      	lsls	r2, r2, #4
 8000a54:	b2d2      	uxtb	r2, r2
 8000a56:	440b      	add	r3, r1
 8000a58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a5c:	e00a      	b.n	8000a74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	b2da      	uxtb	r2, r3
 8000a62:	4908      	ldr	r1, [pc, #32]	; (8000a84 <__NVIC_SetPriority+0x50>)
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	f003 030f 	and.w	r3, r3, #15
 8000a6a:	3b04      	subs	r3, #4
 8000a6c:	0112      	lsls	r2, r2, #4
 8000a6e:	b2d2      	uxtb	r2, r2
 8000a70:	440b      	add	r3, r1
 8000a72:	761a      	strb	r2, [r3, #24]
}
 8000a74:	bf00      	nop
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	e000e100 	.word	0xe000e100
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b089      	sub	sp, #36	; 0x24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	f003 0307 	and.w	r3, r3, #7
 8000a9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	f1c3 0307 	rsb	r3, r3, #7
 8000aa2:	2b04      	cmp	r3, #4
 8000aa4:	bf28      	it	cs
 8000aa6:	2304      	movcs	r3, #4
 8000aa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aaa:	69fb      	ldr	r3, [r7, #28]
 8000aac:	3304      	adds	r3, #4
 8000aae:	2b06      	cmp	r3, #6
 8000ab0:	d902      	bls.n	8000ab8 <NVIC_EncodePriority+0x30>
 8000ab2:	69fb      	ldr	r3, [r7, #28]
 8000ab4:	3b03      	subs	r3, #3
 8000ab6:	e000      	b.n	8000aba <NVIC_EncodePriority+0x32>
 8000ab8:	2300      	movs	r3, #0
 8000aba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000abc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ac0:	69bb      	ldr	r3, [r7, #24]
 8000ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac6:	43da      	mvns	r2, r3
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	401a      	ands	r2, r3
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ad0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8000ada:	43d9      	mvns	r1, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ae0:	4313      	orrs	r3, r2
         );
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3724      	adds	r7, #36	; 0x24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
	...

08000af0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	3b01      	subs	r3, #1
 8000afc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b00:	d301      	bcc.n	8000b06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b02:	2301      	movs	r3, #1
 8000b04:	e00f      	b.n	8000b26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b06:	4a0a      	ldr	r2, [pc, #40]	; (8000b30 <SysTick_Config+0x40>)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	3b01      	subs	r3, #1
 8000b0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b0e:	210f      	movs	r1, #15
 8000b10:	f04f 30ff 	mov.w	r0, #4294967295
 8000b14:	f7ff ff8e 	bl	8000a34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b18:	4b05      	ldr	r3, [pc, #20]	; (8000b30 <SysTick_Config+0x40>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b1e:	4b04      	ldr	r3, [pc, #16]	; (8000b30 <SysTick_Config+0x40>)
 8000b20:	2207      	movs	r2, #7
 8000b22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	e000e010 	.word	0xe000e010

08000b34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b3c:	6878      	ldr	r0, [r7, #4]
 8000b3e:	f7ff ff47 	bl	80009d0 <__NVIC_SetPriorityGrouping>
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b086      	sub	sp, #24
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	4603      	mov	r3, r0
 8000b52:	60b9      	str	r1, [r7, #8]
 8000b54:	607a      	str	r2, [r7, #4]
 8000b56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b5c:	f7ff ff5c 	bl	8000a18 <__NVIC_GetPriorityGrouping>
 8000b60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b62:	687a      	ldr	r2, [r7, #4]
 8000b64:	68b9      	ldr	r1, [r7, #8]
 8000b66:	6978      	ldr	r0, [r7, #20]
 8000b68:	f7ff ff8e 	bl	8000a88 <NVIC_EncodePriority>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b72:	4611      	mov	r1, r2
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff ff5d 	bl	8000a34 <__NVIC_SetPriority>
}
 8000b7a:	bf00      	nop
 8000b7c:	3718      	adds	r7, #24
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}

08000b82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b082      	sub	sp, #8
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b8a:	6878      	ldr	r0, [r7, #4]
 8000b8c:	f7ff ffb0 	bl	8000af0 <SysTick_Config>
 8000b90:	4603      	mov	r3, r0
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
	...

08000b9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b089      	sub	sp, #36	; 0x24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000baa:	2300      	movs	r3, #0
 8000bac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	61fb      	str	r3, [r7, #28]
 8000bb6:	e177      	b.n	8000ea8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000bb8:	2201      	movs	r2, #1
 8000bba:	69fb      	ldr	r3, [r7, #28]
 8000bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	697a      	ldr	r2, [r7, #20]
 8000bc8:	4013      	ands	r3, r2
 8000bca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000bcc:	693a      	ldr	r2, [r7, #16]
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	f040 8166 	bne.w	8000ea2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d00b      	beq.n	8000bf6 <HAL_GPIO_Init+0x5a>
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	2b02      	cmp	r3, #2
 8000be4:	d007      	beq.n	8000bf6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bea:	2b11      	cmp	r3, #17
 8000bec:	d003      	beq.n	8000bf6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	2b12      	cmp	r3, #18
 8000bf4:	d130      	bne.n	8000c58 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	689b      	ldr	r3, [r3, #8]
 8000bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000bfc:	69fb      	ldr	r3, [r7, #28]
 8000bfe:	005b      	lsls	r3, r3, #1
 8000c00:	2203      	movs	r2, #3
 8000c02:	fa02 f303 	lsl.w	r3, r2, r3
 8000c06:	43db      	mvns	r3, r3
 8000c08:	69ba      	ldr	r2, [r7, #24]
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	68da      	ldr	r2, [r3, #12]
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	005b      	lsls	r3, r3, #1
 8000c16:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1a:	69ba      	ldr	r2, [r7, #24]
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	69ba      	ldr	r2, [r7, #24]
 8000c24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	43db      	mvns	r3, r3
 8000c36:	69ba      	ldr	r2, [r7, #24]
 8000c38:	4013      	ands	r3, r2
 8000c3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	091b      	lsrs	r3, r3, #4
 8000c42:	f003 0201 	and.w	r2, r3, #1
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4c:	69ba      	ldr	r2, [r7, #24]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	69ba      	ldr	r2, [r7, #24]
 8000c56:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	68db      	ldr	r3, [r3, #12]
 8000c5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	2203      	movs	r2, #3
 8000c64:	fa02 f303 	lsl.w	r3, r2, r3
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	69ba      	ldr	r2, [r7, #24]
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	689a      	ldr	r2, [r3, #8]
 8000c74:	69fb      	ldr	r3, [r7, #28]
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7c:	69ba      	ldr	r2, [r7, #24]
 8000c7e:	4313      	orrs	r3, r2
 8000c80:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	69ba      	ldr	r2, [r7, #24]
 8000c86:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	2b02      	cmp	r3, #2
 8000c8e:	d003      	beq.n	8000c98 <HAL_GPIO_Init+0xfc>
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	2b12      	cmp	r3, #18
 8000c96:	d123      	bne.n	8000ce0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000c98:	69fb      	ldr	r3, [r7, #28]
 8000c9a:	08da      	lsrs	r2, r3, #3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	3208      	adds	r2, #8
 8000ca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	f003 0307 	and.w	r3, r3, #7
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	220f      	movs	r2, #15
 8000cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb4:	43db      	mvns	r3, r3
 8000cb6:	69ba      	ldr	r2, [r7, #24]
 8000cb8:	4013      	ands	r3, r2
 8000cba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	691a      	ldr	r2, [r3, #16]
 8000cc0:	69fb      	ldr	r3, [r7, #28]
 8000cc2:	f003 0307 	and.w	r3, r3, #7
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ccc:	69ba      	ldr	r2, [r7, #24]
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000cd2:	69fb      	ldr	r3, [r7, #28]
 8000cd4:	08da      	lsrs	r2, r3, #3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	3208      	adds	r2, #8
 8000cda:	69b9      	ldr	r1, [r7, #24]
 8000cdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	005b      	lsls	r3, r3, #1
 8000cea:	2203      	movs	r2, #3
 8000cec:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf0:	43db      	mvns	r3, r3
 8000cf2:	69ba      	ldr	r2, [r7, #24]
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	f003 0203 	and.w	r2, r3, #3
 8000d00:	69fb      	ldr	r3, [r7, #28]
 8000d02:	005b      	lsls	r3, r3, #1
 8000d04:	fa02 f303 	lsl.w	r3, r2, r3
 8000d08:	69ba      	ldr	r2, [r7, #24]
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	69ba      	ldr	r2, [r7, #24]
 8000d12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	f000 80c0 	beq.w	8000ea2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	60fb      	str	r3, [r7, #12]
 8000d26:	4b65      	ldr	r3, [pc, #404]	; (8000ebc <HAL_GPIO_Init+0x320>)
 8000d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d2a:	4a64      	ldr	r2, [pc, #400]	; (8000ebc <HAL_GPIO_Init+0x320>)
 8000d2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d30:	6453      	str	r3, [r2, #68]	; 0x44
 8000d32:	4b62      	ldr	r3, [pc, #392]	; (8000ebc <HAL_GPIO_Init+0x320>)
 8000d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d3a:	60fb      	str	r3, [r7, #12]
 8000d3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d3e:	4a60      	ldr	r2, [pc, #384]	; (8000ec0 <HAL_GPIO_Init+0x324>)
 8000d40:	69fb      	ldr	r3, [r7, #28]
 8000d42:	089b      	lsrs	r3, r3, #2
 8000d44:	3302      	adds	r3, #2
 8000d46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d4c:	69fb      	ldr	r3, [r7, #28]
 8000d4e:	f003 0303 	and.w	r3, r3, #3
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	220f      	movs	r2, #15
 8000d56:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5a:	43db      	mvns	r3, r3
 8000d5c:	69ba      	ldr	r2, [r7, #24]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4a57      	ldr	r2, [pc, #348]	; (8000ec4 <HAL_GPIO_Init+0x328>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d037      	beq.n	8000dda <HAL_GPIO_Init+0x23e>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4a56      	ldr	r2, [pc, #344]	; (8000ec8 <HAL_GPIO_Init+0x32c>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d031      	beq.n	8000dd6 <HAL_GPIO_Init+0x23a>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4a55      	ldr	r2, [pc, #340]	; (8000ecc <HAL_GPIO_Init+0x330>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d02b      	beq.n	8000dd2 <HAL_GPIO_Init+0x236>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4a54      	ldr	r2, [pc, #336]	; (8000ed0 <HAL_GPIO_Init+0x334>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d025      	beq.n	8000dce <HAL_GPIO_Init+0x232>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4a53      	ldr	r2, [pc, #332]	; (8000ed4 <HAL_GPIO_Init+0x338>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d01f      	beq.n	8000dca <HAL_GPIO_Init+0x22e>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4a52      	ldr	r2, [pc, #328]	; (8000ed8 <HAL_GPIO_Init+0x33c>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d019      	beq.n	8000dc6 <HAL_GPIO_Init+0x22a>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a51      	ldr	r2, [pc, #324]	; (8000edc <HAL_GPIO_Init+0x340>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d013      	beq.n	8000dc2 <HAL_GPIO_Init+0x226>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4a50      	ldr	r2, [pc, #320]	; (8000ee0 <HAL_GPIO_Init+0x344>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d00d      	beq.n	8000dbe <HAL_GPIO_Init+0x222>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4a4f      	ldr	r2, [pc, #316]	; (8000ee4 <HAL_GPIO_Init+0x348>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d007      	beq.n	8000dba <HAL_GPIO_Init+0x21e>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4a4e      	ldr	r2, [pc, #312]	; (8000ee8 <HAL_GPIO_Init+0x34c>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d101      	bne.n	8000db6 <HAL_GPIO_Init+0x21a>
 8000db2:	2309      	movs	r3, #9
 8000db4:	e012      	b.n	8000ddc <HAL_GPIO_Init+0x240>
 8000db6:	230a      	movs	r3, #10
 8000db8:	e010      	b.n	8000ddc <HAL_GPIO_Init+0x240>
 8000dba:	2308      	movs	r3, #8
 8000dbc:	e00e      	b.n	8000ddc <HAL_GPIO_Init+0x240>
 8000dbe:	2307      	movs	r3, #7
 8000dc0:	e00c      	b.n	8000ddc <HAL_GPIO_Init+0x240>
 8000dc2:	2306      	movs	r3, #6
 8000dc4:	e00a      	b.n	8000ddc <HAL_GPIO_Init+0x240>
 8000dc6:	2305      	movs	r3, #5
 8000dc8:	e008      	b.n	8000ddc <HAL_GPIO_Init+0x240>
 8000dca:	2304      	movs	r3, #4
 8000dcc:	e006      	b.n	8000ddc <HAL_GPIO_Init+0x240>
 8000dce:	2303      	movs	r3, #3
 8000dd0:	e004      	b.n	8000ddc <HAL_GPIO_Init+0x240>
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	e002      	b.n	8000ddc <HAL_GPIO_Init+0x240>
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e000      	b.n	8000ddc <HAL_GPIO_Init+0x240>
 8000dda:	2300      	movs	r3, #0
 8000ddc:	69fa      	ldr	r2, [r7, #28]
 8000dde:	f002 0203 	and.w	r2, r2, #3
 8000de2:	0092      	lsls	r2, r2, #2
 8000de4:	4093      	lsls	r3, r2
 8000de6:	69ba      	ldr	r2, [r7, #24]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000dec:	4934      	ldr	r1, [pc, #208]	; (8000ec0 <HAL_GPIO_Init+0x324>)
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	089b      	lsrs	r3, r3, #2
 8000df2:	3302      	adds	r3, #2
 8000df4:	69ba      	ldr	r2, [r7, #24]
 8000df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000dfa:	4b3c      	ldr	r3, [pc, #240]	; (8000eec <HAL_GPIO_Init+0x350>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	43db      	mvns	r3, r3
 8000e04:	69ba      	ldr	r2, [r7, #24]
 8000e06:	4013      	ands	r3, r2
 8000e08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d003      	beq.n	8000e1e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000e16:	69ba      	ldr	r2, [r7, #24]
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000e1e:	4a33      	ldr	r2, [pc, #204]	; (8000eec <HAL_GPIO_Init+0x350>)
 8000e20:	69bb      	ldr	r3, [r7, #24]
 8000e22:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000e24:	4b31      	ldr	r3, [pc, #196]	; (8000eec <HAL_GPIO_Init+0x350>)
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	43db      	mvns	r3, r3
 8000e2e:	69ba      	ldr	r2, [r7, #24]
 8000e30:	4013      	ands	r3, r2
 8000e32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d003      	beq.n	8000e48 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000e40:	69ba      	ldr	r2, [r7, #24]
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000e48:	4a28      	ldr	r2, [pc, #160]	; (8000eec <HAL_GPIO_Init+0x350>)
 8000e4a:	69bb      	ldr	r3, [r7, #24]
 8000e4c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e4e:	4b27      	ldr	r3, [pc, #156]	; (8000eec <HAL_GPIO_Init+0x350>)
 8000e50:	689b      	ldr	r3, [r3, #8]
 8000e52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	43db      	mvns	r3, r3
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d003      	beq.n	8000e72 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000e6a:	69ba      	ldr	r2, [r7, #24]
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000e72:	4a1e      	ldr	r2, [pc, #120]	; (8000eec <HAL_GPIO_Init+0x350>)
 8000e74:	69bb      	ldr	r3, [r7, #24]
 8000e76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e78:	4b1c      	ldr	r3, [pc, #112]	; (8000eec <HAL_GPIO_Init+0x350>)
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	43db      	mvns	r3, r3
 8000e82:	69ba      	ldr	r2, [r7, #24]
 8000e84:	4013      	ands	r3, r2
 8000e86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d003      	beq.n	8000e9c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000e94:	69ba      	ldr	r2, [r7, #24]
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000e9c:	4a13      	ldr	r2, [pc, #76]	; (8000eec <HAL_GPIO_Init+0x350>)
 8000e9e:	69bb      	ldr	r3, [r7, #24]
 8000ea0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	61fb      	str	r3, [r7, #28]
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	2b0f      	cmp	r3, #15
 8000eac:	f67f ae84 	bls.w	8000bb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000eb0:	bf00      	nop
 8000eb2:	3724      	adds	r7, #36	; 0x24
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	40023800 	.word	0x40023800
 8000ec0:	40013800 	.word	0x40013800
 8000ec4:	40020000 	.word	0x40020000
 8000ec8:	40020400 	.word	0x40020400
 8000ecc:	40020800 	.word	0x40020800
 8000ed0:	40020c00 	.word	0x40020c00
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	40021400 	.word	0x40021400
 8000edc:	40021800 	.word	0x40021800
 8000ee0:	40021c00 	.word	0x40021c00
 8000ee4:	40022000 	.word	0x40022000
 8000ee8:	40022400 	.word	0x40022400
 8000eec:	40013c00 	.word	0x40013c00

08000ef0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	460b      	mov	r3, r1
 8000efa:	807b      	strh	r3, [r7, #2]
 8000efc:	4613      	mov	r3, r2
 8000efe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f00:	787b      	ldrb	r3, [r7, #1]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d003      	beq.n	8000f0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f06:	887a      	ldrh	r2, [r7, #2]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000f0c:	e003      	b.n	8000f16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000f0e:	887b      	ldrh	r3, [r7, #2]
 8000f10:	041a      	lsls	r2, r3, #16
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	619a      	str	r2, [r3, #24]
}
 8000f16:	bf00      	nop
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	695a      	ldr	r2, [r3, #20]
 8000f32:	887b      	ldrh	r3, [r7, #2]
 8000f34:	401a      	ands	r2, r3
 8000f36:	887b      	ldrh	r3, [r7, #2]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	d104      	bne.n	8000f46 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000f3c:	887b      	ldrh	r3, [r7, #2]
 8000f3e:	041a      	lsls	r2, r3, #16
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8000f44:	e002      	b.n	8000f4c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8000f46:	887a      	ldrh	r2, [r7, #2]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	619a      	str	r2, [r3, #24]
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr

08000f58 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d101      	bne.n	8000f6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e25b      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d075      	beq.n	8001062 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f76:	4ba3      	ldr	r3, [pc, #652]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	f003 030c 	and.w	r3, r3, #12
 8000f7e:	2b04      	cmp	r3, #4
 8000f80:	d00c      	beq.n	8000f9c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f82:	4ba0      	ldr	r3, [pc, #640]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f8a:	2b08      	cmp	r3, #8
 8000f8c:	d112      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f8e:	4b9d      	ldr	r3, [pc, #628]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000f9a:	d10b      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f9c:	4b99      	ldr	r3, [pc, #612]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d05b      	beq.n	8001060 <HAL_RCC_OscConfig+0x108>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d157      	bne.n	8001060 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	e236      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fbc:	d106      	bne.n	8000fcc <HAL_RCC_OscConfig+0x74>
 8000fbe:	4b91      	ldr	r3, [pc, #580]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a90      	ldr	r2, [pc, #576]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8000fc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fc8:	6013      	str	r3, [r2, #0]
 8000fca:	e01d      	b.n	8001008 <HAL_RCC_OscConfig+0xb0>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000fd4:	d10c      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x98>
 8000fd6:	4b8b      	ldr	r3, [pc, #556]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a8a      	ldr	r2, [pc, #552]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8000fdc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fe0:	6013      	str	r3, [r2, #0]
 8000fe2:	4b88      	ldr	r3, [pc, #544]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a87      	ldr	r2, [pc, #540]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8000fe8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fec:	6013      	str	r3, [r2, #0]
 8000fee:	e00b      	b.n	8001008 <HAL_RCC_OscConfig+0xb0>
 8000ff0:	4b84      	ldr	r3, [pc, #528]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a83      	ldr	r2, [pc, #524]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8000ff6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ffa:	6013      	str	r3, [r2, #0]
 8000ffc:	4b81      	ldr	r3, [pc, #516]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a80      	ldr	r2, [pc, #512]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8001002:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001006:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d013      	beq.n	8001038 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001010:	f7ff fcb0 	bl	8000974 <HAL_GetTick>
 8001014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001016:	e008      	b.n	800102a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001018:	f7ff fcac 	bl	8000974 <HAL_GetTick>
 800101c:	4602      	mov	r2, r0
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	2b64      	cmp	r3, #100	; 0x64
 8001024:	d901      	bls.n	800102a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001026:	2303      	movs	r3, #3
 8001028:	e1fb      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800102a:	4b76      	ldr	r3, [pc, #472]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d0f0      	beq.n	8001018 <HAL_RCC_OscConfig+0xc0>
 8001036:	e014      	b.n	8001062 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001038:	f7ff fc9c 	bl	8000974 <HAL_GetTick>
 800103c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800103e:	e008      	b.n	8001052 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001040:	f7ff fc98 	bl	8000974 <HAL_GetTick>
 8001044:	4602      	mov	r2, r0
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	2b64      	cmp	r3, #100	; 0x64
 800104c:	d901      	bls.n	8001052 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800104e:	2303      	movs	r3, #3
 8001050:	e1e7      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001052:	4b6c      	ldr	r3, [pc, #432]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800105a:	2b00      	cmp	r3, #0
 800105c:	d1f0      	bne.n	8001040 <HAL_RCC_OscConfig+0xe8>
 800105e:	e000      	b.n	8001062 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001060:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	2b00      	cmp	r3, #0
 800106c:	d063      	beq.n	8001136 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800106e:	4b65      	ldr	r3, [pc, #404]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	f003 030c 	and.w	r3, r3, #12
 8001076:	2b00      	cmp	r3, #0
 8001078:	d00b      	beq.n	8001092 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800107a:	4b62      	ldr	r3, [pc, #392]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001082:	2b08      	cmp	r3, #8
 8001084:	d11c      	bne.n	80010c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001086:	4b5f      	ldr	r3, [pc, #380]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800108e:	2b00      	cmp	r3, #0
 8001090:	d116      	bne.n	80010c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001092:	4b5c      	ldr	r3, [pc, #368]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d005      	beq.n	80010aa <HAL_RCC_OscConfig+0x152>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	68db      	ldr	r3, [r3, #12]
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d001      	beq.n	80010aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e1bb      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010aa:	4b56      	ldr	r3, [pc, #344]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	691b      	ldr	r3, [r3, #16]
 80010b6:	00db      	lsls	r3, r3, #3
 80010b8:	4952      	ldr	r1, [pc, #328]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 80010ba:	4313      	orrs	r3, r2
 80010bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010be:	e03a      	b.n	8001136 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d020      	beq.n	800110a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010c8:	4b4f      	ldr	r3, [pc, #316]	; (8001208 <HAL_RCC_OscConfig+0x2b0>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010ce:	f7ff fc51 	bl	8000974 <HAL_GetTick>
 80010d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010d4:	e008      	b.n	80010e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010d6:	f7ff fc4d 	bl	8000974 <HAL_GetTick>
 80010da:	4602      	mov	r2, r0
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d901      	bls.n	80010e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80010e4:	2303      	movs	r3, #3
 80010e6:	e19c      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010e8:	4b46      	ldr	r3, [pc, #280]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 0302 	and.w	r3, r3, #2
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d0f0      	beq.n	80010d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010f4:	4b43      	ldr	r3, [pc, #268]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	691b      	ldr	r3, [r3, #16]
 8001100:	00db      	lsls	r3, r3, #3
 8001102:	4940      	ldr	r1, [pc, #256]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 8001104:	4313      	orrs	r3, r2
 8001106:	600b      	str	r3, [r1, #0]
 8001108:	e015      	b.n	8001136 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800110a:	4b3f      	ldr	r3, [pc, #252]	; (8001208 <HAL_RCC_OscConfig+0x2b0>)
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001110:	f7ff fc30 	bl	8000974 <HAL_GetTick>
 8001114:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001116:	e008      	b.n	800112a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001118:	f7ff fc2c 	bl	8000974 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b02      	cmp	r3, #2
 8001124:	d901      	bls.n	800112a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001126:	2303      	movs	r3, #3
 8001128:	e17b      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800112a:	4b36      	ldr	r3, [pc, #216]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	2b00      	cmp	r3, #0
 8001134:	d1f0      	bne.n	8001118 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 0308 	and.w	r3, r3, #8
 800113e:	2b00      	cmp	r3, #0
 8001140:	d030      	beq.n	80011a4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	695b      	ldr	r3, [r3, #20]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d016      	beq.n	8001178 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800114a:	4b30      	ldr	r3, [pc, #192]	; (800120c <HAL_RCC_OscConfig+0x2b4>)
 800114c:	2201      	movs	r2, #1
 800114e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001150:	f7ff fc10 	bl	8000974 <HAL_GetTick>
 8001154:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001156:	e008      	b.n	800116a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001158:	f7ff fc0c 	bl	8000974 <HAL_GetTick>
 800115c:	4602      	mov	r2, r0
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	2b02      	cmp	r3, #2
 8001164:	d901      	bls.n	800116a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001166:	2303      	movs	r3, #3
 8001168:	e15b      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800116a:	4b26      	ldr	r3, [pc, #152]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 800116c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800116e:	f003 0302 	and.w	r3, r3, #2
 8001172:	2b00      	cmp	r3, #0
 8001174:	d0f0      	beq.n	8001158 <HAL_RCC_OscConfig+0x200>
 8001176:	e015      	b.n	80011a4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001178:	4b24      	ldr	r3, [pc, #144]	; (800120c <HAL_RCC_OscConfig+0x2b4>)
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800117e:	f7ff fbf9 	bl	8000974 <HAL_GetTick>
 8001182:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001184:	e008      	b.n	8001198 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001186:	f7ff fbf5 	bl	8000974 <HAL_GetTick>
 800118a:	4602      	mov	r2, r0
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	2b02      	cmp	r3, #2
 8001192:	d901      	bls.n	8001198 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001194:	2303      	movs	r3, #3
 8001196:	e144      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001198:	4b1a      	ldr	r3, [pc, #104]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 800119a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800119c:	f003 0302 	and.w	r3, r3, #2
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d1f0      	bne.n	8001186 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f003 0304 	and.w	r3, r3, #4
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	f000 80a0 	beq.w	80012f2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011b2:	2300      	movs	r3, #0
 80011b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011b6:	4b13      	ldr	r3, [pc, #76]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 80011b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d10f      	bne.n	80011e2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	60bb      	str	r3, [r7, #8]
 80011c6:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 80011c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ca:	4a0e      	ldr	r2, [pc, #56]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 80011cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011d0:	6413      	str	r3, [r2, #64]	; 0x40
 80011d2:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <HAL_RCC_OscConfig+0x2ac>)
 80011d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011da:	60bb      	str	r3, [r7, #8]
 80011dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011de:	2301      	movs	r3, #1
 80011e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011e2:	4b0b      	ldr	r3, [pc, #44]	; (8001210 <HAL_RCC_OscConfig+0x2b8>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d121      	bne.n	8001232 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011ee:	4b08      	ldr	r3, [pc, #32]	; (8001210 <HAL_RCC_OscConfig+0x2b8>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a07      	ldr	r2, [pc, #28]	; (8001210 <HAL_RCC_OscConfig+0x2b8>)
 80011f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011fa:	f7ff fbbb 	bl	8000974 <HAL_GetTick>
 80011fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001200:	e011      	b.n	8001226 <HAL_RCC_OscConfig+0x2ce>
 8001202:	bf00      	nop
 8001204:	40023800 	.word	0x40023800
 8001208:	42470000 	.word	0x42470000
 800120c:	42470e80 	.word	0x42470e80
 8001210:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001214:	f7ff fbae 	bl	8000974 <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b02      	cmp	r3, #2
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e0fd      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001226:	4b81      	ldr	r3, [pc, #516]	; (800142c <HAL_RCC_OscConfig+0x4d4>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800122e:	2b00      	cmp	r3, #0
 8001230:	d0f0      	beq.n	8001214 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d106      	bne.n	8001248 <HAL_RCC_OscConfig+0x2f0>
 800123a:	4b7d      	ldr	r3, [pc, #500]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 800123c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800123e:	4a7c      	ldr	r2, [pc, #496]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 8001240:	f043 0301 	orr.w	r3, r3, #1
 8001244:	6713      	str	r3, [r2, #112]	; 0x70
 8001246:	e01c      	b.n	8001282 <HAL_RCC_OscConfig+0x32a>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	2b05      	cmp	r3, #5
 800124e:	d10c      	bne.n	800126a <HAL_RCC_OscConfig+0x312>
 8001250:	4b77      	ldr	r3, [pc, #476]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 8001252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001254:	4a76      	ldr	r2, [pc, #472]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 8001256:	f043 0304 	orr.w	r3, r3, #4
 800125a:	6713      	str	r3, [r2, #112]	; 0x70
 800125c:	4b74      	ldr	r3, [pc, #464]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 800125e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001260:	4a73      	ldr	r2, [pc, #460]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 8001262:	f043 0301 	orr.w	r3, r3, #1
 8001266:	6713      	str	r3, [r2, #112]	; 0x70
 8001268:	e00b      	b.n	8001282 <HAL_RCC_OscConfig+0x32a>
 800126a:	4b71      	ldr	r3, [pc, #452]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 800126c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800126e:	4a70      	ldr	r2, [pc, #448]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 8001270:	f023 0301 	bic.w	r3, r3, #1
 8001274:	6713      	str	r3, [r2, #112]	; 0x70
 8001276:	4b6e      	ldr	r3, [pc, #440]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 8001278:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800127a:	4a6d      	ldr	r2, [pc, #436]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 800127c:	f023 0304 	bic.w	r3, r3, #4
 8001280:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d015      	beq.n	80012b6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800128a:	f7ff fb73 	bl	8000974 <HAL_GetTick>
 800128e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001290:	e00a      	b.n	80012a8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001292:	f7ff fb6f 	bl	8000974 <HAL_GetTick>
 8001296:	4602      	mov	r2, r0
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	f241 3288 	movw	r2, #5000	; 0x1388
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d901      	bls.n	80012a8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e0bc      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012a8:	4b61      	ldr	r3, [pc, #388]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 80012aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012ac:	f003 0302 	and.w	r3, r3, #2
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d0ee      	beq.n	8001292 <HAL_RCC_OscConfig+0x33a>
 80012b4:	e014      	b.n	80012e0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012b6:	f7ff fb5d 	bl	8000974 <HAL_GetTick>
 80012ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012bc:	e00a      	b.n	80012d4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012be:	f7ff fb59 	bl	8000974 <HAL_GetTick>
 80012c2:	4602      	mov	r2, r0
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d901      	bls.n	80012d4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e0a6      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012d4:	4b56      	ldr	r3, [pc, #344]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 80012d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012d8:	f003 0302 	and.w	r3, r3, #2
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d1ee      	bne.n	80012be <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80012e0:	7dfb      	ldrb	r3, [r7, #23]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d105      	bne.n	80012f2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012e6:	4b52      	ldr	r3, [pc, #328]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 80012e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ea:	4a51      	ldr	r2, [pc, #324]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 80012ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012f0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	f000 8092 	beq.w	8001420 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80012fc:	4b4c      	ldr	r3, [pc, #304]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	f003 030c 	and.w	r3, r3, #12
 8001304:	2b08      	cmp	r3, #8
 8001306:	d05c      	beq.n	80013c2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	2b02      	cmp	r3, #2
 800130e:	d141      	bne.n	8001394 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001310:	4b48      	ldr	r3, [pc, #288]	; (8001434 <HAL_RCC_OscConfig+0x4dc>)
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001316:	f7ff fb2d 	bl	8000974 <HAL_GetTick>
 800131a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800131c:	e008      	b.n	8001330 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800131e:	f7ff fb29 	bl	8000974 <HAL_GetTick>
 8001322:	4602      	mov	r2, r0
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	2b02      	cmp	r3, #2
 800132a:	d901      	bls.n	8001330 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800132c:	2303      	movs	r3, #3
 800132e:	e078      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001330:	4b3f      	ldr	r3, [pc, #252]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001338:	2b00      	cmp	r3, #0
 800133a:	d1f0      	bne.n	800131e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	69da      	ldr	r2, [r3, #28]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a1b      	ldr	r3, [r3, #32]
 8001344:	431a      	orrs	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800134a:	019b      	lsls	r3, r3, #6
 800134c:	431a      	orrs	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001352:	085b      	lsrs	r3, r3, #1
 8001354:	3b01      	subs	r3, #1
 8001356:	041b      	lsls	r3, r3, #16
 8001358:	431a      	orrs	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800135e:	061b      	lsls	r3, r3, #24
 8001360:	4933      	ldr	r1, [pc, #204]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 8001362:	4313      	orrs	r3, r2
 8001364:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001366:	4b33      	ldr	r3, [pc, #204]	; (8001434 <HAL_RCC_OscConfig+0x4dc>)
 8001368:	2201      	movs	r2, #1
 800136a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136c:	f7ff fb02 	bl	8000974 <HAL_GetTick>
 8001370:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001372:	e008      	b.n	8001386 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001374:	f7ff fafe 	bl	8000974 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b02      	cmp	r3, #2
 8001380:	d901      	bls.n	8001386 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e04d      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001386:	4b2a      	ldr	r3, [pc, #168]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d0f0      	beq.n	8001374 <HAL_RCC_OscConfig+0x41c>
 8001392:	e045      	b.n	8001420 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001394:	4b27      	ldr	r3, [pc, #156]	; (8001434 <HAL_RCC_OscConfig+0x4dc>)
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800139a:	f7ff faeb 	bl	8000974 <HAL_GetTick>
 800139e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013a0:	e008      	b.n	80013b4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013a2:	f7ff fae7 	bl	8000974 <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d901      	bls.n	80013b4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80013b0:	2303      	movs	r3, #3
 80013b2:	e036      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013b4:	4b1e      	ldr	r3, [pc, #120]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d1f0      	bne.n	80013a2 <HAL_RCC_OscConfig+0x44a>
 80013c0:	e02e      	b.n	8001420 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	699b      	ldr	r3, [r3, #24]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d101      	bne.n	80013ce <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e029      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80013ce:	4b18      	ldr	r3, [pc, #96]	; (8001430 <HAL_RCC_OscConfig+0x4d8>)
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	69db      	ldr	r3, [r3, #28]
 80013de:	429a      	cmp	r2, r3
 80013e0:	d11c      	bne.n	800141c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d115      	bne.n	800141c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80013f6:	4013      	ands	r3, r2
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d10d      	bne.n	800141c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800140a:	429a      	cmp	r2, r3
 800140c:	d106      	bne.n	800141c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001418:	429a      	cmp	r2, r3
 800141a:	d001      	beq.n	8001420 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	e000      	b.n	8001422 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001420:	2300      	movs	r3, #0
}
 8001422:	4618      	mov	r0, r3
 8001424:	3718      	adds	r7, #24
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40007000 	.word	0x40007000
 8001430:	40023800 	.word	0x40023800
 8001434:	42470060 	.word	0x42470060

08001438 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d101      	bne.n	800144c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	e0cc      	b.n	80015e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800144c:	4b68      	ldr	r3, [pc, #416]	; (80015f0 <HAL_RCC_ClockConfig+0x1b8>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 030f 	and.w	r3, r3, #15
 8001454:	683a      	ldr	r2, [r7, #0]
 8001456:	429a      	cmp	r2, r3
 8001458:	d90c      	bls.n	8001474 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800145a:	4b65      	ldr	r3, [pc, #404]	; (80015f0 <HAL_RCC_ClockConfig+0x1b8>)
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	b2d2      	uxtb	r2, r2
 8001460:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001462:	4b63      	ldr	r3, [pc, #396]	; (80015f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 030f 	and.w	r3, r3, #15
 800146a:	683a      	ldr	r2, [r7, #0]
 800146c:	429a      	cmp	r2, r3
 800146e:	d001      	beq.n	8001474 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	e0b8      	b.n	80015e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f003 0302 	and.w	r3, r3, #2
 800147c:	2b00      	cmp	r3, #0
 800147e:	d020      	beq.n	80014c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 0304 	and.w	r3, r3, #4
 8001488:	2b00      	cmp	r3, #0
 800148a:	d005      	beq.n	8001498 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800148c:	4b59      	ldr	r3, [pc, #356]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	4a58      	ldr	r2, [pc, #352]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001492:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001496:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 0308 	and.w	r3, r3, #8
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d005      	beq.n	80014b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014a4:	4b53      	ldr	r3, [pc, #332]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	4a52      	ldr	r2, [pc, #328]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 80014aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80014ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014b0:	4b50      	ldr	r3, [pc, #320]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	494d      	ldr	r1, [pc, #308]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 80014be:	4313      	orrs	r3, r2
 80014c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d044      	beq.n	8001558 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d107      	bne.n	80014e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014d6:	4b47      	ldr	r3, [pc, #284]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d119      	bne.n	8001516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e07f      	b.n	80015e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d003      	beq.n	80014f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014f2:	2b03      	cmp	r3, #3
 80014f4:	d107      	bne.n	8001506 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014f6:	4b3f      	ldr	r3, [pc, #252]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d109      	bne.n	8001516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e06f      	b.n	80015e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001506:	4b3b      	ldr	r3, [pc, #236]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d101      	bne.n	8001516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e067      	b.n	80015e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001516:	4b37      	ldr	r3, [pc, #220]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	f023 0203 	bic.w	r2, r3, #3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	4934      	ldr	r1, [pc, #208]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001524:	4313      	orrs	r3, r2
 8001526:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001528:	f7ff fa24 	bl	8000974 <HAL_GetTick>
 800152c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800152e:	e00a      	b.n	8001546 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001530:	f7ff fa20 	bl	8000974 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	f241 3288 	movw	r2, #5000	; 0x1388
 800153e:	4293      	cmp	r3, r2
 8001540:	d901      	bls.n	8001546 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e04f      	b.n	80015e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001546:	4b2b      	ldr	r3, [pc, #172]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f003 020c 	and.w	r2, r3, #12
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	429a      	cmp	r2, r3
 8001556:	d1eb      	bne.n	8001530 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001558:	4b25      	ldr	r3, [pc, #148]	; (80015f0 <HAL_RCC_ClockConfig+0x1b8>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 030f 	and.w	r3, r3, #15
 8001560:	683a      	ldr	r2, [r7, #0]
 8001562:	429a      	cmp	r2, r3
 8001564:	d20c      	bcs.n	8001580 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001566:	4b22      	ldr	r3, [pc, #136]	; (80015f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	b2d2      	uxtb	r2, r2
 800156c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800156e:	4b20      	ldr	r3, [pc, #128]	; (80015f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 030f 	and.w	r3, r3, #15
 8001576:	683a      	ldr	r2, [r7, #0]
 8001578:	429a      	cmp	r2, r3
 800157a:	d001      	beq.n	8001580 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e032      	b.n	80015e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0304 	and.w	r3, r3, #4
 8001588:	2b00      	cmp	r3, #0
 800158a:	d008      	beq.n	800159e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800158c:	4b19      	ldr	r3, [pc, #100]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	4916      	ldr	r1, [pc, #88]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 800159a:	4313      	orrs	r3, r2
 800159c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0308 	and.w	r3, r3, #8
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d009      	beq.n	80015be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015aa:	4b12      	ldr	r3, [pc, #72]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	691b      	ldr	r3, [r3, #16]
 80015b6:	00db      	lsls	r3, r3, #3
 80015b8:	490e      	ldr	r1, [pc, #56]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 80015ba:	4313      	orrs	r3, r2
 80015bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80015be:	f000 f821 	bl	8001604 <HAL_RCC_GetSysClockFreq>
 80015c2:	4601      	mov	r1, r0
 80015c4:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <HAL_RCC_ClockConfig+0x1bc>)
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	091b      	lsrs	r3, r3, #4
 80015ca:	f003 030f 	and.w	r3, r3, #15
 80015ce:	4a0a      	ldr	r2, [pc, #40]	; (80015f8 <HAL_RCC_ClockConfig+0x1c0>)
 80015d0:	5cd3      	ldrb	r3, [r2, r3]
 80015d2:	fa21 f303 	lsr.w	r3, r1, r3
 80015d6:	4a09      	ldr	r2, [pc, #36]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 80015d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80015da:	4b09      	ldr	r3, [pc, #36]	; (8001600 <HAL_RCC_ClockConfig+0x1c8>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff f984 	bl	80008ec <HAL_InitTick>

  return HAL_OK;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3710      	adds	r7, #16
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40023c00 	.word	0x40023c00
 80015f4:	40023800 	.word	0x40023800
 80015f8:	08003768 	.word	0x08003768
 80015fc:	20000000 	.word	0x20000000
 8001600:	20000004 	.word	0x20000004

08001604 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800160a:	2300      	movs	r3, #0
 800160c:	607b      	str	r3, [r7, #4]
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	2300      	movs	r3, #0
 8001614:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001616:	2300      	movs	r3, #0
 8001618:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800161a:	4b50      	ldr	r3, [pc, #320]	; (800175c <HAL_RCC_GetSysClockFreq+0x158>)
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	f003 030c 	and.w	r3, r3, #12
 8001622:	2b04      	cmp	r3, #4
 8001624:	d007      	beq.n	8001636 <HAL_RCC_GetSysClockFreq+0x32>
 8001626:	2b08      	cmp	r3, #8
 8001628:	d008      	beq.n	800163c <HAL_RCC_GetSysClockFreq+0x38>
 800162a:	2b00      	cmp	r3, #0
 800162c:	f040 808d 	bne.w	800174a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001630:	4b4b      	ldr	r3, [pc, #300]	; (8001760 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001632:	60bb      	str	r3, [r7, #8]
       break;
 8001634:	e08c      	b.n	8001750 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001636:	4b4b      	ldr	r3, [pc, #300]	; (8001764 <HAL_RCC_GetSysClockFreq+0x160>)
 8001638:	60bb      	str	r3, [r7, #8]
      break;
 800163a:	e089      	b.n	8001750 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800163c:	4b47      	ldr	r3, [pc, #284]	; (800175c <HAL_RCC_GetSysClockFreq+0x158>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001644:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001646:	4b45      	ldr	r3, [pc, #276]	; (800175c <HAL_RCC_GetSysClockFreq+0x158>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d023      	beq.n	800169a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001652:	4b42      	ldr	r3, [pc, #264]	; (800175c <HAL_RCC_GetSysClockFreq+0x158>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	099b      	lsrs	r3, r3, #6
 8001658:	f04f 0400 	mov.w	r4, #0
 800165c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001660:	f04f 0200 	mov.w	r2, #0
 8001664:	ea03 0501 	and.w	r5, r3, r1
 8001668:	ea04 0602 	and.w	r6, r4, r2
 800166c:	4a3d      	ldr	r2, [pc, #244]	; (8001764 <HAL_RCC_GetSysClockFreq+0x160>)
 800166e:	fb02 f106 	mul.w	r1, r2, r6
 8001672:	2200      	movs	r2, #0
 8001674:	fb02 f205 	mul.w	r2, r2, r5
 8001678:	440a      	add	r2, r1
 800167a:	493a      	ldr	r1, [pc, #232]	; (8001764 <HAL_RCC_GetSysClockFreq+0x160>)
 800167c:	fba5 0101 	umull	r0, r1, r5, r1
 8001680:	1853      	adds	r3, r2, r1
 8001682:	4619      	mov	r1, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f04f 0400 	mov.w	r4, #0
 800168a:	461a      	mov	r2, r3
 800168c:	4623      	mov	r3, r4
 800168e:	f7fe fdaf 	bl	80001f0 <__aeabi_uldivmod>
 8001692:	4603      	mov	r3, r0
 8001694:	460c      	mov	r4, r1
 8001696:	60fb      	str	r3, [r7, #12]
 8001698:	e049      	b.n	800172e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800169a:	4b30      	ldr	r3, [pc, #192]	; (800175c <HAL_RCC_GetSysClockFreq+0x158>)
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	099b      	lsrs	r3, r3, #6
 80016a0:	f04f 0400 	mov.w	r4, #0
 80016a4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80016a8:	f04f 0200 	mov.w	r2, #0
 80016ac:	ea03 0501 	and.w	r5, r3, r1
 80016b0:	ea04 0602 	and.w	r6, r4, r2
 80016b4:	4629      	mov	r1, r5
 80016b6:	4632      	mov	r2, r6
 80016b8:	f04f 0300 	mov.w	r3, #0
 80016bc:	f04f 0400 	mov.w	r4, #0
 80016c0:	0154      	lsls	r4, r2, #5
 80016c2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80016c6:	014b      	lsls	r3, r1, #5
 80016c8:	4619      	mov	r1, r3
 80016ca:	4622      	mov	r2, r4
 80016cc:	1b49      	subs	r1, r1, r5
 80016ce:	eb62 0206 	sbc.w	r2, r2, r6
 80016d2:	f04f 0300 	mov.w	r3, #0
 80016d6:	f04f 0400 	mov.w	r4, #0
 80016da:	0194      	lsls	r4, r2, #6
 80016dc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80016e0:	018b      	lsls	r3, r1, #6
 80016e2:	1a5b      	subs	r3, r3, r1
 80016e4:	eb64 0402 	sbc.w	r4, r4, r2
 80016e8:	f04f 0100 	mov.w	r1, #0
 80016ec:	f04f 0200 	mov.w	r2, #0
 80016f0:	00e2      	lsls	r2, r4, #3
 80016f2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80016f6:	00d9      	lsls	r1, r3, #3
 80016f8:	460b      	mov	r3, r1
 80016fa:	4614      	mov	r4, r2
 80016fc:	195b      	adds	r3, r3, r5
 80016fe:	eb44 0406 	adc.w	r4, r4, r6
 8001702:	f04f 0100 	mov.w	r1, #0
 8001706:	f04f 0200 	mov.w	r2, #0
 800170a:	02a2      	lsls	r2, r4, #10
 800170c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001710:	0299      	lsls	r1, r3, #10
 8001712:	460b      	mov	r3, r1
 8001714:	4614      	mov	r4, r2
 8001716:	4618      	mov	r0, r3
 8001718:	4621      	mov	r1, r4
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	f04f 0400 	mov.w	r4, #0
 8001720:	461a      	mov	r2, r3
 8001722:	4623      	mov	r3, r4
 8001724:	f7fe fd64 	bl	80001f0 <__aeabi_uldivmod>
 8001728:	4603      	mov	r3, r0
 800172a:	460c      	mov	r4, r1
 800172c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800172e:	4b0b      	ldr	r3, [pc, #44]	; (800175c <HAL_RCC_GetSysClockFreq+0x158>)
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	0c1b      	lsrs	r3, r3, #16
 8001734:	f003 0303 	and.w	r3, r3, #3
 8001738:	3301      	adds	r3, #1
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800173e:	68fa      	ldr	r2, [r7, #12]
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	fbb2 f3f3 	udiv	r3, r2, r3
 8001746:	60bb      	str	r3, [r7, #8]
      break;
 8001748:	e002      	b.n	8001750 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800174a:	4b05      	ldr	r3, [pc, #20]	; (8001760 <HAL_RCC_GetSysClockFreq+0x15c>)
 800174c:	60bb      	str	r3, [r7, #8]
      break;
 800174e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001750:	68bb      	ldr	r3, [r7, #8]
}
 8001752:	4618      	mov	r0, r3
 8001754:	3714      	adds	r7, #20
 8001756:	46bd      	mov	sp, r7
 8001758:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800175a:	bf00      	nop
 800175c:	40023800 	.word	0x40023800
 8001760:	00f42400 	.word	0x00f42400
 8001764:	017d7840 	.word	0x017d7840

08001768 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001772:	2300      	movs	r3, #0
 8001774:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001776:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800177a:	2b84      	cmp	r3, #132	; 0x84
 800177c:	d005      	beq.n	800178a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800177e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	4413      	add	r3, r2
 8001786:	3303      	adds	r3, #3
 8001788:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800178a:	68fb      	ldr	r3, [r7, #12]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3714      	adds	r7, #20
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800179c:	f000 fe88 	bl	80024b0 <vTaskStartScheduler>
  
  return osOK;
 80017a0:	2300      	movs	r3, #0
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80017a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017a8:	b089      	sub	sp, #36	; 0x24
 80017aa:	af04      	add	r7, sp, #16
 80017ac:	6078      	str	r0, [r7, #4]
 80017ae:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	695b      	ldr	r3, [r3, #20]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d020      	beq.n	80017fa <osThreadCreate+0x54>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d01c      	beq.n	80017fa <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685c      	ldr	r4, [r3, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681d      	ldr	r5, [r3, #0]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	691e      	ldr	r6, [r3, #16]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff ffc8 	bl	8001768 <makeFreeRtosPriority>
 80017d8:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	695b      	ldr	r3, [r3, #20]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80017e2:	9202      	str	r2, [sp, #8]
 80017e4:	9301      	str	r3, [sp, #4]
 80017e6:	9100      	str	r1, [sp, #0]
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	4632      	mov	r2, r6
 80017ec:	4629      	mov	r1, r5
 80017ee:	4620      	mov	r0, r4
 80017f0:	f000 fc9a 	bl	8002128 <xTaskCreateStatic>
 80017f4:	4603      	mov	r3, r0
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	e01c      	b.n	8001834 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685c      	ldr	r4, [r3, #4]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001806:	b29e      	uxth	r6, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff ffaa 	bl	8001768 <makeFreeRtosPriority>
 8001814:	4602      	mov	r2, r0
 8001816:	f107 030c 	add.w	r3, r7, #12
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	9200      	str	r2, [sp, #0]
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	4632      	mov	r2, r6
 8001822:	4629      	mov	r1, r5
 8001824:	4620      	mov	r0, r4
 8001826:	f000 fcd9 	bl	80021dc <xTaskCreate>
 800182a:	4603      	mov	r3, r0
 800182c:	2b01      	cmp	r3, #1
 800182e:	d001      	beq.n	8001834 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8001830:	2300      	movs	r3, #0
 8001832:	e000      	b.n	8001836 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001834:	68fb      	ldr	r3, [r7, #12]
}
 8001836:	4618      	mov	r0, r3
 8001838:	3714      	adds	r7, #20
 800183a:	46bd      	mov	sp, r7
 800183c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800183e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b084      	sub	sp, #16
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <osDelay+0x16>
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	e000      	b.n	8001856 <osDelay+0x18>
 8001854:	2301      	movs	r3, #1
 8001856:	4618      	mov	r0, r3
 8001858:	f000 fdf6 	bl	8002448 <vTaskDelay>
  
  return osOK;
 800185c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800185e:	4618      	mov	r0, r3
 8001860:	3710      	adds	r7, #16
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001866:	b480      	push	{r7}
 8001868:	b083      	sub	sp, #12
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f103 0208 	add.w	r2, r3, #8
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f04f 32ff 	mov.w	r2, #4294967295
 800187e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f103 0208 	add.w	r2, r3, #8
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	f103 0208 	add.w	r2, r3, #8
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800189a:	bf00      	nop
 800189c:	370c      	adds	r7, #12
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr

080018a6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80018a6:	b480      	push	{r7}
 80018a8:	b083      	sub	sp, #12
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2200      	movs	r2, #0
 80018b2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	689a      	ldr	r2, [r3, #8]
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	683a      	ldr	r2, [r7, #0]
 80018e4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	683a      	ldr	r2, [r7, #0]
 80018ea:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	1c5a      	adds	r2, r3, #1
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	601a      	str	r2, [r3, #0]
}
 80018fc:	bf00      	nop
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800191e:	d103      	bne.n	8001928 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	691b      	ldr	r3, [r3, #16]
 8001924:	60fb      	str	r3, [r7, #12]
 8001926:	e00c      	b.n	8001942 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	3308      	adds	r3, #8
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	e002      	b.n	8001936 <vListInsert+0x2e>
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	68ba      	ldr	r2, [r7, #8]
 800193e:	429a      	cmp	r2, r3
 8001940:	d2f6      	bcs.n	8001930 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	685a      	ldr	r2, [r3, #4]
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	683a      	ldr	r2, [r7, #0]
 8001950:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	68fa      	ldr	r2, [r7, #12]
 8001956:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	683a      	ldr	r2, [r7, #0]
 800195c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	1c5a      	adds	r2, r3, #1
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	601a      	str	r2, [r3, #0]
}
 800196e:	bf00      	nop
 8001970:	3714      	adds	r7, #20
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr

0800197a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800197a:	b480      	push	{r7}
 800197c:	b085      	sub	sp, #20
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	691b      	ldr	r3, [r3, #16]
 8001986:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	6892      	ldr	r2, [r2, #8]
 8001990:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	6852      	ldr	r2, [r2, #4]
 800199a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	d103      	bne.n	80019ae <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	689a      	ldr	r2, [r3, #8]
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	1e5a      	subs	r2, r3, #1
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
	...

080019d0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d109      	bne.n	80019f8 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80019e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019e8:	f383 8811 	msr	BASEPRI, r3
 80019ec:	f3bf 8f6f 	isb	sy
 80019f0:	f3bf 8f4f 	dsb	sy
 80019f4:	60bb      	str	r3, [r7, #8]
 80019f6:	e7fe      	b.n	80019f6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80019f8:	f001 fb80 	bl	80030fc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a04:	68f9      	ldr	r1, [r7, #12]
 8001a06:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001a08:	fb01 f303 	mul.w	r3, r1, r3
 8001a0c:	441a      	add	r2, r3
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	2200      	movs	r2, #0
 8001a16:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	68f9      	ldr	r1, [r7, #12]
 8001a2c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001a2e:	fb01 f303 	mul.w	r3, r1, r3
 8001a32:	441a      	add	r2, r3
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	22ff      	movs	r2, #255	; 0xff
 8001a3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	22ff      	movs	r2, #255	; 0xff
 8001a44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d114      	bne.n	8001a78 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d01a      	beq.n	8001a8c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	3310      	adds	r3, #16
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f000 ff66 	bl	800292c <xTaskRemoveFromEventList>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d012      	beq.n	8001a8c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001a66:	4b0d      	ldr	r3, [pc, #52]	; (8001a9c <xQueueGenericReset+0xcc>)
 8001a68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	f3bf 8f4f 	dsb	sy
 8001a72:	f3bf 8f6f 	isb	sy
 8001a76:	e009      	b.n	8001a8c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	3310      	adds	r3, #16
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff fef2 	bl	8001866 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	3324      	adds	r3, #36	; 0x24
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff feed 	bl	8001866 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001a8c:	f001 fb64 	bl	8003158 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001a90:	2301      	movs	r3, #1
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	e000ed04 	.word	0xe000ed04

08001aa0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08a      	sub	sp, #40	; 0x28
 8001aa4:	af02      	add	r7, sp, #8
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d109      	bne.n	8001ac8 <xQueueGenericCreate+0x28>
 8001ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ab8:	f383 8811 	msr	BASEPRI, r3
 8001abc:	f3bf 8f6f 	isb	sy
 8001ac0:	f3bf 8f4f 	dsb	sy
 8001ac4:	613b      	str	r3, [r7, #16]
 8001ac6:	e7fe      	b.n	8001ac6 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d102      	bne.n	8001ad4 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61fb      	str	r3, [r7, #28]
 8001ad2:	e004      	b.n	8001ade <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	68ba      	ldr	r2, [r7, #8]
 8001ad8:	fb02 f303 	mul.w	r3, r2, r3
 8001adc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	3348      	adds	r3, #72	; 0x48
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f001 fbe6 	bl	80032b4 <pvPortMalloc>
 8001ae8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d011      	beq.n	8001b14 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	3348      	adds	r3, #72	; 0x48
 8001af8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	2200      	movs	r2, #0
 8001afe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001b02:	79fa      	ldrb	r2, [r7, #7]
 8001b04:	69bb      	ldr	r3, [r7, #24]
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	697a      	ldr	r2, [r7, #20]
 8001b0c:	68b9      	ldr	r1, [r7, #8]
 8001b0e:	68f8      	ldr	r0, [r7, #12]
 8001b10:	f000 f805 	bl	8001b1e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001b14:	69bb      	ldr	r3, [r7, #24]
	}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3720      	adds	r7, #32
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b084      	sub	sp, #16
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	60f8      	str	r0, [r7, #12]
 8001b26:	60b9      	str	r1, [r7, #8]
 8001b28:	607a      	str	r2, [r7, #4]
 8001b2a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d103      	bne.n	8001b3a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	e002      	b.n	8001b40 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	68fa      	ldr	r2, [r7, #12]
 8001b44:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	68ba      	ldr	r2, [r7, #8]
 8001b4a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	69b8      	ldr	r0, [r7, #24]
 8001b50:	f7ff ff3e 	bl	80019d0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001b54:	bf00      	nop
 8001b56:	3710      	adds	r7, #16
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b08e      	sub	sp, #56	; 0x38
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
 8001b68:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d109      	bne.n	8001b8c <xQueueGenericSend+0x30>
 8001b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b7c:	f383 8811 	msr	BASEPRI, r3
 8001b80:	f3bf 8f6f 	isb	sy
 8001b84:	f3bf 8f4f 	dsb	sy
 8001b88:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b8a:	e7fe      	b.n	8001b8a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d103      	bne.n	8001b9a <xQueueGenericSend+0x3e>
 8001b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d101      	bne.n	8001b9e <xQueueGenericSend+0x42>
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e000      	b.n	8001ba0 <xQueueGenericSend+0x44>
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d109      	bne.n	8001bb8 <xQueueGenericSend+0x5c>
 8001ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ba8:	f383 8811 	msr	BASEPRI, r3
 8001bac:	f3bf 8f6f 	isb	sy
 8001bb0:	f3bf 8f4f 	dsb	sy
 8001bb4:	627b      	str	r3, [r7, #36]	; 0x24
 8001bb6:	e7fe      	b.n	8001bb6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d103      	bne.n	8001bc6 <xQueueGenericSend+0x6a>
 8001bbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d101      	bne.n	8001bca <xQueueGenericSend+0x6e>
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e000      	b.n	8001bcc <xQueueGenericSend+0x70>
 8001bca:	2300      	movs	r3, #0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d109      	bne.n	8001be4 <xQueueGenericSend+0x88>
 8001bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bd4:	f383 8811 	msr	BASEPRI, r3
 8001bd8:	f3bf 8f6f 	isb	sy
 8001bdc:	f3bf 8f4f 	dsb	sy
 8001be0:	623b      	str	r3, [r7, #32]
 8001be2:	e7fe      	b.n	8001be2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001be4:	f001 f858 	bl	8002c98 <xTaskGetSchedulerState>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d102      	bne.n	8001bf4 <xQueueGenericSend+0x98>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d101      	bne.n	8001bf8 <xQueueGenericSend+0x9c>
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e000      	b.n	8001bfa <xQueueGenericSend+0x9e>
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d109      	bne.n	8001c12 <xQueueGenericSend+0xb6>
 8001bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c02:	f383 8811 	msr	BASEPRI, r3
 8001c06:	f3bf 8f6f 	isb	sy
 8001c0a:	f3bf 8f4f 	dsb	sy
 8001c0e:	61fb      	str	r3, [r7, #28]
 8001c10:	e7fe      	b.n	8001c10 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001c12:	f001 fa73 	bl	80030fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d302      	bcc.n	8001c28 <xQueueGenericSend+0xcc>
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d129      	bne.n	8001c7c <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	68b9      	ldr	r1, [r7, #8]
 8001c2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001c2e:	f000 f96b 	bl	8001f08 <prvCopyDataToQueue>
 8001c32:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d010      	beq.n	8001c5e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c3e:	3324      	adds	r3, #36	; 0x24
 8001c40:	4618      	mov	r0, r3
 8001c42:	f000 fe73 	bl	800292c <xTaskRemoveFromEventList>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d013      	beq.n	8001c74 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001c4c:	4b3f      	ldr	r3, [pc, #252]	; (8001d4c <xQueueGenericSend+0x1f0>)
 8001c4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	f3bf 8f4f 	dsb	sy
 8001c58:	f3bf 8f6f 	isb	sy
 8001c5c:	e00a      	b.n	8001c74 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d007      	beq.n	8001c74 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001c64:	4b39      	ldr	r3, [pc, #228]	; (8001d4c <xQueueGenericSend+0x1f0>)
 8001c66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	f3bf 8f4f 	dsb	sy
 8001c70:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001c74:	f001 fa70 	bl	8003158 <vPortExitCritical>
				return pdPASS;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e063      	b.n	8001d44 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d103      	bne.n	8001c8a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001c82:	f001 fa69 	bl	8003158 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001c86:	2300      	movs	r3, #0
 8001c88:	e05c      	b.n	8001d44 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001c8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d106      	bne.n	8001c9e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001c90:	f107 0314 	add.w	r3, r7, #20
 8001c94:	4618      	mov	r0, r3
 8001c96:	f000 feab 	bl	80029f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001c9e:	f001 fa5b 	bl	8003158 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001ca2:	f000 fc63 	bl	800256c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001ca6:	f001 fa29 	bl	80030fc <vPortEnterCritical>
 8001caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001cb0:	b25b      	sxtb	r3, r3
 8001cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb6:	d103      	bne.n	8001cc0 <xQueueGenericSend+0x164>
 8001cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cc2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001cc6:	b25b      	sxtb	r3, r3
 8001cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ccc:	d103      	bne.n	8001cd6 <xQueueGenericSend+0x17a>
 8001cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001cd6:	f001 fa3f 	bl	8003158 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001cda:	1d3a      	adds	r2, r7, #4
 8001cdc:	f107 0314 	add.w	r3, r7, #20
 8001ce0:	4611      	mov	r1, r2
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f000 fe9a 	bl	8002a1c <xTaskCheckForTimeOut>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d124      	bne.n	8001d38 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001cee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001cf0:	f000 fa02 	bl	80020f8 <prvIsQueueFull>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d018      	beq.n	8001d2c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cfc:	3310      	adds	r3, #16
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	4611      	mov	r1, r2
 8001d02:	4618      	mov	r0, r3
 8001d04:	f000 fdee 	bl	80028e4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001d08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001d0a:	f000 f98d 	bl	8002028 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001d0e:	f000 fc3b 	bl	8002588 <xTaskResumeAll>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	f47f af7c 	bne.w	8001c12 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <xQueueGenericSend+0x1f0>)
 8001d1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	f3bf 8f4f 	dsb	sy
 8001d26:	f3bf 8f6f 	isb	sy
 8001d2a:	e772      	b.n	8001c12 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001d2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001d2e:	f000 f97b 	bl	8002028 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001d32:	f000 fc29 	bl	8002588 <xTaskResumeAll>
 8001d36:	e76c      	b.n	8001c12 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001d38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001d3a:	f000 f975 	bl	8002028 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001d3e:	f000 fc23 	bl	8002588 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001d42:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3738      	adds	r7, #56	; 0x38
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	e000ed04 	.word	0xe000ed04

08001d50 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08c      	sub	sp, #48	; 0x30
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	60f8      	str	r0, [r7, #12]
 8001d58:	60b9      	str	r1, [r7, #8]
 8001d5a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d109      	bne.n	8001d7e <xQueueReceive+0x2e>
 8001d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d6e:	f383 8811 	msr	BASEPRI, r3
 8001d72:	f3bf 8f6f 	isb	sy
 8001d76:	f3bf 8f4f 	dsb	sy
 8001d7a:	623b      	str	r3, [r7, #32]
 8001d7c:	e7fe      	b.n	8001d7c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d103      	bne.n	8001d8c <xQueueReceive+0x3c>
 8001d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d101      	bne.n	8001d90 <xQueueReceive+0x40>
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e000      	b.n	8001d92 <xQueueReceive+0x42>
 8001d90:	2300      	movs	r3, #0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d109      	bne.n	8001daa <xQueueReceive+0x5a>
 8001d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d9a:	f383 8811 	msr	BASEPRI, r3
 8001d9e:	f3bf 8f6f 	isb	sy
 8001da2:	f3bf 8f4f 	dsb	sy
 8001da6:	61fb      	str	r3, [r7, #28]
 8001da8:	e7fe      	b.n	8001da8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001daa:	f000 ff75 	bl	8002c98 <xTaskGetSchedulerState>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d102      	bne.n	8001dba <xQueueReceive+0x6a>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d101      	bne.n	8001dbe <xQueueReceive+0x6e>
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e000      	b.n	8001dc0 <xQueueReceive+0x70>
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d109      	bne.n	8001dd8 <xQueueReceive+0x88>
 8001dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dc8:	f383 8811 	msr	BASEPRI, r3
 8001dcc:	f3bf 8f6f 	isb	sy
 8001dd0:	f3bf 8f4f 	dsb	sy
 8001dd4:	61bb      	str	r3, [r7, #24]
 8001dd6:	e7fe      	b.n	8001dd6 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001dd8:	f001 f990 	bl	80030fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001de0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d01f      	beq.n	8001e28 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001de8:	68b9      	ldr	r1, [r7, #8]
 8001dea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001dec:	f000 f8f6 	bl	8001fdc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df2:	1e5a      	subs	r2, r3, #1
 8001df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001df6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d00f      	beq.n	8001e20 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e02:	3310      	adds	r3, #16
 8001e04:	4618      	mov	r0, r3
 8001e06:	f000 fd91 	bl	800292c <xTaskRemoveFromEventList>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d007      	beq.n	8001e20 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001e10:	4b3c      	ldr	r3, [pc, #240]	; (8001f04 <xQueueReceive+0x1b4>)
 8001e12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	f3bf 8f4f 	dsb	sy
 8001e1c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001e20:	f001 f99a 	bl	8003158 <vPortExitCritical>
				return pdPASS;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e069      	b.n	8001efc <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d103      	bne.n	8001e36 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001e2e:	f001 f993 	bl	8003158 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001e32:	2300      	movs	r3, #0
 8001e34:	e062      	b.n	8001efc <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d106      	bne.n	8001e4a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001e3c:	f107 0310 	add.w	r3, r7, #16
 8001e40:	4618      	mov	r0, r3
 8001e42:	f000 fdd5 	bl	80029f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001e46:	2301      	movs	r3, #1
 8001e48:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001e4a:	f001 f985 	bl	8003158 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001e4e:	f000 fb8d 	bl	800256c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001e52:	f001 f953 	bl	80030fc <vPortEnterCritical>
 8001e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001e5c:	b25b      	sxtb	r3, r3
 8001e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e62:	d103      	bne.n	8001e6c <xQueueReceive+0x11c>
 8001e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e66:	2200      	movs	r2, #0
 8001e68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e72:	b25b      	sxtb	r3, r3
 8001e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e78:	d103      	bne.n	8001e82 <xQueueReceive+0x132>
 8001e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001e82:	f001 f969 	bl	8003158 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001e86:	1d3a      	adds	r2, r7, #4
 8001e88:	f107 0310 	add.w	r3, r7, #16
 8001e8c:	4611      	mov	r1, r2
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f000 fdc4 	bl	8002a1c <xTaskCheckForTimeOut>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d123      	bne.n	8001ee2 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001e9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e9c:	f000 f916 	bl	80020cc <prvIsQueueEmpty>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d017      	beq.n	8001ed6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ea8:	3324      	adds	r3, #36	; 0x24
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	4611      	mov	r1, r2
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f000 fd18 	bl	80028e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001eb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001eb6:	f000 f8b7 	bl	8002028 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001eba:	f000 fb65 	bl	8002588 <xTaskResumeAll>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d189      	bne.n	8001dd8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8001ec4:	4b0f      	ldr	r3, [pc, #60]	; (8001f04 <xQueueReceive+0x1b4>)
 8001ec6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	f3bf 8f4f 	dsb	sy
 8001ed0:	f3bf 8f6f 	isb	sy
 8001ed4:	e780      	b.n	8001dd8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8001ed6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001ed8:	f000 f8a6 	bl	8002028 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001edc:	f000 fb54 	bl	8002588 <xTaskResumeAll>
 8001ee0:	e77a      	b.n	8001dd8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8001ee2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001ee4:	f000 f8a0 	bl	8002028 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001ee8:	f000 fb4e 	bl	8002588 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001eec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001eee:	f000 f8ed 	bl	80020cc <prvIsQueueEmpty>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	f43f af6f 	beq.w	8001dd8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001efa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3730      	adds	r7, #48	; 0x30
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	e000ed04 	.word	0xe000ed04

08001f08 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001f14:	2300      	movs	r3, #0
 8001f16:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f1c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d10d      	bne.n	8001f42 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d14d      	bne.n	8001fca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 fece 	bl	8002cd4 <xTaskPriorityDisinherit>
 8001f38:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	e043      	b.n	8001fca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d119      	bne.n	8001f7c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6858      	ldr	r0, [r3, #4]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f50:	461a      	mov	r2, r3
 8001f52:	68b9      	ldr	r1, [r7, #8]
 8001f54:	f001 fba8 	bl	80036a8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f60:	441a      	add	r2, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d32b      	bcc.n	8001fca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	605a      	str	r2, [r3, #4]
 8001f7a:	e026      	b.n	8001fca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	68d8      	ldr	r0, [r3, #12]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f84:	461a      	mov	r2, r3
 8001f86:	68b9      	ldr	r1, [r7, #8]
 8001f88:	f001 fb8e 	bl	80036a8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	68da      	ldr	r2, [r3, #12]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f94:	425b      	negs	r3, r3
 8001f96:	441a      	add	r2, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	68da      	ldr	r2, [r3, #12]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d207      	bcs.n	8001fb8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	689a      	ldr	r2, [r3, #8]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb0:	425b      	negs	r3, r3
 8001fb2:	441a      	add	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d105      	bne.n	8001fca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d002      	beq.n	8001fca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	3b01      	subs	r3, #1
 8001fc8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1c5a      	adds	r2, r3, #1
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8001fd2:	697b      	ldr	r3, [r7, #20]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3718      	adds	r7, #24
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d018      	beq.n	8002020 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	68da      	ldr	r2, [r3, #12]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff6:	441a      	add	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	68da      	ldr	r2, [r3, #12]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	429a      	cmp	r2, r3
 8002006:	d303      	bcc.n	8002010 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68d9      	ldr	r1, [r3, #12]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002018:	461a      	mov	r2, r3
 800201a:	6838      	ldr	r0, [r7, #0]
 800201c:	f001 fb44 	bl	80036a8 <memcpy>
	}
}
 8002020:	bf00      	nop
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002030:	f001 f864 	bl	80030fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800203a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800203c:	e011      	b.n	8002062 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002042:	2b00      	cmp	r3, #0
 8002044:	d012      	beq.n	800206c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	3324      	adds	r3, #36	; 0x24
 800204a:	4618      	mov	r0, r3
 800204c:	f000 fc6e 	bl	800292c <xTaskRemoveFromEventList>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002056:	f000 fd41 	bl	8002adc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800205a:	7bfb      	ldrb	r3, [r7, #15]
 800205c:	3b01      	subs	r3, #1
 800205e:	b2db      	uxtb	r3, r3
 8002060:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002066:	2b00      	cmp	r3, #0
 8002068:	dce9      	bgt.n	800203e <prvUnlockQueue+0x16>
 800206a:	e000      	b.n	800206e <prvUnlockQueue+0x46>
					break;
 800206c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	22ff      	movs	r2, #255	; 0xff
 8002072:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002076:	f001 f86f 	bl	8003158 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800207a:	f001 f83f 	bl	80030fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002084:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002086:	e011      	b.n	80020ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	691b      	ldr	r3, [r3, #16]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d012      	beq.n	80020b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	3310      	adds	r3, #16
 8002094:	4618      	mov	r0, r3
 8002096:	f000 fc49 	bl	800292c <xTaskRemoveFromEventList>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80020a0:	f000 fd1c 	bl	8002adc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80020a4:	7bbb      	ldrb	r3, [r7, #14]
 80020a6:	3b01      	subs	r3, #1
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80020ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	dce9      	bgt.n	8002088 <prvUnlockQueue+0x60>
 80020b4:	e000      	b.n	80020b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80020b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	22ff      	movs	r2, #255	; 0xff
 80020bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80020c0:	f001 f84a 	bl	8003158 <vPortExitCritical>
}
 80020c4:	bf00      	nop
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80020d4:	f001 f812 	bl	80030fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d102      	bne.n	80020e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80020e0:	2301      	movs	r3, #1
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	e001      	b.n	80020ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80020e6:	2300      	movs	r3, #0
 80020e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80020ea:	f001 f835 	bl	8003158 <vPortExitCritical>

	return xReturn;
 80020ee:	68fb      	ldr	r3, [r7, #12]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3710      	adds	r7, #16
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002100:	f000 fffc 	bl	80030fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800210c:	429a      	cmp	r2, r3
 800210e:	d102      	bne.n	8002116 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002110:	2301      	movs	r3, #1
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	e001      	b.n	800211a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002116:	2300      	movs	r3, #0
 8002118:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800211a:	f001 f81d 	bl	8003158 <vPortExitCritical>

	return xReturn;
 800211e:	68fb      	ldr	r3, [r7, #12]
}
 8002120:	4618      	mov	r0, r3
 8002122:	3710      	adds	r7, #16
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002128:	b580      	push	{r7, lr}
 800212a:	b08e      	sub	sp, #56	; 0x38
 800212c:	af04      	add	r7, sp, #16
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
 8002134:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002138:	2b00      	cmp	r3, #0
 800213a:	d109      	bne.n	8002150 <xTaskCreateStatic+0x28>
 800213c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002140:	f383 8811 	msr	BASEPRI, r3
 8002144:	f3bf 8f6f 	isb	sy
 8002148:	f3bf 8f4f 	dsb	sy
 800214c:	623b      	str	r3, [r7, #32]
 800214e:	e7fe      	b.n	800214e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8002150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002152:	2b00      	cmp	r3, #0
 8002154:	d109      	bne.n	800216a <xTaskCreateStatic+0x42>
 8002156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800215a:	f383 8811 	msr	BASEPRI, r3
 800215e:	f3bf 8f6f 	isb	sy
 8002162:	f3bf 8f4f 	dsb	sy
 8002166:	61fb      	str	r3, [r7, #28]
 8002168:	e7fe      	b.n	8002168 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800216a:	2354      	movs	r3, #84	; 0x54
 800216c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	2b54      	cmp	r3, #84	; 0x54
 8002172:	d009      	beq.n	8002188 <xTaskCreateStatic+0x60>
 8002174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002178:	f383 8811 	msr	BASEPRI, r3
 800217c:	f3bf 8f6f 	isb	sy
 8002180:	f3bf 8f4f 	dsb	sy
 8002184:	61bb      	str	r3, [r7, #24]
 8002186:	e7fe      	b.n	8002186 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002188:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800218a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800218c:	2b00      	cmp	r3, #0
 800218e:	d01e      	beq.n	80021ce <xTaskCreateStatic+0xa6>
 8002190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002192:	2b00      	cmp	r3, #0
 8002194:	d01b      	beq.n	80021ce <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002198:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800219a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800219e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80021a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a2:	2202      	movs	r2, #2
 80021a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80021a8:	2300      	movs	r3, #0
 80021aa:	9303      	str	r3, [sp, #12]
 80021ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ae:	9302      	str	r3, [sp, #8]
 80021b0:	f107 0314 	add.w	r3, r7, #20
 80021b4:	9301      	str	r3, [sp, #4]
 80021b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021b8:	9300      	str	r3, [sp, #0]
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	68b9      	ldr	r1, [r7, #8]
 80021c0:	68f8      	ldr	r0, [r7, #12]
 80021c2:	f000 f850 	bl	8002266 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80021c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80021c8:	f000 f8d4 	bl	8002374 <prvAddNewTaskToReadyList>
 80021cc:	e001      	b.n	80021d2 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80021d2:	697b      	ldr	r3, [r7, #20]
	}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3728      	adds	r7, #40	; 0x28
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}

080021dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08c      	sub	sp, #48	; 0x30
 80021e0:	af04      	add	r7, sp, #16
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	60b9      	str	r1, [r7, #8]
 80021e6:	603b      	str	r3, [r7, #0]
 80021e8:	4613      	mov	r3, r2
 80021ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80021ec:	88fb      	ldrh	r3, [r7, #6]
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	4618      	mov	r0, r3
 80021f2:	f001 f85f 	bl	80032b4 <pvPortMalloc>
 80021f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00e      	beq.n	800221c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80021fe:	2054      	movs	r0, #84	; 0x54
 8002200:	f001 f858 	bl	80032b4 <pvPortMalloc>
 8002204:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d003      	beq.n	8002214 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	697a      	ldr	r2, [r7, #20]
 8002210:	631a      	str	r2, [r3, #48]	; 0x30
 8002212:	e005      	b.n	8002220 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002214:	6978      	ldr	r0, [r7, #20]
 8002216:	f001 f90f 	bl	8003438 <vPortFree>
 800221a:	e001      	b.n	8002220 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800221c:	2300      	movs	r3, #0
 800221e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d017      	beq.n	8002256 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800222e:	88fa      	ldrh	r2, [r7, #6]
 8002230:	2300      	movs	r3, #0
 8002232:	9303      	str	r3, [sp, #12]
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	9302      	str	r3, [sp, #8]
 8002238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800223a:	9301      	str	r3, [sp, #4]
 800223c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800223e:	9300      	str	r3, [sp, #0]
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	68b9      	ldr	r1, [r7, #8]
 8002244:	68f8      	ldr	r0, [r7, #12]
 8002246:	f000 f80e 	bl	8002266 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800224a:	69f8      	ldr	r0, [r7, #28]
 800224c:	f000 f892 	bl	8002374 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002250:	2301      	movs	r3, #1
 8002252:	61bb      	str	r3, [r7, #24]
 8002254:	e002      	b.n	800225c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002256:	f04f 33ff 	mov.w	r3, #4294967295
 800225a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800225c:	69bb      	ldr	r3, [r7, #24]
	}
 800225e:	4618      	mov	r0, r3
 8002260:	3720      	adds	r7, #32
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b088      	sub	sp, #32
 800226a:	af00      	add	r7, sp, #0
 800226c:	60f8      	str	r0, [r7, #12]
 800226e:	60b9      	str	r1, [r7, #8]
 8002270:	607a      	str	r2, [r7, #4]
 8002272:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002276:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800227e:	3b01      	subs	r3, #1
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	4413      	add	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	f023 0307 	bic.w	r3, r3, #7
 800228c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	f003 0307 	and.w	r3, r3, #7
 8002294:	2b00      	cmp	r3, #0
 8002296:	d009      	beq.n	80022ac <prvInitialiseNewTask+0x46>
 8002298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800229c:	f383 8811 	msr	BASEPRI, r3
 80022a0:	f3bf 8f6f 	isb	sy
 80022a4:	f3bf 8f4f 	dsb	sy
 80022a8:	617b      	str	r3, [r7, #20]
 80022aa:	e7fe      	b.n	80022aa <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d01f      	beq.n	80022f2 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
 80022b6:	e012      	b.n	80022de <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80022b8:	68ba      	ldr	r2, [r7, #8]
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	4413      	add	r3, r2
 80022be:	7819      	ldrb	r1, [r3, #0]
 80022c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	4413      	add	r3, r2
 80022c6:	3334      	adds	r3, #52	; 0x34
 80022c8:	460a      	mov	r2, r1
 80022ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80022cc:	68ba      	ldr	r2, [r7, #8]
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	4413      	add	r3, r2
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d006      	beq.n	80022e6 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	3301      	adds	r3, #1
 80022dc:	61fb      	str	r3, [r7, #28]
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	2b0f      	cmp	r3, #15
 80022e2:	d9e9      	bls.n	80022b8 <prvInitialiseNewTask+0x52>
 80022e4:	e000      	b.n	80022e8 <prvInitialiseNewTask+0x82>
			{
				break;
 80022e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80022e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ea:	2200      	movs	r2, #0
 80022ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80022f0:	e003      	b.n	80022fa <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80022f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022f4:	2200      	movs	r2, #0
 80022f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80022fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022fc:	2b06      	cmp	r3, #6
 80022fe:	d901      	bls.n	8002304 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002300:	2306      	movs	r3, #6
 8002302:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002306:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002308:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800230a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800230c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800230e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002312:	2200      	movs	r2, #0
 8002314:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002318:	3304      	adds	r3, #4
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff fac3 	bl	80018a6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002322:	3318      	adds	r3, #24
 8002324:	4618      	mov	r0, r3
 8002326:	f7ff fabe 	bl	80018a6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800232a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800232c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800232e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002332:	f1c3 0207 	rsb	r2, r3, #7
 8002336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002338:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800233a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800233c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800233e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002342:	2200      	movs	r2, #0
 8002344:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002348:	2200      	movs	r2, #0
 800234a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	68f9      	ldr	r1, [r7, #12]
 8002352:	69b8      	ldr	r0, [r7, #24]
 8002354:	f000 fda8 	bl	8002ea8 <pxPortInitialiseStack>
 8002358:	4602      	mov	r2, r0
 800235a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800235c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800235e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002360:	2b00      	cmp	r3, #0
 8002362:	d002      	beq.n	800236a <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002366:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002368:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800236a:	bf00      	nop
 800236c:	3720      	adds	r7, #32
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
	...

08002374 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800237c:	f000 febe 	bl	80030fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002380:	4b2a      	ldr	r3, [pc, #168]	; (800242c <prvAddNewTaskToReadyList+0xb8>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	3301      	adds	r3, #1
 8002386:	4a29      	ldr	r2, [pc, #164]	; (800242c <prvAddNewTaskToReadyList+0xb8>)
 8002388:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800238a:	4b29      	ldr	r3, [pc, #164]	; (8002430 <prvAddNewTaskToReadyList+0xbc>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d109      	bne.n	80023a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002392:	4a27      	ldr	r2, [pc, #156]	; (8002430 <prvAddNewTaskToReadyList+0xbc>)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002398:	4b24      	ldr	r3, [pc, #144]	; (800242c <prvAddNewTaskToReadyList+0xb8>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2b01      	cmp	r3, #1
 800239e:	d110      	bne.n	80023c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80023a0:	f000 fbc0 	bl	8002b24 <prvInitialiseTaskLists>
 80023a4:	e00d      	b.n	80023c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80023a6:	4b23      	ldr	r3, [pc, #140]	; (8002434 <prvAddNewTaskToReadyList+0xc0>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d109      	bne.n	80023c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80023ae:	4b20      	ldr	r3, [pc, #128]	; (8002430 <prvAddNewTaskToReadyList+0xbc>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d802      	bhi.n	80023c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80023bc:	4a1c      	ldr	r2, [pc, #112]	; (8002430 <prvAddNewTaskToReadyList+0xbc>)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80023c2:	4b1d      	ldr	r3, [pc, #116]	; (8002438 <prvAddNewTaskToReadyList+0xc4>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	3301      	adds	r3, #1
 80023c8:	4a1b      	ldr	r2, [pc, #108]	; (8002438 <prvAddNewTaskToReadyList+0xc4>)
 80023ca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d0:	2201      	movs	r2, #1
 80023d2:	409a      	lsls	r2, r3
 80023d4:	4b19      	ldr	r3, [pc, #100]	; (800243c <prvAddNewTaskToReadyList+0xc8>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4313      	orrs	r3, r2
 80023da:	4a18      	ldr	r2, [pc, #96]	; (800243c <prvAddNewTaskToReadyList+0xc8>)
 80023dc:	6013      	str	r3, [r2, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023e2:	4613      	mov	r3, r2
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	4413      	add	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4a15      	ldr	r2, [pc, #84]	; (8002440 <prvAddNewTaskToReadyList+0xcc>)
 80023ec:	441a      	add	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	3304      	adds	r3, #4
 80023f2:	4619      	mov	r1, r3
 80023f4:	4610      	mov	r0, r2
 80023f6:	f7ff fa63 	bl	80018c0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80023fa:	f000 fead 	bl	8003158 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80023fe:	4b0d      	ldr	r3, [pc, #52]	; (8002434 <prvAddNewTaskToReadyList+0xc0>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d00e      	beq.n	8002424 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002406:	4b0a      	ldr	r3, [pc, #40]	; (8002430 <prvAddNewTaskToReadyList+0xbc>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002410:	429a      	cmp	r2, r3
 8002412:	d207      	bcs.n	8002424 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002414:	4b0b      	ldr	r3, [pc, #44]	; (8002444 <prvAddNewTaskToReadyList+0xd0>)
 8002416:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	f3bf 8f4f 	dsb	sy
 8002420:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002424:	bf00      	nop
 8002426:	3708      	adds	r7, #8
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	20000380 	.word	0x20000380
 8002430:	20000280 	.word	0x20000280
 8002434:	2000038c 	.word	0x2000038c
 8002438:	2000039c 	.word	0x2000039c
 800243c:	20000388 	.word	0x20000388
 8002440:	20000284 	.word	0x20000284
 8002444:	e000ed04 	.word	0xe000ed04

08002448 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002450:	2300      	movs	r3, #0
 8002452:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d016      	beq.n	8002488 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800245a:	4b13      	ldr	r3, [pc, #76]	; (80024a8 <vTaskDelay+0x60>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d009      	beq.n	8002476 <vTaskDelay+0x2e>
 8002462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002466:	f383 8811 	msr	BASEPRI, r3
 800246a:	f3bf 8f6f 	isb	sy
 800246e:	f3bf 8f4f 	dsb	sy
 8002472:	60bb      	str	r3, [r7, #8]
 8002474:	e7fe      	b.n	8002474 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8002476:	f000 f879 	bl	800256c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800247a:	2100      	movs	r1, #0
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f000 fcad 	bl	8002ddc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002482:	f000 f881 	bl	8002588 <xTaskResumeAll>
 8002486:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d107      	bne.n	800249e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800248e:	4b07      	ldr	r3, [pc, #28]	; (80024ac <vTaskDelay+0x64>)
 8002490:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	f3bf 8f4f 	dsb	sy
 800249a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800249e:	bf00      	nop
 80024a0:	3710      	adds	r7, #16
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	200003a8 	.word	0x200003a8
 80024ac:	e000ed04 	.word	0xe000ed04

080024b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b08a      	sub	sp, #40	; 0x28
 80024b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80024b6:	2300      	movs	r3, #0
 80024b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80024ba:	2300      	movs	r3, #0
 80024bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80024be:	463a      	mov	r2, r7
 80024c0:	1d39      	adds	r1, r7, #4
 80024c2:	f107 0308 	add.w	r3, r7, #8
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7fe f812 	bl	80004f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80024cc:	6839      	ldr	r1, [r7, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	68ba      	ldr	r2, [r7, #8]
 80024d2:	9202      	str	r2, [sp, #8]
 80024d4:	9301      	str	r3, [sp, #4]
 80024d6:	2300      	movs	r3, #0
 80024d8:	9300      	str	r3, [sp, #0]
 80024da:	2300      	movs	r3, #0
 80024dc:	460a      	mov	r2, r1
 80024de:	491d      	ldr	r1, [pc, #116]	; (8002554 <vTaskStartScheduler+0xa4>)
 80024e0:	481d      	ldr	r0, [pc, #116]	; (8002558 <vTaskStartScheduler+0xa8>)
 80024e2:	f7ff fe21 	bl	8002128 <xTaskCreateStatic>
 80024e6:	4602      	mov	r2, r0
 80024e8:	4b1c      	ldr	r3, [pc, #112]	; (800255c <vTaskStartScheduler+0xac>)
 80024ea:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80024ec:	4b1b      	ldr	r3, [pc, #108]	; (800255c <vTaskStartScheduler+0xac>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d002      	beq.n	80024fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80024f4:	2301      	movs	r3, #1
 80024f6:	617b      	str	r3, [r7, #20]
 80024f8:	e001      	b.n	80024fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80024fa:	2300      	movs	r3, #0
 80024fc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d115      	bne.n	8002530 <vTaskStartScheduler+0x80>
 8002504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002508:	f383 8811 	msr	BASEPRI, r3
 800250c:	f3bf 8f6f 	isb	sy
 8002510:	f3bf 8f4f 	dsb	sy
 8002514:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002516:	4b12      	ldr	r3, [pc, #72]	; (8002560 <vTaskStartScheduler+0xb0>)
 8002518:	f04f 32ff 	mov.w	r2, #4294967295
 800251c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800251e:	4b11      	ldr	r3, [pc, #68]	; (8002564 <vTaskStartScheduler+0xb4>)
 8002520:	2201      	movs	r2, #1
 8002522:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002524:	4b10      	ldr	r3, [pc, #64]	; (8002568 <vTaskStartScheduler+0xb8>)
 8002526:	2200      	movs	r2, #0
 8002528:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800252a:	f000 fd49 	bl	8002fc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800252e:	e00d      	b.n	800254c <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002536:	d109      	bne.n	800254c <vTaskStartScheduler+0x9c>
 8002538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800253c:	f383 8811 	msr	BASEPRI, r3
 8002540:	f3bf 8f6f 	isb	sy
 8002544:	f3bf 8f4f 	dsb	sy
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	e7fe      	b.n	800254a <vTaskStartScheduler+0x9a>
}
 800254c:	bf00      	nop
 800254e:	3718      	adds	r7, #24
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	08003760 	.word	0x08003760
 8002558:	08002af5 	.word	0x08002af5
 800255c:	200003a4 	.word	0x200003a4
 8002560:	200003a0 	.word	0x200003a0
 8002564:	2000038c 	.word	0x2000038c
 8002568:	20000384 	.word	0x20000384

0800256c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002570:	4b04      	ldr	r3, [pc, #16]	; (8002584 <vTaskSuspendAll+0x18>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	3301      	adds	r3, #1
 8002576:	4a03      	ldr	r2, [pc, #12]	; (8002584 <vTaskSuspendAll+0x18>)
 8002578:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800257a:	bf00      	nop
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	200003a8 	.word	0x200003a8

08002588 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800258e:	2300      	movs	r3, #0
 8002590:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002592:	2300      	movs	r3, #0
 8002594:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002596:	4b41      	ldr	r3, [pc, #260]	; (800269c <xTaskResumeAll+0x114>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d109      	bne.n	80025b2 <xTaskResumeAll+0x2a>
 800259e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025a2:	f383 8811 	msr	BASEPRI, r3
 80025a6:	f3bf 8f6f 	isb	sy
 80025aa:	f3bf 8f4f 	dsb	sy
 80025ae:	603b      	str	r3, [r7, #0]
 80025b0:	e7fe      	b.n	80025b0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80025b2:	f000 fda3 	bl	80030fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80025b6:	4b39      	ldr	r3, [pc, #228]	; (800269c <xTaskResumeAll+0x114>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	4a37      	ldr	r2, [pc, #220]	; (800269c <xTaskResumeAll+0x114>)
 80025be:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80025c0:	4b36      	ldr	r3, [pc, #216]	; (800269c <xTaskResumeAll+0x114>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d161      	bne.n	800268c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80025c8:	4b35      	ldr	r3, [pc, #212]	; (80026a0 <xTaskResumeAll+0x118>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d05d      	beq.n	800268c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80025d0:	e02e      	b.n	8002630 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80025d2:	4b34      	ldr	r3, [pc, #208]	; (80026a4 <xTaskResumeAll+0x11c>)
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	3318      	adds	r3, #24
 80025de:	4618      	mov	r0, r3
 80025e0:	f7ff f9cb 	bl	800197a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	3304      	adds	r3, #4
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff f9c6 	bl	800197a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f2:	2201      	movs	r2, #1
 80025f4:	409a      	lsls	r2, r3
 80025f6:	4b2c      	ldr	r3, [pc, #176]	; (80026a8 <xTaskResumeAll+0x120>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	4a2a      	ldr	r2, [pc, #168]	; (80026a8 <xTaskResumeAll+0x120>)
 80025fe:	6013      	str	r3, [r2, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002604:	4613      	mov	r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	4413      	add	r3, r2
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	4a27      	ldr	r2, [pc, #156]	; (80026ac <xTaskResumeAll+0x124>)
 800260e:	441a      	add	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	3304      	adds	r3, #4
 8002614:	4619      	mov	r1, r3
 8002616:	4610      	mov	r0, r2
 8002618:	f7ff f952 	bl	80018c0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002620:	4b23      	ldr	r3, [pc, #140]	; (80026b0 <xTaskResumeAll+0x128>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002626:	429a      	cmp	r2, r3
 8002628:	d302      	bcc.n	8002630 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800262a:	4b22      	ldr	r3, [pc, #136]	; (80026b4 <xTaskResumeAll+0x12c>)
 800262c:	2201      	movs	r2, #1
 800262e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002630:	4b1c      	ldr	r3, [pc, #112]	; (80026a4 <xTaskResumeAll+0x11c>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d1cc      	bne.n	80025d2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800263e:	f000 fb0b 	bl	8002c58 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002642:	4b1d      	ldr	r3, [pc, #116]	; (80026b8 <xTaskResumeAll+0x130>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d010      	beq.n	8002670 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800264e:	f000 f837 	bl	80026c0 <xTaskIncrementTick>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d002      	beq.n	800265e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8002658:	4b16      	ldr	r3, [pc, #88]	; (80026b4 <xTaskResumeAll+0x12c>)
 800265a:	2201      	movs	r2, #1
 800265c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	3b01      	subs	r3, #1
 8002662:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f1      	bne.n	800264e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800266a:	4b13      	ldr	r3, [pc, #76]	; (80026b8 <xTaskResumeAll+0x130>)
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002670:	4b10      	ldr	r3, [pc, #64]	; (80026b4 <xTaskResumeAll+0x12c>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d009      	beq.n	800268c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002678:	2301      	movs	r3, #1
 800267a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800267c:	4b0f      	ldr	r3, [pc, #60]	; (80026bc <xTaskResumeAll+0x134>)
 800267e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	f3bf 8f4f 	dsb	sy
 8002688:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800268c:	f000 fd64 	bl	8003158 <vPortExitCritical>

	return xAlreadyYielded;
 8002690:	68bb      	ldr	r3, [r7, #8]
}
 8002692:	4618      	mov	r0, r3
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	200003a8 	.word	0x200003a8
 80026a0:	20000380 	.word	0x20000380
 80026a4:	20000340 	.word	0x20000340
 80026a8:	20000388 	.word	0x20000388
 80026ac:	20000284 	.word	0x20000284
 80026b0:	20000280 	.word	0x20000280
 80026b4:	20000394 	.word	0x20000394
 80026b8:	20000390 	.word	0x20000390
 80026bc:	e000ed04 	.word	0xe000ed04

080026c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80026c6:	2300      	movs	r3, #0
 80026c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80026ca:	4b4e      	ldr	r3, [pc, #312]	; (8002804 <xTaskIncrementTick+0x144>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	f040 8087 	bne.w	80027e2 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80026d4:	4b4c      	ldr	r3, [pc, #304]	; (8002808 <xTaskIncrementTick+0x148>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	3301      	adds	r3, #1
 80026da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80026dc:	4a4a      	ldr	r2, [pc, #296]	; (8002808 <xTaskIncrementTick+0x148>)
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d11f      	bne.n	8002728 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80026e8:	4b48      	ldr	r3, [pc, #288]	; (800280c <xTaskIncrementTick+0x14c>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d009      	beq.n	8002706 <xTaskIncrementTick+0x46>
 80026f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026f6:	f383 8811 	msr	BASEPRI, r3
 80026fa:	f3bf 8f6f 	isb	sy
 80026fe:	f3bf 8f4f 	dsb	sy
 8002702:	603b      	str	r3, [r7, #0]
 8002704:	e7fe      	b.n	8002704 <xTaskIncrementTick+0x44>
 8002706:	4b41      	ldr	r3, [pc, #260]	; (800280c <xTaskIncrementTick+0x14c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	60fb      	str	r3, [r7, #12]
 800270c:	4b40      	ldr	r3, [pc, #256]	; (8002810 <xTaskIncrementTick+0x150>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a3e      	ldr	r2, [pc, #248]	; (800280c <xTaskIncrementTick+0x14c>)
 8002712:	6013      	str	r3, [r2, #0]
 8002714:	4a3e      	ldr	r2, [pc, #248]	; (8002810 <xTaskIncrementTick+0x150>)
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6013      	str	r3, [r2, #0]
 800271a:	4b3e      	ldr	r3, [pc, #248]	; (8002814 <xTaskIncrementTick+0x154>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	3301      	adds	r3, #1
 8002720:	4a3c      	ldr	r2, [pc, #240]	; (8002814 <xTaskIncrementTick+0x154>)
 8002722:	6013      	str	r3, [r2, #0]
 8002724:	f000 fa98 	bl	8002c58 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002728:	4b3b      	ldr	r3, [pc, #236]	; (8002818 <xTaskIncrementTick+0x158>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	693a      	ldr	r2, [r7, #16]
 800272e:	429a      	cmp	r2, r3
 8002730:	d348      	bcc.n	80027c4 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002732:	4b36      	ldr	r3, [pc, #216]	; (800280c <xTaskIncrementTick+0x14c>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d104      	bne.n	8002746 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800273c:	4b36      	ldr	r3, [pc, #216]	; (8002818 <xTaskIncrementTick+0x158>)
 800273e:	f04f 32ff 	mov.w	r2, #4294967295
 8002742:	601a      	str	r2, [r3, #0]
					break;
 8002744:	e03e      	b.n	80027c4 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002746:	4b31      	ldr	r3, [pc, #196]	; (800280c <xTaskIncrementTick+0x14c>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	429a      	cmp	r2, r3
 800275c:	d203      	bcs.n	8002766 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800275e:	4a2e      	ldr	r2, [pc, #184]	; (8002818 <xTaskIncrementTick+0x158>)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002764:	e02e      	b.n	80027c4 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	3304      	adds	r3, #4
 800276a:	4618      	mov	r0, r3
 800276c:	f7ff f905 	bl	800197a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002774:	2b00      	cmp	r3, #0
 8002776:	d004      	beq.n	8002782 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	3318      	adds	r3, #24
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff f8fc 	bl	800197a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002786:	2201      	movs	r2, #1
 8002788:	409a      	lsls	r2, r3
 800278a:	4b24      	ldr	r3, [pc, #144]	; (800281c <xTaskIncrementTick+0x15c>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4313      	orrs	r3, r2
 8002790:	4a22      	ldr	r2, [pc, #136]	; (800281c <xTaskIncrementTick+0x15c>)
 8002792:	6013      	str	r3, [r2, #0]
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002798:	4613      	mov	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	4413      	add	r3, r2
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4a1f      	ldr	r2, [pc, #124]	; (8002820 <xTaskIncrementTick+0x160>)
 80027a2:	441a      	add	r2, r3
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	3304      	adds	r3, #4
 80027a8:	4619      	mov	r1, r3
 80027aa:	4610      	mov	r0, r2
 80027ac:	f7ff f888 	bl	80018c0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027b4:	4b1b      	ldr	r3, [pc, #108]	; (8002824 <xTaskIncrementTick+0x164>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d3b9      	bcc.n	8002732 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80027be:	2301      	movs	r3, #1
 80027c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80027c2:	e7b6      	b.n	8002732 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80027c4:	4b17      	ldr	r3, [pc, #92]	; (8002824 <xTaskIncrementTick+0x164>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027ca:	4915      	ldr	r1, [pc, #84]	; (8002820 <xTaskIncrementTick+0x160>)
 80027cc:	4613      	mov	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	4413      	add	r3, r2
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	440b      	add	r3, r1
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d907      	bls.n	80027ec <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 80027dc:	2301      	movs	r3, #1
 80027de:	617b      	str	r3, [r7, #20]
 80027e0:	e004      	b.n	80027ec <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80027e2:	4b11      	ldr	r3, [pc, #68]	; (8002828 <xTaskIncrementTick+0x168>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	3301      	adds	r3, #1
 80027e8:	4a0f      	ldr	r2, [pc, #60]	; (8002828 <xTaskIncrementTick+0x168>)
 80027ea:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80027ec:	4b0f      	ldr	r3, [pc, #60]	; (800282c <xTaskIncrementTick+0x16c>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 80027f4:	2301      	movs	r3, #1
 80027f6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80027f8:	697b      	ldr	r3, [r7, #20]
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3718      	adds	r7, #24
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	200003a8 	.word	0x200003a8
 8002808:	20000384 	.word	0x20000384
 800280c:	20000338 	.word	0x20000338
 8002810:	2000033c 	.word	0x2000033c
 8002814:	20000398 	.word	0x20000398
 8002818:	200003a0 	.word	0x200003a0
 800281c:	20000388 	.word	0x20000388
 8002820:	20000284 	.word	0x20000284
 8002824:	20000280 	.word	0x20000280
 8002828:	20000390 	.word	0x20000390
 800282c:	20000394 	.word	0x20000394

08002830 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002830:	b480      	push	{r7}
 8002832:	b087      	sub	sp, #28
 8002834:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002836:	4b26      	ldr	r3, [pc, #152]	; (80028d0 <vTaskSwitchContext+0xa0>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800283e:	4b25      	ldr	r3, [pc, #148]	; (80028d4 <vTaskSwitchContext+0xa4>)
 8002840:	2201      	movs	r2, #1
 8002842:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002844:	e03e      	b.n	80028c4 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8002846:	4b23      	ldr	r3, [pc, #140]	; (80028d4 <vTaskSwitchContext+0xa4>)
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800284c:	4b22      	ldr	r3, [pc, #136]	; (80028d8 <vTaskSwitchContext+0xa8>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	fab3 f383 	clz	r3, r3
 8002858:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800285a:	7afb      	ldrb	r3, [r7, #11]
 800285c:	f1c3 031f 	rsb	r3, r3, #31
 8002860:	617b      	str	r3, [r7, #20]
 8002862:	491e      	ldr	r1, [pc, #120]	; (80028dc <vTaskSwitchContext+0xac>)
 8002864:	697a      	ldr	r2, [r7, #20]
 8002866:	4613      	mov	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	4413      	add	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	440b      	add	r3, r1
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d109      	bne.n	800288a <vTaskSwitchContext+0x5a>
	__asm volatile
 8002876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800287a:	f383 8811 	msr	BASEPRI, r3
 800287e:	f3bf 8f6f 	isb	sy
 8002882:	f3bf 8f4f 	dsb	sy
 8002886:	607b      	str	r3, [r7, #4]
 8002888:	e7fe      	b.n	8002888 <vTaskSwitchContext+0x58>
 800288a:	697a      	ldr	r2, [r7, #20]
 800288c:	4613      	mov	r3, r2
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	4413      	add	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	4a11      	ldr	r2, [pc, #68]	; (80028dc <vTaskSwitchContext+0xac>)
 8002896:	4413      	add	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	685a      	ldr	r2, [r3, #4]
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	605a      	str	r2, [r3, #4]
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	685a      	ldr	r2, [r3, #4]
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	3308      	adds	r3, #8
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d104      	bne.n	80028ba <vTaskSwitchContext+0x8a>
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	685a      	ldr	r2, [r3, #4]
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	605a      	str	r2, [r3, #4]
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	4a07      	ldr	r2, [pc, #28]	; (80028e0 <vTaskSwitchContext+0xb0>)
 80028c2:	6013      	str	r3, [r2, #0]
}
 80028c4:	bf00      	nop
 80028c6:	371c      	adds	r7, #28
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr
 80028d0:	200003a8 	.word	0x200003a8
 80028d4:	20000394 	.word	0x20000394
 80028d8:	20000388 	.word	0x20000388
 80028dc:	20000284 	.word	0x20000284
 80028e0:	20000280 	.word	0x20000280

080028e4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d109      	bne.n	8002908 <vTaskPlaceOnEventList+0x24>
 80028f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f8:	f383 8811 	msr	BASEPRI, r3
 80028fc:	f3bf 8f6f 	isb	sy
 8002900:	f3bf 8f4f 	dsb	sy
 8002904:	60fb      	str	r3, [r7, #12]
 8002906:	e7fe      	b.n	8002906 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002908:	4b07      	ldr	r3, [pc, #28]	; (8002928 <vTaskPlaceOnEventList+0x44>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	3318      	adds	r3, #24
 800290e:	4619      	mov	r1, r3
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f7fe fff9 	bl	8001908 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002916:	2101      	movs	r1, #1
 8002918:	6838      	ldr	r0, [r7, #0]
 800291a:	f000 fa5f 	bl	8002ddc <prvAddCurrentTaskToDelayedList>
}
 800291e:	bf00      	nop
 8002920:	3710      	adds	r7, #16
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	20000280 	.word	0x20000280

0800292c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d109      	bne.n	8002956 <xTaskRemoveFromEventList+0x2a>
 8002942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002946:	f383 8811 	msr	BASEPRI, r3
 800294a:	f3bf 8f6f 	isb	sy
 800294e:	f3bf 8f4f 	dsb	sy
 8002952:	60fb      	str	r3, [r7, #12]
 8002954:	e7fe      	b.n	8002954 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	3318      	adds	r3, #24
 800295a:	4618      	mov	r0, r3
 800295c:	f7ff f80d 	bl	800197a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002960:	4b1d      	ldr	r3, [pc, #116]	; (80029d8 <xTaskRemoveFromEventList+0xac>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d11c      	bne.n	80029a2 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	3304      	adds	r3, #4
 800296c:	4618      	mov	r0, r3
 800296e:	f7ff f804 	bl	800197a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002976:	2201      	movs	r2, #1
 8002978:	409a      	lsls	r2, r3
 800297a:	4b18      	ldr	r3, [pc, #96]	; (80029dc <xTaskRemoveFromEventList+0xb0>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4313      	orrs	r3, r2
 8002980:	4a16      	ldr	r2, [pc, #88]	; (80029dc <xTaskRemoveFromEventList+0xb0>)
 8002982:	6013      	str	r3, [r2, #0]
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002988:	4613      	mov	r3, r2
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	4413      	add	r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	4a13      	ldr	r2, [pc, #76]	; (80029e0 <xTaskRemoveFromEventList+0xb4>)
 8002992:	441a      	add	r2, r3
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	3304      	adds	r3, #4
 8002998:	4619      	mov	r1, r3
 800299a:	4610      	mov	r0, r2
 800299c:	f7fe ff90 	bl	80018c0 <vListInsertEnd>
 80029a0:	e005      	b.n	80029ae <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	3318      	adds	r3, #24
 80029a6:	4619      	mov	r1, r3
 80029a8:	480e      	ldr	r0, [pc, #56]	; (80029e4 <xTaskRemoveFromEventList+0xb8>)
 80029aa:	f7fe ff89 	bl	80018c0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029b2:	4b0d      	ldr	r3, [pc, #52]	; (80029e8 <xTaskRemoveFromEventList+0xbc>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d905      	bls.n	80029c8 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80029bc:	2301      	movs	r3, #1
 80029be:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80029c0:	4b0a      	ldr	r3, [pc, #40]	; (80029ec <xTaskRemoveFromEventList+0xc0>)
 80029c2:	2201      	movs	r2, #1
 80029c4:	601a      	str	r2, [r3, #0]
 80029c6:	e001      	b.n	80029cc <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80029c8:	2300      	movs	r3, #0
 80029ca:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80029cc:	697b      	ldr	r3, [r7, #20]
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3718      	adds	r7, #24
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	200003a8 	.word	0x200003a8
 80029dc:	20000388 	.word	0x20000388
 80029e0:	20000284 	.word	0x20000284
 80029e4:	20000340 	.word	0x20000340
 80029e8:	20000280 	.word	0x20000280
 80029ec:	20000394 	.word	0x20000394

080029f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80029f8:	4b06      	ldr	r3, [pc, #24]	; (8002a14 <vTaskInternalSetTimeOutState+0x24>)
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002a00:	4b05      	ldr	r3, [pc, #20]	; (8002a18 <vTaskInternalSetTimeOutState+0x28>)
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	605a      	str	r2, [r3, #4]
}
 8002a08:	bf00      	nop
 8002a0a:	370c      	adds	r7, #12
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr
 8002a14:	20000398 	.word	0x20000398
 8002a18:	20000384 	.word	0x20000384

08002a1c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b088      	sub	sp, #32
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d109      	bne.n	8002a40 <xTaskCheckForTimeOut+0x24>
 8002a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a30:	f383 8811 	msr	BASEPRI, r3
 8002a34:	f3bf 8f6f 	isb	sy
 8002a38:	f3bf 8f4f 	dsb	sy
 8002a3c:	613b      	str	r3, [r7, #16]
 8002a3e:	e7fe      	b.n	8002a3e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d109      	bne.n	8002a5a <xTaskCheckForTimeOut+0x3e>
 8002a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a4a:	f383 8811 	msr	BASEPRI, r3
 8002a4e:	f3bf 8f6f 	isb	sy
 8002a52:	f3bf 8f4f 	dsb	sy
 8002a56:	60fb      	str	r3, [r7, #12]
 8002a58:	e7fe      	b.n	8002a58 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8002a5a:	f000 fb4f 	bl	80030fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002a5e:	4b1d      	ldr	r3, [pc, #116]	; (8002ad4 <xTaskCheckForTimeOut+0xb8>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	69ba      	ldr	r2, [r7, #24]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a76:	d102      	bne.n	8002a7e <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	61fb      	str	r3, [r7, #28]
 8002a7c:	e023      	b.n	8002ac6 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	4b15      	ldr	r3, [pc, #84]	; (8002ad8 <xTaskCheckForTimeOut+0xbc>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d007      	beq.n	8002a9a <xTaskCheckForTimeOut+0x7e>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d302      	bcc.n	8002a9a <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002a94:	2301      	movs	r3, #1
 8002a96:	61fb      	str	r3, [r7, #28]
 8002a98:	e015      	b.n	8002ac6 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d20b      	bcs.n	8002abc <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	1ad2      	subs	r2, r2, r3
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f7ff ff9d 	bl	80029f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	61fb      	str	r3, [r7, #28]
 8002aba:	e004      	b.n	8002ac6 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002ac6:	f000 fb47 	bl	8003158 <vPortExitCritical>

	return xReturn;
 8002aca:	69fb      	ldr	r3, [r7, #28]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3720      	adds	r7, #32
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	20000384 	.word	0x20000384
 8002ad8:	20000398 	.word	0x20000398

08002adc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002ae0:	4b03      	ldr	r3, [pc, #12]	; (8002af0 <vTaskMissedYield+0x14>)
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	601a      	str	r2, [r3, #0]
}
 8002ae6:	bf00      	nop
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr
 8002af0:	20000394 	.word	0x20000394

08002af4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002afc:	f000 f852 	bl	8002ba4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002b00:	4b06      	ldr	r3, [pc, #24]	; (8002b1c <prvIdleTask+0x28>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d9f9      	bls.n	8002afc <prvIdleTask+0x8>
			{
				taskYIELD();
 8002b08:	4b05      	ldr	r3, [pc, #20]	; (8002b20 <prvIdleTask+0x2c>)
 8002b0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b0e:	601a      	str	r2, [r3, #0]
 8002b10:	f3bf 8f4f 	dsb	sy
 8002b14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002b18:	e7f0      	b.n	8002afc <prvIdleTask+0x8>
 8002b1a:	bf00      	nop
 8002b1c:	20000284 	.word	0x20000284
 8002b20:	e000ed04 	.word	0xe000ed04

08002b24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	607b      	str	r3, [r7, #4]
 8002b2e:	e00c      	b.n	8002b4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	4413      	add	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4a12      	ldr	r2, [pc, #72]	; (8002b84 <prvInitialiseTaskLists+0x60>)
 8002b3c:	4413      	add	r3, r2
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7fe fe91 	bl	8001866 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3301      	adds	r3, #1
 8002b48:	607b      	str	r3, [r7, #4]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2b06      	cmp	r3, #6
 8002b4e:	d9ef      	bls.n	8002b30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002b50:	480d      	ldr	r0, [pc, #52]	; (8002b88 <prvInitialiseTaskLists+0x64>)
 8002b52:	f7fe fe88 	bl	8001866 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002b56:	480d      	ldr	r0, [pc, #52]	; (8002b8c <prvInitialiseTaskLists+0x68>)
 8002b58:	f7fe fe85 	bl	8001866 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002b5c:	480c      	ldr	r0, [pc, #48]	; (8002b90 <prvInitialiseTaskLists+0x6c>)
 8002b5e:	f7fe fe82 	bl	8001866 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002b62:	480c      	ldr	r0, [pc, #48]	; (8002b94 <prvInitialiseTaskLists+0x70>)
 8002b64:	f7fe fe7f 	bl	8001866 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002b68:	480b      	ldr	r0, [pc, #44]	; (8002b98 <prvInitialiseTaskLists+0x74>)
 8002b6a:	f7fe fe7c 	bl	8001866 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002b6e:	4b0b      	ldr	r3, [pc, #44]	; (8002b9c <prvInitialiseTaskLists+0x78>)
 8002b70:	4a05      	ldr	r2, [pc, #20]	; (8002b88 <prvInitialiseTaskLists+0x64>)
 8002b72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002b74:	4b0a      	ldr	r3, [pc, #40]	; (8002ba0 <prvInitialiseTaskLists+0x7c>)
 8002b76:	4a05      	ldr	r2, [pc, #20]	; (8002b8c <prvInitialiseTaskLists+0x68>)
 8002b78:	601a      	str	r2, [r3, #0]
}
 8002b7a:	bf00      	nop
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000284 	.word	0x20000284
 8002b88:	20000310 	.word	0x20000310
 8002b8c:	20000324 	.word	0x20000324
 8002b90:	20000340 	.word	0x20000340
 8002b94:	20000354 	.word	0x20000354
 8002b98:	2000036c 	.word	0x2000036c
 8002b9c:	20000338 	.word	0x20000338
 8002ba0:	2000033c 	.word	0x2000033c

08002ba4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002baa:	e019      	b.n	8002be0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002bac:	f000 faa6 	bl	80030fc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002bb0:	4b0f      	ldr	r3, [pc, #60]	; (8002bf0 <prvCheckTasksWaitingTermination+0x4c>)
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3304      	adds	r3, #4
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fe fedc 	bl	800197a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002bc2:	4b0c      	ldr	r3, [pc, #48]	; (8002bf4 <prvCheckTasksWaitingTermination+0x50>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	4a0a      	ldr	r2, [pc, #40]	; (8002bf4 <prvCheckTasksWaitingTermination+0x50>)
 8002bca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002bcc:	4b0a      	ldr	r3, [pc, #40]	; (8002bf8 <prvCheckTasksWaitingTermination+0x54>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	4a09      	ldr	r2, [pc, #36]	; (8002bf8 <prvCheckTasksWaitingTermination+0x54>)
 8002bd4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002bd6:	f000 fabf 	bl	8003158 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 f80e 	bl	8002bfc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002be0:	4b05      	ldr	r3, [pc, #20]	; (8002bf8 <prvCheckTasksWaitingTermination+0x54>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1e1      	bne.n	8002bac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002be8:	bf00      	nop
 8002bea:	3708      	adds	r7, #8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	20000354 	.word	0x20000354
 8002bf4:	20000380 	.word	0x20000380
 8002bf8:	20000368 	.word	0x20000368

08002bfc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d108      	bne.n	8002c20 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c12:	4618      	mov	r0, r3
 8002c14:	f000 fc10 	bl	8003438 <vPortFree>
				vPortFree( pxTCB );
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 fc0d 	bl	8003438 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002c1e:	e017      	b.n	8002c50 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d103      	bne.n	8002c32 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f000 fc04 	bl	8003438 <vPortFree>
	}
 8002c30:	e00e      	b.n	8002c50 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d009      	beq.n	8002c50 <prvDeleteTCB+0x54>
 8002c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c40:	f383 8811 	msr	BASEPRI, r3
 8002c44:	f3bf 8f6f 	isb	sy
 8002c48:	f3bf 8f4f 	dsb	sy
 8002c4c:	60fb      	str	r3, [r7, #12]
 8002c4e:	e7fe      	b.n	8002c4e <prvDeleteTCB+0x52>
	}
 8002c50:	bf00      	nop
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c5e:	4b0c      	ldr	r3, [pc, #48]	; (8002c90 <prvResetNextTaskUnblockTime+0x38>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d104      	bne.n	8002c72 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002c68:	4b0a      	ldr	r3, [pc, #40]	; (8002c94 <prvResetNextTaskUnblockTime+0x3c>)
 8002c6a:	f04f 32ff 	mov.w	r2, #4294967295
 8002c6e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002c70:	e008      	b.n	8002c84 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c72:	4b07      	ldr	r3, [pc, #28]	; (8002c90 <prvResetNextTaskUnblockTime+0x38>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	4a04      	ldr	r2, [pc, #16]	; (8002c94 <prvResetNextTaskUnblockTime+0x3c>)
 8002c82:	6013      	str	r3, [r2, #0]
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr
 8002c90:	20000338 	.word	0x20000338
 8002c94:	200003a0 	.word	0x200003a0

08002c98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002c9e:	4b0b      	ldr	r3, [pc, #44]	; (8002ccc <xTaskGetSchedulerState+0x34>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d102      	bne.n	8002cac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	607b      	str	r3, [r7, #4]
 8002caa:	e008      	b.n	8002cbe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cac:	4b08      	ldr	r3, [pc, #32]	; (8002cd0 <xTaskGetSchedulerState+0x38>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d102      	bne.n	8002cba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	607b      	str	r3, [r7, #4]
 8002cb8:	e001      	b.n	8002cbe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002cbe:	687b      	ldr	r3, [r7, #4]
	}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	2000038c 	.word	0x2000038c
 8002cd0:	200003a8 	.word	0x200003a8

08002cd4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d06c      	beq.n	8002dc4 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002cea:	4b39      	ldr	r3, [pc, #228]	; (8002dd0 <xTaskPriorityDisinherit+0xfc>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	693a      	ldr	r2, [r7, #16]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d009      	beq.n	8002d08 <xTaskPriorityDisinherit+0x34>
 8002cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cf8:	f383 8811 	msr	BASEPRI, r3
 8002cfc:	f3bf 8f6f 	isb	sy
 8002d00:	f3bf 8f4f 	dsb	sy
 8002d04:	60fb      	str	r3, [r7, #12]
 8002d06:	e7fe      	b.n	8002d06 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d109      	bne.n	8002d24 <xTaskPriorityDisinherit+0x50>
 8002d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d14:	f383 8811 	msr	BASEPRI, r3
 8002d18:	f3bf 8f6f 	isb	sy
 8002d1c:	f3bf 8f4f 	dsb	sy
 8002d20:	60bb      	str	r3, [r7, #8]
 8002d22:	e7fe      	b.n	8002d22 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d28:	1e5a      	subs	r2, r3, #1
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d044      	beq.n	8002dc4 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d140      	bne.n	8002dc4 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	3304      	adds	r3, #4
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fe fe17 	bl	800197a <uxListRemove>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d115      	bne.n	8002d7e <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d56:	491f      	ldr	r1, [pc, #124]	; (8002dd4 <xTaskPriorityDisinherit+0x100>)
 8002d58:	4613      	mov	r3, r2
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	4413      	add	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	440b      	add	r3, r1
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d10a      	bne.n	8002d7e <xTaskPriorityDisinherit+0xaa>
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d72:	43da      	mvns	r2, r3
 8002d74:	4b18      	ldr	r3, [pc, #96]	; (8002dd8 <xTaskPriorityDisinherit+0x104>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	4a17      	ldr	r2, [pc, #92]	; (8002dd8 <xTaskPriorityDisinherit+0x104>)
 8002d7c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d8a:	f1c3 0207 	rsb	r2, r3, #7
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d96:	2201      	movs	r2, #1
 8002d98:	409a      	lsls	r2, r3
 8002d9a:	4b0f      	ldr	r3, [pc, #60]	; (8002dd8 <xTaskPriorityDisinherit+0x104>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	4a0d      	ldr	r2, [pc, #52]	; (8002dd8 <xTaskPriorityDisinherit+0x104>)
 8002da2:	6013      	str	r3, [r2, #0]
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002da8:	4613      	mov	r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	4413      	add	r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	4a08      	ldr	r2, [pc, #32]	; (8002dd4 <xTaskPriorityDisinherit+0x100>)
 8002db2:	441a      	add	r2, r3
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	3304      	adds	r3, #4
 8002db8:	4619      	mov	r1, r3
 8002dba:	4610      	mov	r0, r2
 8002dbc:	f7fe fd80 	bl	80018c0 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002dc4:	697b      	ldr	r3, [r7, #20]
	}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	20000280 	.word	0x20000280
 8002dd4:	20000284 	.word	0x20000284
 8002dd8:	20000388 	.word	0x20000388

08002ddc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002de6:	4b29      	ldr	r3, [pc, #164]	; (8002e8c <prvAddCurrentTaskToDelayedList+0xb0>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002dec:	4b28      	ldr	r3, [pc, #160]	; (8002e90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	3304      	adds	r3, #4
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7fe fdc1 	bl	800197a <uxListRemove>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d10b      	bne.n	8002e16 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002dfe:	4b24      	ldr	r3, [pc, #144]	; (8002e90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e04:	2201      	movs	r2, #1
 8002e06:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0a:	43da      	mvns	r2, r3
 8002e0c:	4b21      	ldr	r3, [pc, #132]	; (8002e94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4013      	ands	r3, r2
 8002e12:	4a20      	ldr	r2, [pc, #128]	; (8002e94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002e14:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e1c:	d10a      	bne.n	8002e34 <prvAddCurrentTaskToDelayedList+0x58>
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d007      	beq.n	8002e34 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e24:	4b1a      	ldr	r3, [pc, #104]	; (8002e90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	3304      	adds	r3, #4
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	481a      	ldr	r0, [pc, #104]	; (8002e98 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002e2e:	f7fe fd47 	bl	80018c0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002e32:	e026      	b.n	8002e82 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4413      	add	r3, r2
 8002e3a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002e3c:	4b14      	ldr	r3, [pc, #80]	; (8002e90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68ba      	ldr	r2, [r7, #8]
 8002e42:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002e44:	68ba      	ldr	r2, [r7, #8]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d209      	bcs.n	8002e60 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e4c:	4b13      	ldr	r3, [pc, #76]	; (8002e9c <prvAddCurrentTaskToDelayedList+0xc0>)
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	4b0f      	ldr	r3, [pc, #60]	; (8002e90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	3304      	adds	r3, #4
 8002e56:	4619      	mov	r1, r3
 8002e58:	4610      	mov	r0, r2
 8002e5a:	f7fe fd55 	bl	8001908 <vListInsert>
}
 8002e5e:	e010      	b.n	8002e82 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e60:	4b0f      	ldr	r3, [pc, #60]	; (8002ea0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	4b0a      	ldr	r3, [pc, #40]	; (8002e90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	3304      	adds	r3, #4
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	4610      	mov	r0, r2
 8002e6e:	f7fe fd4b 	bl	8001908 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002e72:	4b0c      	ldr	r3, [pc, #48]	; (8002ea4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d202      	bcs.n	8002e82 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002e7c:	4a09      	ldr	r2, [pc, #36]	; (8002ea4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	6013      	str	r3, [r2, #0]
}
 8002e82:	bf00      	nop
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	20000384 	.word	0x20000384
 8002e90:	20000280 	.word	0x20000280
 8002e94:	20000388 	.word	0x20000388
 8002e98:	2000036c 	.word	0x2000036c
 8002e9c:	2000033c 	.word	0x2000033c
 8002ea0:	20000338 	.word	0x20000338
 8002ea4:	200003a0 	.word	0x200003a0

08002ea8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	3b04      	subs	r3, #4
 8002eb8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002ec0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	3b04      	subs	r3, #4
 8002ec6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	f023 0201 	bic.w	r2, r3, #1
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	3b04      	subs	r3, #4
 8002ed6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002ed8:	4a0c      	ldr	r2, [pc, #48]	; (8002f0c <pxPortInitialiseStack+0x64>)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	3b14      	subs	r3, #20
 8002ee2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	3b04      	subs	r3, #4
 8002eee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f06f 0202 	mvn.w	r2, #2
 8002ef6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	3b20      	subs	r3, #32
 8002efc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002efe:	68fb      	ldr	r3, [r7, #12]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	08002f11 	.word	0x08002f11

08002f10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002f16:	2300      	movs	r3, #0
 8002f18:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002f1a:	4b11      	ldr	r3, [pc, #68]	; (8002f60 <prvTaskExitError+0x50>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f22:	d009      	beq.n	8002f38 <prvTaskExitError+0x28>
 8002f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f28:	f383 8811 	msr	BASEPRI, r3
 8002f2c:	f3bf 8f6f 	isb	sy
 8002f30:	f3bf 8f4f 	dsb	sy
 8002f34:	60fb      	str	r3, [r7, #12]
 8002f36:	e7fe      	b.n	8002f36 <prvTaskExitError+0x26>
 8002f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f3c:	f383 8811 	msr	BASEPRI, r3
 8002f40:	f3bf 8f6f 	isb	sy
 8002f44:	f3bf 8f4f 	dsb	sy
 8002f48:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002f4a:	bf00      	nop
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0fc      	beq.n	8002f4c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002f52:	bf00      	nop
 8002f54:	3714      	adds	r7, #20
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	2000000c 	.word	0x2000000c
	...

08002f70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002f70:	4b07      	ldr	r3, [pc, #28]	; (8002f90 <pxCurrentTCBConst2>)
 8002f72:	6819      	ldr	r1, [r3, #0]
 8002f74:	6808      	ldr	r0, [r1, #0]
 8002f76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f7a:	f380 8809 	msr	PSP, r0
 8002f7e:	f3bf 8f6f 	isb	sy
 8002f82:	f04f 0000 	mov.w	r0, #0
 8002f86:	f380 8811 	msr	BASEPRI, r0
 8002f8a:	4770      	bx	lr
 8002f8c:	f3af 8000 	nop.w

08002f90 <pxCurrentTCBConst2>:
 8002f90:	20000280 	.word	0x20000280
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002f94:	bf00      	nop
 8002f96:	bf00      	nop

08002f98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002f98:	4808      	ldr	r0, [pc, #32]	; (8002fbc <prvPortStartFirstTask+0x24>)
 8002f9a:	6800      	ldr	r0, [r0, #0]
 8002f9c:	6800      	ldr	r0, [r0, #0]
 8002f9e:	f380 8808 	msr	MSP, r0
 8002fa2:	f04f 0000 	mov.w	r0, #0
 8002fa6:	f380 8814 	msr	CONTROL, r0
 8002faa:	b662      	cpsie	i
 8002fac:	b661      	cpsie	f
 8002fae:	f3bf 8f4f 	dsb	sy
 8002fb2:	f3bf 8f6f 	isb	sy
 8002fb6:	df00      	svc	0
 8002fb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002fba:	bf00      	nop
 8002fbc:	e000ed08 	.word	0xe000ed08

08002fc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002fc6:	4b44      	ldr	r3, [pc, #272]	; (80030d8 <xPortStartScheduler+0x118>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a44      	ldr	r2, [pc, #272]	; (80030dc <xPortStartScheduler+0x11c>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d109      	bne.n	8002fe4 <xPortStartScheduler+0x24>
 8002fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd4:	f383 8811 	msr	BASEPRI, r3
 8002fd8:	f3bf 8f6f 	isb	sy
 8002fdc:	f3bf 8f4f 	dsb	sy
 8002fe0:	613b      	str	r3, [r7, #16]
 8002fe2:	e7fe      	b.n	8002fe2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002fe4:	4b3c      	ldr	r3, [pc, #240]	; (80030d8 <xPortStartScheduler+0x118>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a3d      	ldr	r2, [pc, #244]	; (80030e0 <xPortStartScheduler+0x120>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d109      	bne.n	8003002 <xPortStartScheduler+0x42>
 8002fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ff2:	f383 8811 	msr	BASEPRI, r3
 8002ff6:	f3bf 8f6f 	isb	sy
 8002ffa:	f3bf 8f4f 	dsb	sy
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	e7fe      	b.n	8003000 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003002:	4b38      	ldr	r3, [pc, #224]	; (80030e4 <xPortStartScheduler+0x124>)
 8003004:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	b2db      	uxtb	r3, r3
 800300c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	22ff      	movs	r2, #255	; 0xff
 8003012:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	b2db      	uxtb	r3, r3
 800301a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800301c:	78fb      	ldrb	r3, [r7, #3]
 800301e:	b2db      	uxtb	r3, r3
 8003020:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003024:	b2da      	uxtb	r2, r3
 8003026:	4b30      	ldr	r3, [pc, #192]	; (80030e8 <xPortStartScheduler+0x128>)
 8003028:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800302a:	4b30      	ldr	r3, [pc, #192]	; (80030ec <xPortStartScheduler+0x12c>)
 800302c:	2207      	movs	r2, #7
 800302e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003030:	e009      	b.n	8003046 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003032:	4b2e      	ldr	r3, [pc, #184]	; (80030ec <xPortStartScheduler+0x12c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	3b01      	subs	r3, #1
 8003038:	4a2c      	ldr	r2, [pc, #176]	; (80030ec <xPortStartScheduler+0x12c>)
 800303a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800303c:	78fb      	ldrb	r3, [r7, #3]
 800303e:	b2db      	uxtb	r3, r3
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	b2db      	uxtb	r3, r3
 8003044:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003046:	78fb      	ldrb	r3, [r7, #3]
 8003048:	b2db      	uxtb	r3, r3
 800304a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800304e:	2b80      	cmp	r3, #128	; 0x80
 8003050:	d0ef      	beq.n	8003032 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003052:	4b26      	ldr	r3, [pc, #152]	; (80030ec <xPortStartScheduler+0x12c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f1c3 0307 	rsb	r3, r3, #7
 800305a:	2b04      	cmp	r3, #4
 800305c:	d009      	beq.n	8003072 <xPortStartScheduler+0xb2>
 800305e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003062:	f383 8811 	msr	BASEPRI, r3
 8003066:	f3bf 8f6f 	isb	sy
 800306a:	f3bf 8f4f 	dsb	sy
 800306e:	60bb      	str	r3, [r7, #8]
 8003070:	e7fe      	b.n	8003070 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003072:	4b1e      	ldr	r3, [pc, #120]	; (80030ec <xPortStartScheduler+0x12c>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	021b      	lsls	r3, r3, #8
 8003078:	4a1c      	ldr	r2, [pc, #112]	; (80030ec <xPortStartScheduler+0x12c>)
 800307a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800307c:	4b1b      	ldr	r3, [pc, #108]	; (80030ec <xPortStartScheduler+0x12c>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003084:	4a19      	ldr	r2, [pc, #100]	; (80030ec <xPortStartScheduler+0x12c>)
 8003086:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	b2da      	uxtb	r2, r3
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003090:	4b17      	ldr	r3, [pc, #92]	; (80030f0 <xPortStartScheduler+0x130>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a16      	ldr	r2, [pc, #88]	; (80030f0 <xPortStartScheduler+0x130>)
 8003096:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800309a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800309c:	4b14      	ldr	r3, [pc, #80]	; (80030f0 <xPortStartScheduler+0x130>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a13      	ldr	r2, [pc, #76]	; (80030f0 <xPortStartScheduler+0x130>)
 80030a2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80030a6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80030a8:	f000 f8d6 	bl	8003258 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80030ac:	4b11      	ldr	r3, [pc, #68]	; (80030f4 <xPortStartScheduler+0x134>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80030b2:	f000 f8f5 	bl	80032a0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80030b6:	4b10      	ldr	r3, [pc, #64]	; (80030f8 <xPortStartScheduler+0x138>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a0f      	ldr	r2, [pc, #60]	; (80030f8 <xPortStartScheduler+0x138>)
 80030bc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80030c0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80030c2:	f7ff ff69 	bl	8002f98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80030c6:	f7ff fbb3 	bl	8002830 <vTaskSwitchContext>
	prvTaskExitError();
 80030ca:	f7ff ff21 	bl	8002f10 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3718      	adds	r7, #24
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	e000ed00 	.word	0xe000ed00
 80030dc:	410fc271 	.word	0x410fc271
 80030e0:	410fc270 	.word	0x410fc270
 80030e4:	e000e400 	.word	0xe000e400
 80030e8:	200003ac 	.word	0x200003ac
 80030ec:	200003b0 	.word	0x200003b0
 80030f0:	e000ed20 	.word	0xe000ed20
 80030f4:	2000000c 	.word	0x2000000c
 80030f8:	e000ef34 	.word	0xe000ef34

080030fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003106:	f383 8811 	msr	BASEPRI, r3
 800310a:	f3bf 8f6f 	isb	sy
 800310e:	f3bf 8f4f 	dsb	sy
 8003112:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003114:	4b0e      	ldr	r3, [pc, #56]	; (8003150 <vPortEnterCritical+0x54>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	3301      	adds	r3, #1
 800311a:	4a0d      	ldr	r2, [pc, #52]	; (8003150 <vPortEnterCritical+0x54>)
 800311c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800311e:	4b0c      	ldr	r3, [pc, #48]	; (8003150 <vPortEnterCritical+0x54>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d10e      	bne.n	8003144 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003126:	4b0b      	ldr	r3, [pc, #44]	; (8003154 <vPortEnterCritical+0x58>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	d009      	beq.n	8003144 <vPortEnterCritical+0x48>
 8003130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003134:	f383 8811 	msr	BASEPRI, r3
 8003138:	f3bf 8f6f 	isb	sy
 800313c:	f3bf 8f4f 	dsb	sy
 8003140:	603b      	str	r3, [r7, #0]
 8003142:	e7fe      	b.n	8003142 <vPortEnterCritical+0x46>
	}
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	2000000c 	.word	0x2000000c
 8003154:	e000ed04 	.word	0xe000ed04

08003158 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800315e:	4b11      	ldr	r3, [pc, #68]	; (80031a4 <vPortExitCritical+0x4c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d109      	bne.n	800317a <vPortExitCritical+0x22>
 8003166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800316a:	f383 8811 	msr	BASEPRI, r3
 800316e:	f3bf 8f6f 	isb	sy
 8003172:	f3bf 8f4f 	dsb	sy
 8003176:	607b      	str	r3, [r7, #4]
 8003178:	e7fe      	b.n	8003178 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800317a:	4b0a      	ldr	r3, [pc, #40]	; (80031a4 <vPortExitCritical+0x4c>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	3b01      	subs	r3, #1
 8003180:	4a08      	ldr	r2, [pc, #32]	; (80031a4 <vPortExitCritical+0x4c>)
 8003182:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003184:	4b07      	ldr	r3, [pc, #28]	; (80031a4 <vPortExitCritical+0x4c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d104      	bne.n	8003196 <vPortExitCritical+0x3e>
 800318c:	2300      	movs	r3, #0
 800318e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8003196:	bf00      	nop
 8003198:	370c      	adds	r7, #12
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	2000000c 	.word	0x2000000c
	...

080031b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80031b0:	f3ef 8009 	mrs	r0, PSP
 80031b4:	f3bf 8f6f 	isb	sy
 80031b8:	4b15      	ldr	r3, [pc, #84]	; (8003210 <pxCurrentTCBConst>)
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	f01e 0f10 	tst.w	lr, #16
 80031c0:	bf08      	it	eq
 80031c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80031c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031ca:	6010      	str	r0, [r2, #0]
 80031cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80031d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80031d4:	f380 8811 	msr	BASEPRI, r0
 80031d8:	f3bf 8f4f 	dsb	sy
 80031dc:	f3bf 8f6f 	isb	sy
 80031e0:	f7ff fb26 	bl	8002830 <vTaskSwitchContext>
 80031e4:	f04f 0000 	mov.w	r0, #0
 80031e8:	f380 8811 	msr	BASEPRI, r0
 80031ec:	bc09      	pop	{r0, r3}
 80031ee:	6819      	ldr	r1, [r3, #0]
 80031f0:	6808      	ldr	r0, [r1, #0]
 80031f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031f6:	f01e 0f10 	tst.w	lr, #16
 80031fa:	bf08      	it	eq
 80031fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003200:	f380 8809 	msr	PSP, r0
 8003204:	f3bf 8f6f 	isb	sy
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	f3af 8000 	nop.w

08003210 <pxCurrentTCBConst>:
 8003210:	20000280 	.word	0x20000280
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003214:	bf00      	nop
 8003216:	bf00      	nop

08003218 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
	__asm volatile
 800321e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003222:	f383 8811 	msr	BASEPRI, r3
 8003226:	f3bf 8f6f 	isb	sy
 800322a:	f3bf 8f4f 	dsb	sy
 800322e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003230:	f7ff fa46 	bl	80026c0 <xTaskIncrementTick>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d003      	beq.n	8003242 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800323a:	4b06      	ldr	r3, [pc, #24]	; (8003254 <xPortSysTickHandler+0x3c>)
 800323c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	2300      	movs	r3, #0
 8003244:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800324c:	bf00      	nop
 800324e:	3708      	adds	r7, #8
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	e000ed04 	.word	0xe000ed04

08003258 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800325c:	4b0b      	ldr	r3, [pc, #44]	; (800328c <vPortSetupTimerInterrupt+0x34>)
 800325e:	2200      	movs	r2, #0
 8003260:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003262:	4b0b      	ldr	r3, [pc, #44]	; (8003290 <vPortSetupTimerInterrupt+0x38>)
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003268:	4b0a      	ldr	r3, [pc, #40]	; (8003294 <vPortSetupTimerInterrupt+0x3c>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a0a      	ldr	r2, [pc, #40]	; (8003298 <vPortSetupTimerInterrupt+0x40>)
 800326e:	fba2 2303 	umull	r2, r3, r2, r3
 8003272:	099b      	lsrs	r3, r3, #6
 8003274:	4a09      	ldr	r2, [pc, #36]	; (800329c <vPortSetupTimerInterrupt+0x44>)
 8003276:	3b01      	subs	r3, #1
 8003278:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800327a:	4b04      	ldr	r3, [pc, #16]	; (800328c <vPortSetupTimerInterrupt+0x34>)
 800327c:	2207      	movs	r2, #7
 800327e:	601a      	str	r2, [r3, #0]
}
 8003280:	bf00      	nop
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	e000e010 	.word	0xe000e010
 8003290:	e000e018 	.word	0xe000e018
 8003294:	20000000 	.word	0x20000000
 8003298:	10624dd3 	.word	0x10624dd3
 800329c:	e000e014 	.word	0xe000e014

080032a0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80032a0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80032b0 <vPortEnableVFP+0x10>
 80032a4:	6801      	ldr	r1, [r0, #0]
 80032a6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80032aa:	6001      	str	r1, [r0, #0]
 80032ac:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80032ae:	bf00      	nop
 80032b0:	e000ed88 	.word	0xe000ed88

080032b4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b08a      	sub	sp, #40	; 0x28
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80032bc:	2300      	movs	r3, #0
 80032be:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80032c0:	f7ff f954 	bl	800256c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80032c4:	4b57      	ldr	r3, [pc, #348]	; (8003424 <pvPortMalloc+0x170>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d101      	bne.n	80032d0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80032cc:	f000 f90c 	bl	80034e8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80032d0:	4b55      	ldr	r3, [pc, #340]	; (8003428 <pvPortMalloc+0x174>)
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4013      	ands	r3, r2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	f040 808c 	bne.w	80033f6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d01c      	beq.n	800331e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80032e4:	2208      	movs	r2, #8
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4413      	add	r3, r2
 80032ea:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d013      	beq.n	800331e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f023 0307 	bic.w	r3, r3, #7
 80032fc:	3308      	adds	r3, #8
 80032fe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f003 0307 	and.w	r3, r3, #7
 8003306:	2b00      	cmp	r3, #0
 8003308:	d009      	beq.n	800331e <pvPortMalloc+0x6a>
	__asm volatile
 800330a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800330e:	f383 8811 	msr	BASEPRI, r3
 8003312:	f3bf 8f6f 	isb	sy
 8003316:	f3bf 8f4f 	dsb	sy
 800331a:	617b      	str	r3, [r7, #20]
 800331c:	e7fe      	b.n	800331c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d068      	beq.n	80033f6 <pvPortMalloc+0x142>
 8003324:	4b41      	ldr	r3, [pc, #260]	; (800342c <pvPortMalloc+0x178>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	429a      	cmp	r2, r3
 800332c:	d863      	bhi.n	80033f6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800332e:	4b40      	ldr	r3, [pc, #256]	; (8003430 <pvPortMalloc+0x17c>)
 8003330:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003332:	4b3f      	ldr	r3, [pc, #252]	; (8003430 <pvPortMalloc+0x17c>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003338:	e004      	b.n	8003344 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800333a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800333e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	429a      	cmp	r2, r3
 800334c:	d903      	bls.n	8003356 <pvPortMalloc+0xa2>
 800334e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1f1      	bne.n	800333a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003356:	4b33      	ldr	r3, [pc, #204]	; (8003424 <pvPortMalloc+0x170>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800335c:	429a      	cmp	r2, r3
 800335e:	d04a      	beq.n	80033f6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003360:	6a3b      	ldr	r3, [r7, #32]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2208      	movs	r2, #8
 8003366:	4413      	add	r3, r2
 8003368:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800336a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003374:	685a      	ldr	r2, [r3, #4]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	1ad2      	subs	r2, r2, r3
 800337a:	2308      	movs	r3, #8
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	429a      	cmp	r2, r3
 8003380:	d91e      	bls.n	80033c0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4413      	add	r3, r2
 8003388:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	f003 0307 	and.w	r3, r3, #7
 8003390:	2b00      	cmp	r3, #0
 8003392:	d009      	beq.n	80033a8 <pvPortMalloc+0xf4>
 8003394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003398:	f383 8811 	msr	BASEPRI, r3
 800339c:	f3bf 8f6f 	isb	sy
 80033a0:	f3bf 8f4f 	dsb	sy
 80033a4:	613b      	str	r3, [r7, #16]
 80033a6:	e7fe      	b.n	80033a6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80033a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033aa:	685a      	ldr	r2, [r3, #4]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	1ad2      	subs	r2, r2, r3
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80033b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80033ba:	69b8      	ldr	r0, [r7, #24]
 80033bc:	f000 f8f6 	bl	80035ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80033c0:	4b1a      	ldr	r3, [pc, #104]	; (800342c <pvPortMalloc+0x178>)
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	4a18      	ldr	r2, [pc, #96]	; (800342c <pvPortMalloc+0x178>)
 80033cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80033ce:	4b17      	ldr	r3, [pc, #92]	; (800342c <pvPortMalloc+0x178>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	4b18      	ldr	r3, [pc, #96]	; (8003434 <pvPortMalloc+0x180>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d203      	bcs.n	80033e2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80033da:	4b14      	ldr	r3, [pc, #80]	; (800342c <pvPortMalloc+0x178>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a15      	ldr	r2, [pc, #84]	; (8003434 <pvPortMalloc+0x180>)
 80033e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80033e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	4b10      	ldr	r3, [pc, #64]	; (8003428 <pvPortMalloc+0x174>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	431a      	orrs	r2, r3
 80033ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80033f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f2:	2200      	movs	r2, #0
 80033f4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80033f6:	f7ff f8c7 	bl	8002588 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	f003 0307 	and.w	r3, r3, #7
 8003400:	2b00      	cmp	r3, #0
 8003402:	d009      	beq.n	8003418 <pvPortMalloc+0x164>
 8003404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003408:	f383 8811 	msr	BASEPRI, r3
 800340c:	f3bf 8f6f 	isb	sy
 8003410:	f3bf 8f4f 	dsb	sy
 8003414:	60fb      	str	r3, [r7, #12]
 8003416:	e7fe      	b.n	8003416 <pvPortMalloc+0x162>
	return pvReturn;
 8003418:	69fb      	ldr	r3, [r7, #28]
}
 800341a:	4618      	mov	r0, r3
 800341c:	3728      	adds	r7, #40	; 0x28
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	20003fbc 	.word	0x20003fbc
 8003428:	20003fc8 	.word	0x20003fc8
 800342c:	20003fc0 	.word	0x20003fc0
 8003430:	20003fb4 	.word	0x20003fb4
 8003434:	20003fc4 	.word	0x20003fc4

08003438 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d046      	beq.n	80034d8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800344a:	2308      	movs	r3, #8
 800344c:	425b      	negs	r3, r3
 800344e:	697a      	ldr	r2, [r7, #20]
 8003450:	4413      	add	r3, r2
 8003452:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	685a      	ldr	r2, [r3, #4]
 800345c:	4b20      	ldr	r3, [pc, #128]	; (80034e0 <vPortFree+0xa8>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4013      	ands	r3, r2
 8003462:	2b00      	cmp	r3, #0
 8003464:	d109      	bne.n	800347a <vPortFree+0x42>
 8003466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800346a:	f383 8811 	msr	BASEPRI, r3
 800346e:	f3bf 8f6f 	isb	sy
 8003472:	f3bf 8f4f 	dsb	sy
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	e7fe      	b.n	8003478 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d009      	beq.n	8003496 <vPortFree+0x5e>
 8003482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003486:	f383 8811 	msr	BASEPRI, r3
 800348a:	f3bf 8f6f 	isb	sy
 800348e:	f3bf 8f4f 	dsb	sy
 8003492:	60bb      	str	r3, [r7, #8]
 8003494:	e7fe      	b.n	8003494 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	4b11      	ldr	r3, [pc, #68]	; (80034e0 <vPortFree+0xa8>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4013      	ands	r3, r2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d019      	beq.n	80034d8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d115      	bne.n	80034d8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	685a      	ldr	r2, [r3, #4]
 80034b0:	4b0b      	ldr	r3, [pc, #44]	; (80034e0 <vPortFree+0xa8>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	43db      	mvns	r3, r3
 80034b6:	401a      	ands	r2, r3
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80034bc:	f7ff f856 	bl	800256c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	685a      	ldr	r2, [r3, #4]
 80034c4:	4b07      	ldr	r3, [pc, #28]	; (80034e4 <vPortFree+0xac>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4413      	add	r3, r2
 80034ca:	4a06      	ldr	r2, [pc, #24]	; (80034e4 <vPortFree+0xac>)
 80034cc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80034ce:	6938      	ldr	r0, [r7, #16]
 80034d0:	f000 f86c 	bl	80035ac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80034d4:	f7ff f858 	bl	8002588 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80034d8:	bf00      	nop
 80034da:	3718      	adds	r7, #24
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	20003fc8 	.word	0x20003fc8
 80034e4:	20003fc0 	.word	0x20003fc0

080034e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80034ee:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80034f2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80034f4:	4b27      	ldr	r3, [pc, #156]	; (8003594 <prvHeapInit+0xac>)
 80034f6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f003 0307 	and.w	r3, r3, #7
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00c      	beq.n	800351c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	3307      	adds	r3, #7
 8003506:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f023 0307 	bic.w	r3, r3, #7
 800350e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	4a1f      	ldr	r2, [pc, #124]	; (8003594 <prvHeapInit+0xac>)
 8003518:	4413      	add	r3, r2
 800351a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003520:	4a1d      	ldr	r2, [pc, #116]	; (8003598 <prvHeapInit+0xb0>)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003526:	4b1c      	ldr	r3, [pc, #112]	; (8003598 <prvHeapInit+0xb0>)
 8003528:	2200      	movs	r2, #0
 800352a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68ba      	ldr	r2, [r7, #8]
 8003530:	4413      	add	r3, r2
 8003532:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003534:	2208      	movs	r2, #8
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	1a9b      	subs	r3, r3, r2
 800353a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f023 0307 	bic.w	r3, r3, #7
 8003542:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	4a15      	ldr	r2, [pc, #84]	; (800359c <prvHeapInit+0xb4>)
 8003548:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800354a:	4b14      	ldr	r3, [pc, #80]	; (800359c <prvHeapInit+0xb4>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2200      	movs	r2, #0
 8003550:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003552:	4b12      	ldr	r3, [pc, #72]	; (800359c <prvHeapInit+0xb4>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2200      	movs	r2, #0
 8003558:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	68fa      	ldr	r2, [r7, #12]
 8003562:	1ad2      	subs	r2, r2, r3
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003568:	4b0c      	ldr	r3, [pc, #48]	; (800359c <prvHeapInit+0xb4>)
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	4a0a      	ldr	r2, [pc, #40]	; (80035a0 <prvHeapInit+0xb8>)
 8003576:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	4a09      	ldr	r2, [pc, #36]	; (80035a4 <prvHeapInit+0xbc>)
 800357e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003580:	4b09      	ldr	r3, [pc, #36]	; (80035a8 <prvHeapInit+0xc0>)
 8003582:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003586:	601a      	str	r2, [r3, #0]
}
 8003588:	bf00      	nop
 800358a:	3714      	adds	r7, #20
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr
 8003594:	200003b4 	.word	0x200003b4
 8003598:	20003fb4 	.word	0x20003fb4
 800359c:	20003fbc 	.word	0x20003fbc
 80035a0:	20003fc4 	.word	0x20003fc4
 80035a4:	20003fc0 	.word	0x20003fc0
 80035a8:	20003fc8 	.word	0x20003fc8

080035ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80035b4:	4b28      	ldr	r3, [pc, #160]	; (8003658 <prvInsertBlockIntoFreeList+0xac>)
 80035b6:	60fb      	str	r3, [r7, #12]
 80035b8:	e002      	b.n	80035c0 <prvInsertBlockIntoFreeList+0x14>
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	60fb      	str	r3, [r7, #12]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d8f7      	bhi.n	80035ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	68ba      	ldr	r2, [r7, #8]
 80035d4:	4413      	add	r3, r2
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d108      	bne.n	80035ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	441a      	add	r2, r3
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	68ba      	ldr	r2, [r7, #8]
 80035f8:	441a      	add	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d118      	bne.n	8003634 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	4b15      	ldr	r3, [pc, #84]	; (800365c <prvInsertBlockIntoFreeList+0xb0>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	429a      	cmp	r2, r3
 800360c:	d00d      	beq.n	800362a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685a      	ldr	r2, [r3, #4]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	441a      	add	r2, r3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	e008      	b.n	800363c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800362a:	4b0c      	ldr	r3, [pc, #48]	; (800365c <prvInsertBlockIntoFreeList+0xb0>)
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	601a      	str	r2, [r3, #0]
 8003632:	e003      	b.n	800363c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	429a      	cmp	r2, r3
 8003642:	d002      	beq.n	800364a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800364a:	bf00      	nop
 800364c:	3714      	adds	r7, #20
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	20003fb4 	.word	0x20003fb4
 800365c:	20003fbc 	.word	0x20003fbc

08003660 <__libc_init_array>:
 8003660:	b570      	push	{r4, r5, r6, lr}
 8003662:	4e0d      	ldr	r6, [pc, #52]	; (8003698 <__libc_init_array+0x38>)
 8003664:	4c0d      	ldr	r4, [pc, #52]	; (800369c <__libc_init_array+0x3c>)
 8003666:	1ba4      	subs	r4, r4, r6
 8003668:	10a4      	asrs	r4, r4, #2
 800366a:	2500      	movs	r5, #0
 800366c:	42a5      	cmp	r5, r4
 800366e:	d109      	bne.n	8003684 <__libc_init_array+0x24>
 8003670:	4e0b      	ldr	r6, [pc, #44]	; (80036a0 <__libc_init_array+0x40>)
 8003672:	4c0c      	ldr	r4, [pc, #48]	; (80036a4 <__libc_init_array+0x44>)
 8003674:	f000 f82c 	bl	80036d0 <_init>
 8003678:	1ba4      	subs	r4, r4, r6
 800367a:	10a4      	asrs	r4, r4, #2
 800367c:	2500      	movs	r5, #0
 800367e:	42a5      	cmp	r5, r4
 8003680:	d105      	bne.n	800368e <__libc_init_array+0x2e>
 8003682:	bd70      	pop	{r4, r5, r6, pc}
 8003684:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003688:	4798      	blx	r3
 800368a:	3501      	adds	r5, #1
 800368c:	e7ee      	b.n	800366c <__libc_init_array+0xc>
 800368e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003692:	4798      	blx	r3
 8003694:	3501      	adds	r5, #1
 8003696:	e7f2      	b.n	800367e <__libc_init_array+0x1e>
 8003698:	08003780 	.word	0x08003780
 800369c:	08003780 	.word	0x08003780
 80036a0:	08003780 	.word	0x08003780
 80036a4:	08003784 	.word	0x08003784

080036a8 <memcpy>:
 80036a8:	b510      	push	{r4, lr}
 80036aa:	1e43      	subs	r3, r0, #1
 80036ac:	440a      	add	r2, r1
 80036ae:	4291      	cmp	r1, r2
 80036b0:	d100      	bne.n	80036b4 <memcpy+0xc>
 80036b2:	bd10      	pop	{r4, pc}
 80036b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036bc:	e7f7      	b.n	80036ae <memcpy+0x6>

080036be <memset>:
 80036be:	4402      	add	r2, r0
 80036c0:	4603      	mov	r3, r0
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d100      	bne.n	80036c8 <memset+0xa>
 80036c6:	4770      	bx	lr
 80036c8:	f803 1b01 	strb.w	r1, [r3], #1
 80036cc:	e7f9      	b.n	80036c2 <memset+0x4>
	...

080036d0 <_init>:
 80036d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036d2:	bf00      	nop
 80036d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036d6:	bc08      	pop	{r3}
 80036d8:	469e      	mov	lr, r3
 80036da:	4770      	bx	lr

080036dc <_fini>:
 80036dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036de:	bf00      	nop
 80036e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036e2:	bc08      	pop	{r3}
 80036e4:	469e      	mov	lr, r3
 80036e6:	4770      	bx	lr
