Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"\SoC\SoC\seven_seg.v\" into library work
Parsing module <seven_seg>.
Analyzing Verilog file \"\SoC\SoC\multiple_cycle_cpu.v\" into library work
Parsing module <multiple_cycle_cpu>.
Analyzing Verilog file \"\SoC\SoC\clk_div.v\" into library work
Parsing module <clk_div>.
Analyzing Verilog file \"\SoC\SoC\BTN_Anti.v\" into library work
Parsing module <BTN_Anti>.
Analyzing Verilog file \"\SoC\SoC\top.v\" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <BTN_Anti>.
WARNING:HDLCompiler:413 - "\SoC\SoC\BTN_Anti.v" Line 40: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "\SoC\SoC\BTN_Anti.v" Line 36: Assignment to direct ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "\SoC\SoC\BTN_Anti.v" Line 51: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "\SoC\SoC\BTN_Anti.v" Line 46: Assignment to direct ignored, since the identifier is never used

Elaborating module <clk_div>.
WARNING:HDLCompiler:189 - "\SoC\SoC\top.v" Line 44: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <multiple_cycle_cpu>.
WARNING:HDLCompiler:413 - "\SoC\SoC\multiple_cycle_cpu.v" Line 145: Result of 3-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\SoC\SoC\multiple_cycle_cpu.v" Line 147: Result of 3-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\SoC\SoC\multiple_cycle_cpu.v" Line 148: Result of 3-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\SoC\SoC\multiple_cycle_cpu.v" Line 149: Result of 3-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "\SoC\SoC\multiple_cycle_cpu.v" Line 164: Assignment to wmem ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "\SoC\SoC\top.v" Line 45: Size mismatch in connection of port <resetn>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "\SoC\SoC\top.v" Line 45: Assignment to m_addr ignored, since the identifier is never used

Elaborating module <seven_seg>.
WARNING:HDLCompiler:634 - "\SoC\SoC\top.v" Line 33: Net <d_f_mem[31]> does not have a driver.
WARNING:HDLCompiler:552 - "\SoC\SoC\top.v" Line 43: Input port SW[7] is not connected on this instance
WARNING:Xst:2972 - "/soc/soc/top.v" line 45. All outputs of instance <M3> of block <multiple_cycle_cpu> are unconnected in block <top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/soc/soc/top.v".
WARNING:Xst:2898 - Port 'SW', unconnected in block instance 'M1', is tied to GND.
INFO:Xst:3010 - "/soc/soc/top.v" line 43: Output port <SW_OK> of the instance <M1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/soc/soc/top.v" line 45: Output port <m_addr> of the instance <M3> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/soc/soc/top.v" line 45: Output port <d_t_mem> of the instance <M3> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/soc/soc/top.v" line 45: Output port <state> of the instance <M3> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/soc/soc/top.v" line 45: Output port <w_d_mem> of the instance <M3> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/soc/soc/top.v" line 45: Output port <wr_vram> of the instance <M3> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/soc/soc/top.v" line 45: Output port <rd_vram> of the instance <M3> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/soc/soc/top.v" line 45: Output port <io_rdn> of the instance <M3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <d_f_mem> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <num>.
    Found 32-bit adder for signal <num[31]_GND_1_o_add_3_OUT> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <BTN_Anti>.
    Related source file is "/soc/soc/btn_anti.v".
        COUNTER = 32
        num = 22
WARNING:Xst:647 - Input <clkdiv<31:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkdiv<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <SW_OK> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 5-bit register for signal <button_out>.
    Found 1-bit register for signal <keydirection>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <BTN_Anti> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "/soc/soc/clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_3_o_mux_2_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <seven_seg>.
    Related source file is "/soc/soc/seven_seg.v".
WARNING:Xst:647 - Input <SW<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <code>.
    Found 8-bit register for signal <SEGMENT>.
    Found 4-bit register for signal <AN>.
    Found 4x4-bit Read Only RAM for signal <Scanning[1]_GND_5_o_wide_mux_3_OUT>
    Found 32x8-bit Read Only RAM for signal <code[4]_PWR_7_o_wide_mux_5_OUT>
    Found 5-bit 4-to-1 multiplexer for signal <Scanning[1]_disp_code[19]_wide_mux_4_OUT> created at line 36.
    Summary:
	inferred   2 RAM(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <seven_seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 7
 1-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 2
 8-bit register                                        : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <button_out_0> of sequential type is unconnected in block <M1>.
WARNING:Xst:2677 - Node <button_out_1> of sequential type is unconnected in block <M1>.
WARNING:Xst:2677 - Node <button_out_2> of sequential type is unconnected in block <M1>.
WARNING:Xst:2677 - Node <button_out_4> of sequential type is unconnected in block <M1>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg>.
INFO:Xst:3048 - The small RAM <Mram_code[4]_PWR_7_o_wide_mux_5_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <code>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_Scanning[1]_GND_5_o_wide_mux_3_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Scanning>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_seg> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <num>: 1 register on signal <num>.
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 23
 Flip-Flops                                            : 23
# Multiplexers                                         : 2
 16-bit 2-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SEGMENT_7> (without init value) has a constant value of 1 in block <seven_seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <code_4> (without init value) has a constant value of 0 in block <seven_seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <BTN_Anti> ...

Optimizing unit <seven_seg> ...
WARNING:Xst:2677 - Node <M2/clkdiv_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <M2/clkdiv_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <M2/clkdiv_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <M2/clkdiv_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <M2/clkdiv_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <M2/clkdiv_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <M2/clkdiv_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <M2/clkdiv_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <M2/clkdiv_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <M1/button_out_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <M1/button_out_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <M1/button_out_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <M1/button_out_0> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 69
 Flip-Flops                                            : 69

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 183
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 45
#      LUT2                        : 4
#      LUT4                        : 7
#      LUT5                        : 2
#      LUT6                        : 10
#      MUXCY                       : 50
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 69
#      FD                          : 68
#      FD_1                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 13
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              69  out of  18224     0%  
 Number of Slice LUTs:                   75  out of   9112     0%  
    Number used as Logic:                75  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     75
   Number with an unused Flip Flop:       6  out of     75     8%  
   Number with an unused LUT:             0  out of     75     0%  
   Number of fully used LUT-FF pairs:    69  out of     75    92%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 40    |
M1/button_out_3                    | BUFG                   | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.427ns (Maximum Frequency: 291.843MHz)
   Minimum input arrival time before clock: 3.615ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 4.622ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.427ns (frequency: 291.843MHz)
  Total number of paths / destination ports: 334 / 40
-------------------------------------------------------------------------
Delay:               1.713ns (Levels of Logic = 1)
  Source:            M1/keydirection (FF)
  Destination:       M1/button_out_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: M1/keydirection to M1/button_out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  M1/keydirection (M1/keydirection)
     LUT6:I1->O            1   0.203   0.000  M1/button_out_3_rstpot (M1/button_out_3_rstpot)
     FD_1:D                    0.102          M1/button_out_3
    ----------------------------------------
    Total                      1.713ns (0.752ns logic, 0.961ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M1/button_out_3'
  Clock period: 2.236ns (frequency: 447.177MHz)
  Total number of paths / destination ports: 435 / 29
-------------------------------------------------------------------------
Delay:               2.236ns (Levels of Logic = 30)
  Source:            num_3 (FF)
  Destination:       num_31 (FF)
  Source Clock:      M1/button_out_3 rising
  Destination Clock: M1/button_out_3 rising

  Data Path: num_3 to num_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  num_3 (num_3)
     INV:I->O              1   0.206   0.000  Maccum_num_lut<3>_INV_0 (Maccum_num_lut<3>)
     MUXCY:S->O            1   0.172   0.000  Maccum_num_cy<3> (Maccum_num_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<4> (Maccum_num_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<5> (Maccum_num_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<6> (Maccum_num_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<7> (Maccum_num_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<8> (Maccum_num_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<9> (Maccum_num_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<10> (Maccum_num_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<11> (Maccum_num_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<12> (Maccum_num_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<13> (Maccum_num_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<14> (Maccum_num_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<15> (Maccum_num_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<16> (Maccum_num_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<17> (Maccum_num_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<18> (Maccum_num_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<19> (Maccum_num_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<20> (Maccum_num_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<21> (Maccum_num_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<22> (Maccum_num_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<23> (Maccum_num_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<24> (Maccum_num_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<25> (Maccum_num_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<26> (Maccum_num_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<27> (Maccum_num_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<28> (Maccum_num_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_num_cy<29> (Maccum_num_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_num_cy<30> (Maccum_num_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Maccum_num_xor<31> (Result<31>1)
     FD:D                      0.102          num_31
    ----------------------------------------
    Total                      2.236ns (1.620ns logic, 0.616ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 3)
  Source:            btn<0> (PAD)
  Destination:       M1/keydirection (FF)
  Destination Clock: clk rising

  Data Path: btn<0> to M1/keydirection
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  btn_0_IBUF (btn_0_IBUF)
     LUT5:I0->O            1   0.203   0.924  M1/out1 (M1/keybutton)
     LUT5:I0->O            1   0.203   0.000  M1/keydirection_rstpot (M1/keydirection_rstpot)
     FD:D                      0.102          M1/keydirection
    ----------------------------------------
    Total                      3.615ns (1.730ns logic, 1.885ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            M4/SEGMENT_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: M4/SEGMENT_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  M4/SEGMENT_6 (M4/SEGMENT_6)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               4.622ns (Levels of Logic = 2)
  Source:            sw<1> (PAD)
  Destination:       Led<1> (PAD)

  Data Path: sw<1> to Led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  sw_1_IBUF (Led_1_OBUF)
     OBUF:I->O                 2.571          Led_1_OBUF (Led<1>)
    ----------------------------------------
    Total                      4.622ns (3.793ns logic, 0.829ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock M1/button_out_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M1/button_out_3|    2.236|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M1/button_out_3|    1.756|         |         |         |
clk            |    2.189|         |    2.156|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.10 secs
 
--> 

Total memory usage is 216808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :   10 (   0 filtered)

