Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 14 15:48:26 2017
| Host         : chris running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file arm_wrapper_control_sets_placed.rpt
| Design       : arm_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   208 |
| Unused register locations in slices containing registers |   626 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2064 |          597 |
| No           | No                    | Yes                    |              72 |           32 |
| No           | Yes                   | No                     |             421 |          149 |
| Yes          | No                    | No                     |            1180 |          290 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            1617 |          452 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                        Enable Signal                                                                                                                        |                                                                                                                           Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                      |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                    | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[1][0]                                                                                                                                                                 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_1                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                      |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                      |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                      |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                     | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                   |                                                                                                                                                                                                                                                                      |                1 |              1 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                1 |              2 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                  |                                                                                                                                                                                                                                                                      |                1 |              2 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                1 |              2 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                     | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                1 |              2 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                      |                1 |              2 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                1 |              3 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                1 |              3 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                3 |              3 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                      |                1 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/p_1_in                                                                                                                                                               |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                   |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/sobel_0/inst/sobel_sitodp_32nsdEe_U6/sobel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[27]_i_1_n_3                                                                                    |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                1 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_3                                                                                                                                                                       | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                1 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__2_n_0                                                                                                          | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                 |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                 |                3 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[0]                                                                                                               | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                1 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[1]                                                                                                                                     | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                            | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                      |                1 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__1_n_0                                                                                                          | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_3                                                                                                                                                                            | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                1 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                                                      |                1 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                      |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[0][0]                                                                                                                                                                 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                         | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/E[0]                                                                                                                             | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]      |                                                                                                                                                                                                                                                                      |                1 |              5 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                3 |              5 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                       | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                1 |              5 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0] |                                                                                                                                                                                                                                                                      |                1 |              5 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                           | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              5 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                       | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                1 |              5 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                      |                2 |              5 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                           | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              5 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                  | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              5 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                      |                2 |              5 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                      |                1 |              5 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | arm_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |              6 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                    | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                                                 |                1 |              6 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                          | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_resp/next_loop                                                                                                                                                                                | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_resp/SR[0]                                                                                                                                                                                             |                2 |              6 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                      | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                       | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              7 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                         | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              7 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                         | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              7 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0              | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0             | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0             | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0             | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0             | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0             | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0             | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0             | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                      |                1 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                     | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                    | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                    | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                5 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                    | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                    | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                      |                1 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                    | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                    | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                    | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                      |                                                                                                                                                                                                                                                                      |                2 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                      |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                      |                2 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                    |                                                                                                                                                                                                                                                                      |                2 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/last_split                                                                                                                                                                   | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                                                                                                        |                2 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_3                                                                                                                                                                          | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                      |                2 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                      |                1 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_3                                                                                                                                                                      | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                2 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_3                                                                                                                                                                     | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/bus_wide_gen.fifo_burst/first_pad                                                                                                                                                                  | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                                                                                                      |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                                                                                                                              | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                      | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                4 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                      |                3 |              8 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[1].strb_buf_reg[0]_0[0]                                                                                                                              | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[1].data_buf_reg[7][0]                                                                                                                                         |                2 |              9 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                       | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                3 |              9 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                  | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                5 |              9 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                  | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                5 |              9 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                       | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[3].data_buf_reg[23][0]                                                                                                                                        |                2 |              9 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                         | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                3 |              9 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready                                                                                                              | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                5 |              9 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in                                                                                                    | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              9 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[4].strb_buf_reg[3][0]                                                                                                                                | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                                               |                2 |              9 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[2].strb_buf_reg[1][0]                                                                                                                                | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[2].data_buf_reg[15][0]                                                                                                                                        |                2 |              9 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                3 |             10 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sel                                                                                                                                                                                                                                      | arm_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/input_read_reg_429_reg[0][0]                                                                                                                                                                                               |                4 |             10 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                3 |             10 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                2 |             10 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                             | arm_i/sobel_0/inst/clear                                                                                                                                                                                                                                             |                3 |             10 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_resp/next_loop                                                                                                                                                                                |                                                                                                                                                                                                                                                                      |                3 |             10 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             10 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/sobel_0/inst/sobel_dsqrt_64ns_eOg_U7/sobel_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[0]                                                                                                                                       |                2 |             11 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                         | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[0][0]                                                                                                                                                               |                2 |             12 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_resp/could_multi_bursts.last_sect_buf_reg[0]                                                                                                                                                  | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_resp/sect_addr_buf_reg[1][0]                                                                                                                                                                           |                2 |             12 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                                      |                4 |             13 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                     | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                4 |             13 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/rs_rdata/q0_reg[31][0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |                2 |             13 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                      |                3 |             14 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                2 |             14 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                   |                                                                                                                                                                                                                                                                      |                3 |             16 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                      |                5 |             16 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      |                                                                                                                                                                                                                                                                      |                7 |             16 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                    | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                6 |             17 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                                                  | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                5 |             20 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               10 |             20 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_cnt_reg[0]                                                                                                                                                              | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                5 |             20 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                9 |             21 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               11 |             21 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                      |                8 |             27 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                                      |                5 |             28 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                                      |                8 |             28 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                      |                7 |             28 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                          |                                                                                                                                                                                                                                                                      |                5 |             28 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                   | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                9 |             28 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                                      |                5 |             28 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                          |                                                                                                                                                                                                                                                                      |                5 |             28 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                   | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                8 |             29 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                    | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                9 |             29 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               14 |             30 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                         | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                7 |             30 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/sobel_0/inst/sobel_sitodp_32nsdEe_U6/sobel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                           |                8 |             30 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_resp/could_multi_bursts.last_sect_buf_reg[0]                                                                                                                                                  | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                8 |             31 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/ap_CS_fsm_state49                                                                                                                                                                                                                        | arm_i/sobel_0/inst/p_Val2_4_reg_477[31]                                                                                                                                                                                                                              |               19 |             31 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/grp_convolution2D_fu_156/ap_CS_fsm_state15                                                                                                                                                                                               | arm_i/sobel_0/inst/grp_convolution2D_fu_156/res_fu_52[0]_i_1_n_3                                                                                                                                                                                                     |                8 |             32 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/OUTPUT_BUNDLE_addr_reg_4970                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               11 |             32 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                8 |             32 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/grp_convolution2D_fu_156/ap_CS_fsm_state14                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |                5 |             32 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                        | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |               11 |             32 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/int_input_r[31]_i_1_n_3                                                                                                                                                                                           | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                5 |             32 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                     | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                6 |             32 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/grp_convolution2D_fu_156/ap_CS_fsm_reg[6]_0[1]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                      |                8 |             32 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                             | arm_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                                                                          |               10 |             32 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/int_output_r[31]_i_1_n_3                                                                                                                                                                                          | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                6 |             32 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                     |                                                                                                                                                                                                                                                                      |                5 |             33 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/grp_convolution2D_fu_156/push                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                      |                5 |             33 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                9 |             33 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/fifo_rreq/align_len_reg[31][0]                                                                                                                                                                       | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                8 |             33 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                       | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                6 |             34 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_resp/next_loop                                                                                                                                                                                | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                7 |             34 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                                      |                9 |             34 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                    | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                6 |             34 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                     | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                6 |             34 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                       | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                9 |             37 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                                                      |               10 |             38 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                      |               10 |             38 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/grp_convolution2D_fu_156/i_2_reg_292[2]_i_1_n_3                                                                                                                                                                                          |                                                                                                                                                                                                                                                                      |               10 |             39 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/OUTPUT_BUNDLE_addr_1_reg_4920                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                      |               10 |             40 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                              | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               12 |             40 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                      | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |                6 |             41 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                      | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               12 |             41 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                              | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               11 |             42 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/ap_CS_fsm_state17                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |               12 |             43 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                9 |             47 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                      |                9 |             47 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/sobel_0/inst/sobel_dsqrt_64ns_eOg_U7/sobel_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[1]                                                                                                                                       |               13 |             51 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |               12 |             57 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                | arm_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               18 |             63 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/input_read_reg_429_reg[0][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                      |               18 |             64 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/ap_CS_fsm_state48                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |               24 |             64 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                   | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               19 |             66 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                   |                                                                                                                                                                                                                                                                      |               17 |             67 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                      |               13 |             67 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                             |                                                                                                                                                                                                                                                                      |               16 |             68 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                                                    |                                                                                                                                                                                                                                                                      |               15 |             68 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                       | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |               13 |             74 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/sobel_OUTPUT_BUNDLE_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                     | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |               14 |             76 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 | arm_i/sobel_0/inst/grp_convolution2D_fu_156/grp_fu_197_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                      |               26 |            128 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | arm_i/sobel_0/inst/sobel_INPUT_BUNDLE_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]_0                                                                                                                                                                                  |               57 |            159 |
|  arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                      |              614 |           2122 |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    15 |
| 2      |                     6 |
| 3      |                     6 |
| 4      |                    25 |
| 5      |                    13 |
| 6      |                     6 |
| 7      |                     3 |
| 8      |                    34 |
| 9      |                    10 |
| 10     |                    12 |
| 11     |                     1 |
| 12     |                     2 |
| 13     |                     3 |
| 14     |                     2 |
| 16+    |                    70 |
+--------+-----------------------+


