-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    c_row_op_trans_st_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    c_row_op_trans_st_empty_n : IN STD_LOGIC;
    c_row_op_trans_st_read : OUT STD_LOGIC;
    c_fft_col_op_st_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_fft_col_op_st_full_n : IN STD_LOGIC;
    c_fft_col_op_st_write : OUT STD_LOGIC );
end;


architecture behav of fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_fu_224_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_reg_274 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_data1_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal input_data1_i_ce0 : STD_LOGIC;
    signal input_data1_i_we0 : STD_LOGIC;
    signal input_data1_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_data1_i_ce1 : STD_LOGIC;
    signal input_data1_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_12_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_12_i_ce0 : STD_LOGIC;
    signal out_data_12_i_we0 : STD_LOGIC;
    signal out_data_12_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_12_i_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_12_i_ce1 : STD_LOGIC;
    signal out_data_12_i_we1 : STD_LOGIC;
    signal out_data_12_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_63_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_63_i_ce0 : STD_LOGIC;
    signal out_data_63_i_we0 : STD_LOGIC;
    signal out_data_63_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_63_i_ce1 : STD_LOGIC;
    signal out_data_63_i_we1 : STD_LOGIC;
    signal out_data_24_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_24_i_ce0 : STD_LOGIC;
    signal out_data_24_i_we0 : STD_LOGIC;
    signal out_data_24_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_24_i_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_24_i_ce1 : STD_LOGIC;
    signal out_data_24_i_we1 : STD_LOGIC;
    signal out_data_24_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_35_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_35_i_ce0 : STD_LOGIC;
    signal out_data_35_i_we0 : STD_LOGIC;
    signal out_data_35_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_35_i_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_35_i_ce1 : STD_LOGIC;
    signal out_data_35_i_we1 : STD_LOGIC;
    signal out_data_35_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_46_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_46_i_ce0 : STD_LOGIC;
    signal out_data_46_i_we0 : STD_LOGIC;
    signal out_data_46_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_46_i_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_46_i_ce1 : STD_LOGIC;
    signal out_data_46_i_we1 : STD_LOGIC;
    signal out_data_46_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_57_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_57_i_ce0 : STD_LOGIC;
    signal out_data_57_i_we0 : STD_LOGIC;
    signal out_data_57_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_57_i_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_57_i_ce1 : STD_LOGIC;
    signal out_data_57_i_we1 : STD_LOGIC;
    signal out_data_57_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start : STD_LOGIC;
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_done : STD_LOGIC;
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_idle : STD_LOGIC;
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_ready : STD_LOGIC;
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_c_row_op_trans_st_read : STD_LOGIC;
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_ce0 : STD_LOGIC;
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_we0 : STD_LOGIC;
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stage_0_0_fu_150_ap_start : STD_LOGIC;
    signal grp_fft_stage_0_0_fu_150_ap_done : STD_LOGIC;
    signal grp_fft_stage_0_0_fu_150_ap_idle : STD_LOGIC;
    signal grp_fft_stage_0_0_fu_150_ap_ready : STD_LOGIC;
    signal grp_fft_stage_0_0_fu_150_IN_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_0_0_fu_150_IN_r_ce0 : STD_LOGIC;
    signal grp_fft_stage_0_0_fu_150_IN_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_0_0_fu_150_IN_r_ce1 : STD_LOGIC;
    signal grp_fft_stage_0_0_fu_150_OUT_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_0_0_fu_150_OUT_r_ce0 : STD_LOGIC;
    signal grp_fft_stage_0_0_fu_150_OUT_r_we0 : STD_LOGIC;
    signal grp_fft_stage_0_0_fu_150_OUT_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stage_0_0_fu_150_OUT_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_0_0_fu_150_OUT_r_ce1 : STD_LOGIC;
    signal grp_fft_stage_0_0_fu_150_OUT_r_we1 : STD_LOGIC;
    signal grp_fft_stage_0_0_fu_150_OUT_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stage_1_0_fu_161_ap_start : STD_LOGIC;
    signal grp_fft_stage_1_0_fu_161_ap_done : STD_LOGIC;
    signal grp_fft_stage_1_0_fu_161_ap_idle : STD_LOGIC;
    signal grp_fft_stage_1_0_fu_161_ap_ready : STD_LOGIC;
    signal grp_fft_stage_1_0_fu_161_IN_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_1_0_fu_161_IN_r_ce0 : STD_LOGIC;
    signal grp_fft_stage_1_0_fu_161_IN_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_1_0_fu_161_IN_r_ce1 : STD_LOGIC;
    signal grp_fft_stage_1_0_fu_161_OUT_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_1_0_fu_161_OUT_r_ce0 : STD_LOGIC;
    signal grp_fft_stage_1_0_fu_161_OUT_r_we0 : STD_LOGIC;
    signal grp_fft_stage_1_0_fu_161_OUT_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stage_1_0_fu_161_OUT_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_1_0_fu_161_OUT_r_ce1 : STD_LOGIC;
    signal grp_fft_stage_1_0_fu_161_OUT_r_we1 : STD_LOGIC;
    signal grp_fft_stage_1_0_fu_161_OUT_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stage_2_0_fu_172_ap_start : STD_LOGIC;
    signal grp_fft_stage_2_0_fu_172_ap_done : STD_LOGIC;
    signal grp_fft_stage_2_0_fu_172_ap_idle : STD_LOGIC;
    signal grp_fft_stage_2_0_fu_172_ap_ready : STD_LOGIC;
    signal grp_fft_stage_2_0_fu_172_IN_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_2_0_fu_172_IN_r_ce0 : STD_LOGIC;
    signal grp_fft_stage_2_0_fu_172_IN_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_2_0_fu_172_IN_r_ce1 : STD_LOGIC;
    signal grp_fft_stage_2_0_fu_172_OUT_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_2_0_fu_172_OUT_r_ce0 : STD_LOGIC;
    signal grp_fft_stage_2_0_fu_172_OUT_r_we0 : STD_LOGIC;
    signal grp_fft_stage_2_0_fu_172_OUT_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stage_2_0_fu_172_OUT_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_2_0_fu_172_OUT_r_ce1 : STD_LOGIC;
    signal grp_fft_stage_2_0_fu_172_OUT_r_we1 : STD_LOGIC;
    signal grp_fft_stage_2_0_fu_172_OUT_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stage_3_0_fu_183_ap_start : STD_LOGIC;
    signal grp_fft_stage_3_0_fu_183_ap_done : STD_LOGIC;
    signal grp_fft_stage_3_0_fu_183_ap_idle : STD_LOGIC;
    signal grp_fft_stage_3_0_fu_183_ap_ready : STD_LOGIC;
    signal grp_fft_stage_3_0_fu_183_IN_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_3_0_fu_183_IN_r_ce0 : STD_LOGIC;
    signal grp_fft_stage_3_0_fu_183_IN_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_3_0_fu_183_IN_r_ce1 : STD_LOGIC;
    signal grp_fft_stage_3_0_fu_183_OUT_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_3_0_fu_183_OUT_r_ce0 : STD_LOGIC;
    signal grp_fft_stage_3_0_fu_183_OUT_r_we0 : STD_LOGIC;
    signal grp_fft_stage_3_0_fu_183_OUT_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stage_3_0_fu_183_OUT_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_3_0_fu_183_OUT_r_ce1 : STD_LOGIC;
    signal grp_fft_stage_3_0_fu_183_OUT_r_we1 : STD_LOGIC;
    signal grp_fft_stage_3_0_fu_183_OUT_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stage_4_0_fu_194_ap_start : STD_LOGIC;
    signal grp_fft_stage_4_0_fu_194_ap_done : STD_LOGIC;
    signal grp_fft_stage_4_0_fu_194_ap_idle : STD_LOGIC;
    signal grp_fft_stage_4_0_fu_194_ap_ready : STD_LOGIC;
    signal grp_fft_stage_4_0_fu_194_IN_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_4_0_fu_194_IN_r_ce0 : STD_LOGIC;
    signal grp_fft_stage_4_0_fu_194_IN_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_4_0_fu_194_IN_r_ce1 : STD_LOGIC;
    signal grp_fft_stage_4_0_fu_194_OUT_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_4_0_fu_194_OUT_r_ce0 : STD_LOGIC;
    signal grp_fft_stage_4_0_fu_194_OUT_r_we0 : STD_LOGIC;
    signal grp_fft_stage_4_0_fu_194_OUT_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stage_4_0_fu_194_OUT_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_4_0_fu_194_OUT_r_ce1 : STD_LOGIC;
    signal grp_fft_stage_4_0_fu_194_OUT_r_we1 : STD_LOGIC;
    signal grp_fft_stage_4_0_fu_194_OUT_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stage_5_0_fu_205_ap_start : STD_LOGIC;
    signal grp_fft_stage_5_0_fu_205_ap_done : STD_LOGIC;
    signal grp_fft_stage_5_0_fu_205_ap_idle : STD_LOGIC;
    signal grp_fft_stage_5_0_fu_205_ap_ready : STD_LOGIC;
    signal grp_fft_stage_5_0_fu_205_IN_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_5_0_fu_205_IN_r_ce0 : STD_LOGIC;
    signal grp_fft_stage_5_0_fu_205_IN_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_5_0_fu_205_IN_r_ce1 : STD_LOGIC;
    signal grp_fft_stage_5_0_fu_205_OUT_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_5_0_fu_205_OUT_r_ce0 : STD_LOGIC;
    signal grp_fft_stage_5_0_fu_205_OUT_r_we0 : STD_LOGIC;
    signal grp_fft_stage_5_0_fu_205_OUT_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stage_5_0_fu_205_OUT_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fft_stage_5_0_fu_205_OUT_r_ce1 : STD_LOGIC;
    signal grp_fft_stage_5_0_fu_205_OUT_r_we1 : STD_LOGIC;
    signal grp_fft_stage_5_0_fu_205_OUT_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start : STD_LOGIC;
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_done : STD_LOGIC;
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_idle : STD_LOGIC;
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_ready : STD_LOGIC;
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_c_fft_col_op_st_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_c_fft_col_op_st_write : STD_LOGIC;
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_ce0 : STD_LOGIC;
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln118_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fft_stage_0_0_fu_150_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fft_stage_1_0_fu_161_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fft_stage_2_0_fu_172_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_fft_stage_3_0_fu_183_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fft_stage_4_0_fu_194_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_fft_stage_5_0_fu_205_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal i_fu_92 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln118_fu_245_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal zext_ln118_fu_236_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_row_op_trans_st_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        c_row_op_trans_st_empty_n : IN STD_LOGIC;
        c_row_op_trans_st_read : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_data1_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_data1_i_ce0 : OUT STD_LOGIC;
        input_data1_i_we0 : OUT STD_LOGIC;
        input_data1_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fwd_fft_fft_stage_0_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        IN_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        IN_r_ce0 : OUT STD_LOGIC;
        IN_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        IN_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        IN_r_ce1 : OUT STD_LOGIC;
        IN_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        OUT_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OUT_r_ce0 : OUT STD_LOGIC;
        OUT_r_we0 : OUT STD_LOGIC;
        OUT_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OUT_r_ce1 : OUT STD_LOGIC;
        OUT_r_we1 : OUT STD_LOGIC;
        OUT_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_fft_stage_1_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        IN_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        IN_r_ce0 : OUT STD_LOGIC;
        IN_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        IN_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        IN_r_ce1 : OUT STD_LOGIC;
        IN_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        OUT_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OUT_r_ce0 : OUT STD_LOGIC;
        OUT_r_we0 : OUT STD_LOGIC;
        OUT_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OUT_r_ce1 : OUT STD_LOGIC;
        OUT_r_we1 : OUT STD_LOGIC;
        OUT_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_fft_stage_2_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        IN_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        IN_r_ce0 : OUT STD_LOGIC;
        IN_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        IN_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        IN_r_ce1 : OUT STD_LOGIC;
        IN_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        OUT_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OUT_r_ce0 : OUT STD_LOGIC;
        OUT_r_we0 : OUT STD_LOGIC;
        OUT_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OUT_r_ce1 : OUT STD_LOGIC;
        OUT_r_we1 : OUT STD_LOGIC;
        OUT_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_fft_stage_3_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        IN_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        IN_r_ce0 : OUT STD_LOGIC;
        IN_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        IN_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        IN_r_ce1 : OUT STD_LOGIC;
        IN_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        OUT_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OUT_r_ce0 : OUT STD_LOGIC;
        OUT_r_we0 : OUT STD_LOGIC;
        OUT_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OUT_r_ce1 : OUT STD_LOGIC;
        OUT_r_we1 : OUT STD_LOGIC;
        OUT_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_fft_stage_4_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        IN_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        IN_r_ce0 : OUT STD_LOGIC;
        IN_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        IN_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        IN_r_ce1 : OUT STD_LOGIC;
        IN_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        OUT_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OUT_r_ce0 : OUT STD_LOGIC;
        OUT_r_we0 : OUT STD_LOGIC;
        OUT_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OUT_r_ce1 : OUT STD_LOGIC;
        OUT_r_we1 : OUT STD_LOGIC;
        OUT_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_fft_stage_5_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        IN_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        IN_r_ce0 : OUT STD_LOGIC;
        IN_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        IN_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        IN_r_ce1 : OUT STD_LOGIC;
        IN_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        OUT_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OUT_r_ce0 : OUT STD_LOGIC;
        OUT_r_we0 : OUT STD_LOGIC;
        OUT_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OUT_r_ce1 : OUT STD_LOGIC;
        OUT_r_we1 : OUT STD_LOGIC;
        OUT_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_fft_col_op_st_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_fft_col_op_st_full_n : IN STD_LOGIC;
        c_fft_col_op_st_write : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_data_63_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_data_63_i_ce0 : OUT STD_LOGIC;
        out_data_63_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_input_data1_i IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_out_data_12_i IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_out_data_63_i IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    input_data1_i_U : component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_input_data1_i
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_data1_i_address0,
        ce0 => input_data1_i_ce0,
        we0 => input_data1_i_we0,
        d0 => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_d0,
        q0 => input_data1_i_q0,
        address1 => grp_fft_stage_0_0_fu_150_IN_r_address1,
        ce1 => input_data1_i_ce1,
        q1 => input_data1_i_q1);

    out_data_12_i_U : component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_out_data_12_i
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_data_12_i_address0,
        ce0 => out_data_12_i_ce0,
        we0 => out_data_12_i_we0,
        d0 => grp_fft_stage_0_0_fu_150_OUT_r_d0,
        q0 => out_data_12_i_q0,
        address1 => out_data_12_i_address1,
        ce1 => out_data_12_i_ce1,
        we1 => out_data_12_i_we1,
        d1 => grp_fft_stage_0_0_fu_150_OUT_r_d1,
        q1 => out_data_12_i_q1);

    out_data_63_i_U : component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_out_data_63_i
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_data_63_i_address0,
        ce0 => out_data_63_i_ce0,
        we0 => out_data_63_i_we0,
        d0 => grp_fft_stage_5_0_fu_205_OUT_r_d0,
        q0 => out_data_63_i_q0,
        address1 => grp_fft_stage_5_0_fu_205_OUT_r_address1,
        ce1 => out_data_63_i_ce1,
        we1 => out_data_63_i_we1,
        d1 => grp_fft_stage_5_0_fu_205_OUT_r_d1);

    out_data_24_i_U : component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_out_data_12_i
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_data_24_i_address0,
        ce0 => out_data_24_i_ce0,
        we0 => out_data_24_i_we0,
        d0 => grp_fft_stage_1_0_fu_161_OUT_r_d0,
        q0 => out_data_24_i_q0,
        address1 => out_data_24_i_address1,
        ce1 => out_data_24_i_ce1,
        we1 => out_data_24_i_we1,
        d1 => grp_fft_stage_1_0_fu_161_OUT_r_d1,
        q1 => out_data_24_i_q1);

    out_data_35_i_U : component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_out_data_12_i
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_data_35_i_address0,
        ce0 => out_data_35_i_ce0,
        we0 => out_data_35_i_we0,
        d0 => grp_fft_stage_2_0_fu_172_OUT_r_d0,
        q0 => out_data_35_i_q0,
        address1 => out_data_35_i_address1,
        ce1 => out_data_35_i_ce1,
        we1 => out_data_35_i_we1,
        d1 => grp_fft_stage_2_0_fu_172_OUT_r_d1,
        q1 => out_data_35_i_q1);

    out_data_46_i_U : component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_out_data_12_i
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_data_46_i_address0,
        ce0 => out_data_46_i_ce0,
        we0 => out_data_46_i_we0,
        d0 => grp_fft_stage_3_0_fu_183_OUT_r_d0,
        q0 => out_data_46_i_q0,
        address1 => out_data_46_i_address1,
        ce1 => out_data_46_i_ce1,
        we1 => out_data_46_i_we1,
        d1 => grp_fft_stage_3_0_fu_183_OUT_r_d1,
        q1 => out_data_46_i_q1);

    out_data_57_i_U : component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_out_data_12_i
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_data_57_i_address0,
        ce0 => out_data_57_i_ce0,
        we0 => out_data_57_i_we0,
        d0 => grp_fft_stage_4_0_fu_194_OUT_r_d0,
        q0 => out_data_57_i_q0,
        address1 => out_data_57_i_address1,
        ce1 => out_data_57_i_ce1,
        we1 => out_data_57_i_we1,
        d1 => grp_fft_stage_4_0_fu_194_OUT_r_d1,
        q1 => out_data_57_i_q1);

    grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142 : component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start,
        ap_done => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_done,
        ap_idle => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_idle,
        ap_ready => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_ready,
        c_row_op_trans_st_dout => c_row_op_trans_st_dout,
        c_row_op_trans_st_empty_n => c_row_op_trans_st_empty_n,
        c_row_op_trans_st_read => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_c_row_op_trans_st_read,
        p_read1 => p_read1,
        input_data1_i_address0 => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_address0,
        input_data1_i_ce0 => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_ce0,
        input_data1_i_we0 => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_we0,
        input_data1_i_d0 => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_d0);

    grp_fft_stage_0_0_fu_150 : component fwd_fft_fft_stage_0_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_stage_0_0_fu_150_ap_start,
        ap_done => grp_fft_stage_0_0_fu_150_ap_done,
        ap_idle => grp_fft_stage_0_0_fu_150_ap_idle,
        ap_ready => grp_fft_stage_0_0_fu_150_ap_ready,
        IN_r_address0 => grp_fft_stage_0_0_fu_150_IN_r_address0,
        IN_r_ce0 => grp_fft_stage_0_0_fu_150_IN_r_ce0,
        IN_r_q0 => input_data1_i_q0,
        IN_r_address1 => grp_fft_stage_0_0_fu_150_IN_r_address1,
        IN_r_ce1 => grp_fft_stage_0_0_fu_150_IN_r_ce1,
        IN_r_q1 => input_data1_i_q1,
        OUT_r_address0 => grp_fft_stage_0_0_fu_150_OUT_r_address0,
        OUT_r_ce0 => grp_fft_stage_0_0_fu_150_OUT_r_ce0,
        OUT_r_we0 => grp_fft_stage_0_0_fu_150_OUT_r_we0,
        OUT_r_d0 => grp_fft_stage_0_0_fu_150_OUT_r_d0,
        OUT_r_address1 => grp_fft_stage_0_0_fu_150_OUT_r_address1,
        OUT_r_ce1 => grp_fft_stage_0_0_fu_150_OUT_r_ce1,
        OUT_r_we1 => grp_fft_stage_0_0_fu_150_OUT_r_we1,
        OUT_r_d1 => grp_fft_stage_0_0_fu_150_OUT_r_d1,
        p_read => empty_reg_274);

    grp_fft_stage_1_0_fu_161 : component fwd_fft_fft_stage_1_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_stage_1_0_fu_161_ap_start,
        ap_done => grp_fft_stage_1_0_fu_161_ap_done,
        ap_idle => grp_fft_stage_1_0_fu_161_ap_idle,
        ap_ready => grp_fft_stage_1_0_fu_161_ap_ready,
        IN_r_address0 => grp_fft_stage_1_0_fu_161_IN_r_address0,
        IN_r_ce0 => grp_fft_stage_1_0_fu_161_IN_r_ce0,
        IN_r_q0 => out_data_12_i_q0,
        IN_r_address1 => grp_fft_stage_1_0_fu_161_IN_r_address1,
        IN_r_ce1 => grp_fft_stage_1_0_fu_161_IN_r_ce1,
        IN_r_q1 => out_data_12_i_q1,
        OUT_r_address0 => grp_fft_stage_1_0_fu_161_OUT_r_address0,
        OUT_r_ce0 => grp_fft_stage_1_0_fu_161_OUT_r_ce0,
        OUT_r_we0 => grp_fft_stage_1_0_fu_161_OUT_r_we0,
        OUT_r_d0 => grp_fft_stage_1_0_fu_161_OUT_r_d0,
        OUT_r_address1 => grp_fft_stage_1_0_fu_161_OUT_r_address1,
        OUT_r_ce1 => grp_fft_stage_1_0_fu_161_OUT_r_ce1,
        OUT_r_we1 => grp_fft_stage_1_0_fu_161_OUT_r_we1,
        OUT_r_d1 => grp_fft_stage_1_0_fu_161_OUT_r_d1,
        p_read => empty_reg_274);

    grp_fft_stage_2_0_fu_172 : component fwd_fft_fft_stage_2_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_stage_2_0_fu_172_ap_start,
        ap_done => grp_fft_stage_2_0_fu_172_ap_done,
        ap_idle => grp_fft_stage_2_0_fu_172_ap_idle,
        ap_ready => grp_fft_stage_2_0_fu_172_ap_ready,
        IN_r_address0 => grp_fft_stage_2_0_fu_172_IN_r_address0,
        IN_r_ce0 => grp_fft_stage_2_0_fu_172_IN_r_ce0,
        IN_r_q0 => out_data_24_i_q0,
        IN_r_address1 => grp_fft_stage_2_0_fu_172_IN_r_address1,
        IN_r_ce1 => grp_fft_stage_2_0_fu_172_IN_r_ce1,
        IN_r_q1 => out_data_24_i_q1,
        OUT_r_address0 => grp_fft_stage_2_0_fu_172_OUT_r_address0,
        OUT_r_ce0 => grp_fft_stage_2_0_fu_172_OUT_r_ce0,
        OUT_r_we0 => grp_fft_stage_2_0_fu_172_OUT_r_we0,
        OUT_r_d0 => grp_fft_stage_2_0_fu_172_OUT_r_d0,
        OUT_r_address1 => grp_fft_stage_2_0_fu_172_OUT_r_address1,
        OUT_r_ce1 => grp_fft_stage_2_0_fu_172_OUT_r_ce1,
        OUT_r_we1 => grp_fft_stage_2_0_fu_172_OUT_r_we1,
        OUT_r_d1 => grp_fft_stage_2_0_fu_172_OUT_r_d1,
        p_read => empty_reg_274);

    grp_fft_stage_3_0_fu_183 : component fwd_fft_fft_stage_3_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_stage_3_0_fu_183_ap_start,
        ap_done => grp_fft_stage_3_0_fu_183_ap_done,
        ap_idle => grp_fft_stage_3_0_fu_183_ap_idle,
        ap_ready => grp_fft_stage_3_0_fu_183_ap_ready,
        IN_r_address0 => grp_fft_stage_3_0_fu_183_IN_r_address0,
        IN_r_ce0 => grp_fft_stage_3_0_fu_183_IN_r_ce0,
        IN_r_q0 => out_data_35_i_q0,
        IN_r_address1 => grp_fft_stage_3_0_fu_183_IN_r_address1,
        IN_r_ce1 => grp_fft_stage_3_0_fu_183_IN_r_ce1,
        IN_r_q1 => out_data_35_i_q1,
        OUT_r_address0 => grp_fft_stage_3_0_fu_183_OUT_r_address0,
        OUT_r_ce0 => grp_fft_stage_3_0_fu_183_OUT_r_ce0,
        OUT_r_we0 => grp_fft_stage_3_0_fu_183_OUT_r_we0,
        OUT_r_d0 => grp_fft_stage_3_0_fu_183_OUT_r_d0,
        OUT_r_address1 => grp_fft_stage_3_0_fu_183_OUT_r_address1,
        OUT_r_ce1 => grp_fft_stage_3_0_fu_183_OUT_r_ce1,
        OUT_r_we1 => grp_fft_stage_3_0_fu_183_OUT_r_we1,
        OUT_r_d1 => grp_fft_stage_3_0_fu_183_OUT_r_d1,
        p_read => empty_reg_274);

    grp_fft_stage_4_0_fu_194 : component fwd_fft_fft_stage_4_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_stage_4_0_fu_194_ap_start,
        ap_done => grp_fft_stage_4_0_fu_194_ap_done,
        ap_idle => grp_fft_stage_4_0_fu_194_ap_idle,
        ap_ready => grp_fft_stage_4_0_fu_194_ap_ready,
        IN_r_address0 => grp_fft_stage_4_0_fu_194_IN_r_address0,
        IN_r_ce0 => grp_fft_stage_4_0_fu_194_IN_r_ce0,
        IN_r_q0 => out_data_46_i_q0,
        IN_r_address1 => grp_fft_stage_4_0_fu_194_IN_r_address1,
        IN_r_ce1 => grp_fft_stage_4_0_fu_194_IN_r_ce1,
        IN_r_q1 => out_data_46_i_q1,
        OUT_r_address0 => grp_fft_stage_4_0_fu_194_OUT_r_address0,
        OUT_r_ce0 => grp_fft_stage_4_0_fu_194_OUT_r_ce0,
        OUT_r_we0 => grp_fft_stage_4_0_fu_194_OUT_r_we0,
        OUT_r_d0 => grp_fft_stage_4_0_fu_194_OUT_r_d0,
        OUT_r_address1 => grp_fft_stage_4_0_fu_194_OUT_r_address1,
        OUT_r_ce1 => grp_fft_stage_4_0_fu_194_OUT_r_ce1,
        OUT_r_we1 => grp_fft_stage_4_0_fu_194_OUT_r_we1,
        OUT_r_d1 => grp_fft_stage_4_0_fu_194_OUT_r_d1,
        p_read => empty_reg_274);

    grp_fft_stage_5_0_fu_205 : component fwd_fft_fft_stage_5_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_stage_5_0_fu_205_ap_start,
        ap_done => grp_fft_stage_5_0_fu_205_ap_done,
        ap_idle => grp_fft_stage_5_0_fu_205_ap_idle,
        ap_ready => grp_fft_stage_5_0_fu_205_ap_ready,
        IN_r_address0 => grp_fft_stage_5_0_fu_205_IN_r_address0,
        IN_r_ce0 => grp_fft_stage_5_0_fu_205_IN_r_ce0,
        IN_r_q0 => out_data_57_i_q0,
        IN_r_address1 => grp_fft_stage_5_0_fu_205_IN_r_address1,
        IN_r_ce1 => grp_fft_stage_5_0_fu_205_IN_r_ce1,
        IN_r_q1 => out_data_57_i_q1,
        OUT_r_address0 => grp_fft_stage_5_0_fu_205_OUT_r_address0,
        OUT_r_ce0 => grp_fft_stage_5_0_fu_205_OUT_r_ce0,
        OUT_r_we0 => grp_fft_stage_5_0_fu_205_OUT_r_we0,
        OUT_r_d0 => grp_fft_stage_5_0_fu_205_OUT_r_d0,
        OUT_r_address1 => grp_fft_stage_5_0_fu_205_OUT_r_address1,
        OUT_r_ce1 => grp_fft_stage_5_0_fu_205_OUT_r_ce1,
        OUT_r_we1 => grp_fft_stage_5_0_fu_205_OUT_r_we1,
        OUT_r_d1 => grp_fft_stage_5_0_fu_205_OUT_r_d1,
        p_read => empty_reg_274);

    grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216 : component fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start,
        ap_done => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_done,
        ap_idle => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_idle,
        ap_ready => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_ready,
        c_fft_col_op_st_din => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_c_fft_col_op_st_din,
        c_fft_col_op_st_full_n => c_fft_col_op_st_full_n,
        c_fft_col_op_st_write => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_c_fft_col_op_st_write,
        p_read1 => p_read1,
        out_data_63_i_address0 => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_address0,
        out_data_63_i_ce0 => grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_ce0,
        out_data_63_i_q0 => out_data_63_i_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln118_fu_240_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln118_fu_240_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_ready = ap_const_logic_1)) then 
                    grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_ready = ap_const_logic_1)) then 
                    grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_stage_0_0_fu_150_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_stage_0_0_fu_150_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_fft_stage_0_0_fu_150_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_stage_0_0_fu_150_ap_ready = ap_const_logic_1)) then 
                    grp_fft_stage_0_0_fu_150_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_stage_1_0_fu_161_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_stage_1_0_fu_161_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_fft_stage_1_0_fu_161_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_stage_1_0_fu_161_ap_ready = ap_const_logic_1)) then 
                    grp_fft_stage_1_0_fu_161_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_stage_2_0_fu_172_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_stage_2_0_fu_172_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_fft_stage_2_0_fu_172_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_stage_2_0_fu_172_ap_ready = ap_const_logic_1)) then 
                    grp_fft_stage_2_0_fu_172_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_stage_3_0_fu_183_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_stage_3_0_fu_183_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_fft_stage_3_0_fu_183_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_stage_3_0_fu_183_ap_ready = ap_const_logic_1)) then 
                    grp_fft_stage_3_0_fu_183_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_stage_4_0_fu_194_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_stage_4_0_fu_194_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_fft_stage_4_0_fu_194_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_stage_4_0_fu_194_ap_ready = ap_const_logic_1)) then 
                    grp_fft_stage_4_0_fu_194_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_stage_5_0_fu_205_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_stage_5_0_fu_205_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_fft_stage_5_0_fu_205_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_stage_5_0_fu_205_ap_ready = ap_const_logic_1)) then 
                    grp_fft_stage_5_0_fu_205_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_92 <= ap_const_lv31_0;
            elsif (((icmp_ln118_fu_240_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_fu_92 <= add_ln118_fu_245_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_reg_274 <= empty_fu_224_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_done, grp_fft_stage_0_0_fu_150_ap_done, grp_fft_stage_1_0_fu_161_ap_done, grp_fft_stage_2_0_fu_172_ap_done, grp_fft_stage_3_0_fu_183_ap_done, grp_fft_stage_4_0_fu_194_ap_done, grp_fft_stage_5_0_fu_205_ap_done, grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_done, ap_CS_fsm_state2, icmp_ln118_fu_240_p2, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln118_fu_240_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_fft_stage_0_0_fu_150_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_fft_stage_1_0_fu_161_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_fft_stage_2_0_fu_172_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_fft_stage_3_0_fu_183_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_fft_stage_4_0_fu_194_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_fft_stage_5_0_fu_205_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln118_fu_245_p2 <= std_logic_vector(unsigned(i_fu_92) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_fft_stage_3_0_fu_183_ap_done)
    begin
        if ((grp_fft_stage_3_0_fu_183_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_fft_stage_4_0_fu_194_ap_done)
    begin
        if ((grp_fft_stage_4_0_fu_194_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_fft_stage_5_0_fu_205_ap_done)
    begin
        if ((grp_fft_stage_5_0_fu_205_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_done)
    begin
        if ((grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_done)
    begin
        if ((grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_fft_stage_0_0_fu_150_ap_done)
    begin
        if ((grp_fft_stage_0_0_fu_150_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_fft_stage_1_0_fu_161_ap_done)
    begin
        if ((grp_fft_stage_1_0_fu_161_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_fft_stage_2_0_fu_172_ap_done)
    begin
        if ((grp_fft_stage_2_0_fu_172_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln118_fu_240_p2)
    begin
        if (((icmp_ln118_fu_240_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln118_fu_240_p2)
    begin
        if (((icmp_ln118_fu_240_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    c_fft_col_op_st_din <= grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_c_fft_col_op_st_din;

    c_fft_col_op_st_write_assign_proc : process(grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_c_fft_col_op_st_write, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            c_fft_col_op_st_write <= grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_c_fft_col_op_st_write;
        else 
            c_fft_col_op_st_write <= ap_const_logic_0;
        end if; 
    end process;


    c_row_op_trans_st_read_assign_proc : process(grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_c_row_op_trans_st_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            c_row_op_trans_st_read <= grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_c_row_op_trans_st_read;
        else 
            c_row_op_trans_st_read <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_224_p1 <= p_read2(16 - 1 downto 0);
    grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start <= grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start_reg;
    grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start <= grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start_reg;
    grp_fft_stage_0_0_fu_150_ap_start <= grp_fft_stage_0_0_fu_150_ap_start_reg;
    grp_fft_stage_1_0_fu_161_ap_start <= grp_fft_stage_1_0_fu_161_ap_start_reg;
    grp_fft_stage_2_0_fu_172_ap_start <= grp_fft_stage_2_0_fu_172_ap_start_reg;
    grp_fft_stage_3_0_fu_183_ap_start <= grp_fft_stage_3_0_fu_183_ap_start_reg;
    grp_fft_stage_4_0_fu_194_ap_start <= grp_fft_stage_4_0_fu_194_ap_start_reg;
    grp_fft_stage_5_0_fu_205_ap_start <= grp_fft_stage_5_0_fu_205_ap_start_reg;
    icmp_ln118_fu_240_p2 <= "1" when (signed(zext_ln118_fu_236_p1) < signed(p_read)) else "0";

    input_data1_i_address0_assign_proc : process(grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_address0, grp_fft_stage_0_0_fu_150_IN_r_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_data1_i_address0 <= grp_fft_stage_0_0_fu_150_IN_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_data1_i_address0 <= grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_address0;
        else 
            input_data1_i_address0 <= "XXXXXX";
        end if; 
    end process;


    input_data1_i_ce0_assign_proc : process(grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_ce0, grp_fft_stage_0_0_fu_150_IN_r_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_data1_i_ce0 <= grp_fft_stage_0_0_fu_150_IN_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_data1_i_ce0 <= grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_ce0;
        else 
            input_data1_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_data1_i_ce1_assign_proc : process(grp_fft_stage_0_0_fu_150_IN_r_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_data1_i_ce1 <= grp_fft_stage_0_0_fu_150_IN_r_ce1;
        else 
            input_data1_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_data1_i_we0_assign_proc : process(grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_data1_i_we0 <= grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_we0;
        else 
            input_data1_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_12_i_address0_assign_proc : process(grp_fft_stage_0_0_fu_150_OUT_r_address0, grp_fft_stage_1_0_fu_161_IN_r_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_data_12_i_address0 <= grp_fft_stage_1_0_fu_161_IN_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_12_i_address0 <= grp_fft_stage_0_0_fu_150_OUT_r_address0;
        else 
            out_data_12_i_address0 <= "XXXXXX";
        end if; 
    end process;


    out_data_12_i_address1_assign_proc : process(grp_fft_stage_0_0_fu_150_OUT_r_address1, grp_fft_stage_1_0_fu_161_IN_r_address1, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_data_12_i_address1 <= grp_fft_stage_1_0_fu_161_IN_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_12_i_address1 <= grp_fft_stage_0_0_fu_150_OUT_r_address1;
        else 
            out_data_12_i_address1 <= "XXXXXX";
        end if; 
    end process;


    out_data_12_i_ce0_assign_proc : process(grp_fft_stage_0_0_fu_150_OUT_r_ce0, grp_fft_stage_1_0_fu_161_IN_r_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_data_12_i_ce0 <= grp_fft_stage_1_0_fu_161_IN_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_12_i_ce0 <= grp_fft_stage_0_0_fu_150_OUT_r_ce0;
        else 
            out_data_12_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_12_i_ce1_assign_proc : process(grp_fft_stage_0_0_fu_150_OUT_r_ce1, grp_fft_stage_1_0_fu_161_IN_r_ce1, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_data_12_i_ce1 <= grp_fft_stage_1_0_fu_161_IN_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_12_i_ce1 <= grp_fft_stage_0_0_fu_150_OUT_r_ce1;
        else 
            out_data_12_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_12_i_we0_assign_proc : process(grp_fft_stage_0_0_fu_150_OUT_r_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_12_i_we0 <= grp_fft_stage_0_0_fu_150_OUT_r_we0;
        else 
            out_data_12_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_12_i_we1_assign_proc : process(grp_fft_stage_0_0_fu_150_OUT_r_we1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_12_i_we1 <= grp_fft_stage_0_0_fu_150_OUT_r_we1;
        else 
            out_data_12_i_we1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_24_i_address0_assign_proc : process(grp_fft_stage_1_0_fu_161_OUT_r_address0, grp_fft_stage_2_0_fu_172_IN_r_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_data_24_i_address0 <= grp_fft_stage_2_0_fu_172_IN_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_data_24_i_address0 <= grp_fft_stage_1_0_fu_161_OUT_r_address0;
        else 
            out_data_24_i_address0 <= "XXXXXX";
        end if; 
    end process;


    out_data_24_i_address1_assign_proc : process(grp_fft_stage_1_0_fu_161_OUT_r_address1, grp_fft_stage_2_0_fu_172_IN_r_address1, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_data_24_i_address1 <= grp_fft_stage_2_0_fu_172_IN_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_data_24_i_address1 <= grp_fft_stage_1_0_fu_161_OUT_r_address1;
        else 
            out_data_24_i_address1 <= "XXXXXX";
        end if; 
    end process;


    out_data_24_i_ce0_assign_proc : process(grp_fft_stage_1_0_fu_161_OUT_r_ce0, grp_fft_stage_2_0_fu_172_IN_r_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_data_24_i_ce0 <= grp_fft_stage_2_0_fu_172_IN_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_data_24_i_ce0 <= grp_fft_stage_1_0_fu_161_OUT_r_ce0;
        else 
            out_data_24_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_24_i_ce1_assign_proc : process(grp_fft_stage_1_0_fu_161_OUT_r_ce1, grp_fft_stage_2_0_fu_172_IN_r_ce1, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_data_24_i_ce1 <= grp_fft_stage_2_0_fu_172_IN_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_data_24_i_ce1 <= grp_fft_stage_1_0_fu_161_OUT_r_ce1;
        else 
            out_data_24_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_24_i_we0_assign_proc : process(grp_fft_stage_1_0_fu_161_OUT_r_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_data_24_i_we0 <= grp_fft_stage_1_0_fu_161_OUT_r_we0;
        else 
            out_data_24_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_24_i_we1_assign_proc : process(grp_fft_stage_1_0_fu_161_OUT_r_we1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_data_24_i_we1 <= grp_fft_stage_1_0_fu_161_OUT_r_we1;
        else 
            out_data_24_i_we1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_35_i_address0_assign_proc : process(grp_fft_stage_2_0_fu_172_OUT_r_address0, grp_fft_stage_3_0_fu_183_IN_r_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_data_35_i_address0 <= grp_fft_stage_3_0_fu_183_IN_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_data_35_i_address0 <= grp_fft_stage_2_0_fu_172_OUT_r_address0;
        else 
            out_data_35_i_address0 <= "XXXXXX";
        end if; 
    end process;


    out_data_35_i_address1_assign_proc : process(grp_fft_stage_2_0_fu_172_OUT_r_address1, grp_fft_stage_3_0_fu_183_IN_r_address1, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_data_35_i_address1 <= grp_fft_stage_3_0_fu_183_IN_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_data_35_i_address1 <= grp_fft_stage_2_0_fu_172_OUT_r_address1;
        else 
            out_data_35_i_address1 <= "XXXXXX";
        end if; 
    end process;


    out_data_35_i_ce0_assign_proc : process(grp_fft_stage_2_0_fu_172_OUT_r_ce0, grp_fft_stage_3_0_fu_183_IN_r_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_data_35_i_ce0 <= grp_fft_stage_3_0_fu_183_IN_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_data_35_i_ce0 <= grp_fft_stage_2_0_fu_172_OUT_r_ce0;
        else 
            out_data_35_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_35_i_ce1_assign_proc : process(grp_fft_stage_2_0_fu_172_OUT_r_ce1, grp_fft_stage_3_0_fu_183_IN_r_ce1, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_data_35_i_ce1 <= grp_fft_stage_3_0_fu_183_IN_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_data_35_i_ce1 <= grp_fft_stage_2_0_fu_172_OUT_r_ce1;
        else 
            out_data_35_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_35_i_we0_assign_proc : process(grp_fft_stage_2_0_fu_172_OUT_r_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_data_35_i_we0 <= grp_fft_stage_2_0_fu_172_OUT_r_we0;
        else 
            out_data_35_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_35_i_we1_assign_proc : process(grp_fft_stage_2_0_fu_172_OUT_r_we1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_data_35_i_we1 <= grp_fft_stage_2_0_fu_172_OUT_r_we1;
        else 
            out_data_35_i_we1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_46_i_address0_assign_proc : process(grp_fft_stage_3_0_fu_183_OUT_r_address0, grp_fft_stage_4_0_fu_194_IN_r_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_data_46_i_address0 <= grp_fft_stage_4_0_fu_194_IN_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_data_46_i_address0 <= grp_fft_stage_3_0_fu_183_OUT_r_address0;
        else 
            out_data_46_i_address0 <= "XXXXXX";
        end if; 
    end process;


    out_data_46_i_address1_assign_proc : process(grp_fft_stage_3_0_fu_183_OUT_r_address1, grp_fft_stage_4_0_fu_194_IN_r_address1, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_data_46_i_address1 <= grp_fft_stage_4_0_fu_194_IN_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_data_46_i_address1 <= grp_fft_stage_3_0_fu_183_OUT_r_address1;
        else 
            out_data_46_i_address1 <= "XXXXXX";
        end if; 
    end process;


    out_data_46_i_ce0_assign_proc : process(grp_fft_stage_3_0_fu_183_OUT_r_ce0, grp_fft_stage_4_0_fu_194_IN_r_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_data_46_i_ce0 <= grp_fft_stage_4_0_fu_194_IN_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_data_46_i_ce0 <= grp_fft_stage_3_0_fu_183_OUT_r_ce0;
        else 
            out_data_46_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_46_i_ce1_assign_proc : process(grp_fft_stage_3_0_fu_183_OUT_r_ce1, grp_fft_stage_4_0_fu_194_IN_r_ce1, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_data_46_i_ce1 <= grp_fft_stage_4_0_fu_194_IN_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_data_46_i_ce1 <= grp_fft_stage_3_0_fu_183_OUT_r_ce1;
        else 
            out_data_46_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_46_i_we0_assign_proc : process(grp_fft_stage_3_0_fu_183_OUT_r_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_data_46_i_we0 <= grp_fft_stage_3_0_fu_183_OUT_r_we0;
        else 
            out_data_46_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_46_i_we1_assign_proc : process(grp_fft_stage_3_0_fu_183_OUT_r_we1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_data_46_i_we1 <= grp_fft_stage_3_0_fu_183_OUT_r_we1;
        else 
            out_data_46_i_we1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_57_i_address0_assign_proc : process(grp_fft_stage_4_0_fu_194_OUT_r_address0, grp_fft_stage_5_0_fu_205_IN_r_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            out_data_57_i_address0 <= grp_fft_stage_5_0_fu_205_IN_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_data_57_i_address0 <= grp_fft_stage_4_0_fu_194_OUT_r_address0;
        else 
            out_data_57_i_address0 <= "XXXXXX";
        end if; 
    end process;


    out_data_57_i_address1_assign_proc : process(grp_fft_stage_4_0_fu_194_OUT_r_address1, grp_fft_stage_5_0_fu_205_IN_r_address1, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            out_data_57_i_address1 <= grp_fft_stage_5_0_fu_205_IN_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_data_57_i_address1 <= grp_fft_stage_4_0_fu_194_OUT_r_address1;
        else 
            out_data_57_i_address1 <= "XXXXXX";
        end if; 
    end process;


    out_data_57_i_ce0_assign_proc : process(grp_fft_stage_4_0_fu_194_OUT_r_ce0, grp_fft_stage_5_0_fu_205_IN_r_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            out_data_57_i_ce0 <= grp_fft_stage_5_0_fu_205_IN_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_data_57_i_ce0 <= grp_fft_stage_4_0_fu_194_OUT_r_ce0;
        else 
            out_data_57_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_57_i_ce1_assign_proc : process(grp_fft_stage_4_0_fu_194_OUT_r_ce1, grp_fft_stage_5_0_fu_205_IN_r_ce1, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            out_data_57_i_ce1 <= grp_fft_stage_5_0_fu_205_IN_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_data_57_i_ce1 <= grp_fft_stage_4_0_fu_194_OUT_r_ce1;
        else 
            out_data_57_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_57_i_we0_assign_proc : process(grp_fft_stage_4_0_fu_194_OUT_r_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_data_57_i_we0 <= grp_fft_stage_4_0_fu_194_OUT_r_we0;
        else 
            out_data_57_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_57_i_we1_assign_proc : process(grp_fft_stage_4_0_fu_194_OUT_r_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_data_57_i_we1 <= grp_fft_stage_4_0_fu_194_OUT_r_we1;
        else 
            out_data_57_i_we1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_63_i_address0_assign_proc : process(grp_fft_stage_5_0_fu_205_OUT_r_address0, grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_address0, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            out_data_63_i_address0 <= grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            out_data_63_i_address0 <= grp_fft_stage_5_0_fu_205_OUT_r_address0;
        else 
            out_data_63_i_address0 <= "XXXXXX";
        end if; 
    end process;


    out_data_63_i_ce0_assign_proc : process(grp_fft_stage_5_0_fu_205_OUT_r_ce0, grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_ce0, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            out_data_63_i_ce0 <= grp_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            out_data_63_i_ce0 <= grp_fft_stage_5_0_fu_205_OUT_r_ce0;
        else 
            out_data_63_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_63_i_ce1_assign_proc : process(grp_fft_stage_5_0_fu_205_OUT_r_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            out_data_63_i_ce1 <= grp_fft_stage_5_0_fu_205_OUT_r_ce1;
        else 
            out_data_63_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_63_i_we0_assign_proc : process(grp_fft_stage_5_0_fu_205_OUT_r_we0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            out_data_63_i_we0 <= grp_fft_stage_5_0_fu_205_OUT_r_we0;
        else 
            out_data_63_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_63_i_we1_assign_proc : process(grp_fft_stage_5_0_fu_205_OUT_r_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            out_data_63_i_we1 <= grp_fft_stage_5_0_fu_205_OUT_r_we1;
        else 
            out_data_63_i_we1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln118_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_92),32));
end behav;
