# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"inst_ram_tb_time_impl.v" \
"../../../../../risc_v.srcs/sim_1/new/inst_ram_tb.v" \

# Do not sort compile order
nosort
