INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Mon Sep 08 23:43:35 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.013 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.217 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.337 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.273 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.039 GB.
Execute       set_directive_top lane_seg_top -name=lane_seg_top 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lane_seg_hls/lane_seg_support.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lane_seg_hls/lane_seg_support.cpp -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/.systemc_flag -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.275 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.987 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 8.044 sec.
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.bc {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lane_seg_hls/lane_seg_top.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lane_seg_hls/lane_seg_top.cpp -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/.systemc_flag -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.113 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.525 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 7.897 sec.
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.bc {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 59.336 seconds; current allocated memory: 1.047 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.g.bc" "C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.g.bc"  
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.g.bc C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.g.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.014 sec.
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lane_seg_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lane_seg_top -reflow-float-conversion -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.892 sec.
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lane_seg_top 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lane_seg_top -mllvm -hls-db-dir -mllvm C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=15 -x ir C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:54:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:58:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:59:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_6' (lane_seg_hls/lane_seg_support.cpp:54:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out0' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 16 in loop 'VITIS_LOOP_35_1'(lane_seg_hls/lane_seg_support.cpp:35:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:35:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_48_4'(lane_seg_hls/lane_seg_support.cpp:48:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:48:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 12.348 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.051 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lane_seg_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.0.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.449 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.1.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.342 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.070 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.1.bc to C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.1.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (lane_seg_hls/lane_seg_support.cpp:37) in function 'encoder0_c1' automatically.
Command         transform done; 0.792 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'encoder0_c1' (lane_seg_hls/lane_seg_support.cpp:32:30)...1674 expression(s) balanced.
Command         transform done; 0.421 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 1.111 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.2.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (lane_seg_hls/lane_seg_support.cpp:36:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (lane_seg_hls/lane_seg_support.cpp:35:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_4' (lane_seg_hls/lane_seg_support.cpp:48:22) in function 'encoder0_c1'.
Execute           auto_get_db
Command         transform done; 1.619 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.156 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.72 sec.
Command     elaborate done; 75.439 sec.
Execute     ap_eval exec zip -j C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.107 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
Execute       ap_set_top_model lane_seg_top 
Execute       get_model_list lane_seg_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lane_seg_top 
Execute       preproc_iomode -model encoder0_c1 
Execute       preproc_iomode -model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
Execute       preproc_iomode -model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
Execute       get_model_list lane_seg_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 encoder0_c1 lane_seg_top
INFO-FLOW: Configuring Module : encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 ...
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
Execute       apply_spec_resource_limit encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
INFO-FLOW: Configuring Module : encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 ...
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
Execute       apply_spec_resource_limit encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
INFO-FLOW: Configuring Module : encoder0_c1 ...
Execute       set_default_model encoder0_c1 
Execute       apply_spec_resource_limit encoder0_c1 
INFO-FLOW: Configuring Module : lane_seg_top ...
Execute       set_default_model lane_seg_top 
Execute       apply_spec_resource_limit lane_seg_top 
INFO-FLOW: Model list for preprocess: encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 encoder0_c1 lane_seg_top
INFO-FLOW: Preprocessing Module: encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 ...
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
Execute       cdfg_preprocess -model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
INFO-FLOW: Preprocessing Module: encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 ...
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
Execute       cdfg_preprocess -model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
INFO-FLOW: Preprocessing Module: encoder0_c1 ...
Execute       set_default_model encoder0_c1 
Execute       cdfg_preprocess -model encoder0_c1 
Execute       rtl_gen_preprocess encoder0_c1 
INFO-FLOW: Preprocessing Module: lane_seg_top ...
Execute       set_default_model lane_seg_top 
Execute       cdfg_preprocess -model lane_seg_top 
Execute       rtl_gen_preprocess lane_seg_top 
INFO-FLOW: Model list for synthesis: encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 encoder0_c1 lane_seg_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
Execute       schedule -model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.234 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.161 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3.sched.adb -f 
INFO-FLOW: Finish scheduling encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3.
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
Execute       bind -model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.162 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3.bind.adb -f 
INFO-FLOW: Finish binding encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
Execute       schedule -model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 47, loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 21.512 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21 seconds. CPU system time: 0 seconds. Elapsed time: 21.599 seconds; current allocated memory: 1.202 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.136 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5.sched.adb -f 
Command       db_write done; 0.812 sec.
INFO-FLOW: Finish scheduling encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5.
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
Execute       bind -model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 8.285 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.234 seconds; current allocated memory: 1.202 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 3.691 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5.bind.adb -f 
Command       db_write done; 1.049 sec.
INFO-FLOW: Finish binding encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encoder0_c1 
Execute       schedule -model encoder0_c1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.114 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.886 seconds; current allocated memory: 1.202 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.152 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.sched.adb -f 
INFO-FLOW: Finish scheduling encoder0_c1.
Execute       set_default_model encoder0_c1 
Execute       bind -model encoder0_c1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.07 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.228 seconds; current allocated memory: 1.202 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 2.847 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.bind.adb -f 
INFO-FLOW: Finish binding encoder0_c1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lane_seg_top 
Execute       schedule -model lane_seg_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.93 seconds; current allocated memory: 1.202 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.sched.adb -f 
INFO-FLOW: Finish scheduling lane_seg_top.
Execute       set_default_model lane_seg_top 
Execute       bind -model lane_seg_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.982 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.202 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 2.944 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.bind.adb -f 
INFO-FLOW: Finish binding lane_seg_top.
Execute       get_model_list lane_seg_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
Execute       rtl_gen_preprocess encoder0_c1 
Execute       rtl_gen_preprocess lane_seg_top 
INFO-FLOW: Model list for RTL generation: encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 encoder0_c1 lane_seg_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' pipeline 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
Command       create_rtl_model done; 0.249 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.247 seconds; current allocated memory: 1.204 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
Execute       gen_rtl encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
Execute       syn_report -csynth -model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3.adb 
Execute       db_write -model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' pipeline 'VITIS_LOOP_48_4_VITIS_LOOP_49_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 59 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_27_1_1': 58 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_27_1_1': 56 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_28_1_1': 61 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_28_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_28_1_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_28_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_28_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_28_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5'.
Command       create_rtl_model done; 2.319 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.759 seconds; current allocated memory: 1.252 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
Command       gen_rtl done; 0.107 sec.
Execute       gen_rtl encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
Execute       syn_report -csynth -model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 3.429 sec.
Execute       syn_report -rtlxml -model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.118 sec.
Execute       syn_report -verbosereport -model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 6.115 sec.
Execute       db_write -model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5.adb 
Command       db_write done; 3.406 sec.
Execute       db_write -model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 1.768 sec.
Execute       gen_tb_info encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model encoder0_c1 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17 seconds. CPU system time: 13 seconds. Elapsed time: 30.099 seconds; current allocated memory: 1.340 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl encoder0_c1 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_encoder0_c1 
Execute       gen_rtl encoder0_c1 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_encoder0_c1 
Execute       syn_report -csynth -model encoder0_c1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model encoder0_c1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model encoder0_c1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 3.976 sec.
Execute       db_write -model encoder0_c1 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.adb 
Execute       db_write -model encoder0_c1 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info encoder0_c1 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lane_seg_top -top_prefix  -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
Command       create_rtl_model done; 0.184 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.45 seconds; current allocated memory: 1.340 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl lane_seg_top -istop -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top 
Execute       gen_rtl lane_seg_top -istop -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top 
Execute       syn_report -csynth -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/lane_seg_top_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/lane_seg_top_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 2.876 sec.
Execute       db_write -model lane_seg_top -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.adb 
Execute       db_write -model lane_seg_top -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lane_seg_top -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top 
Execute       export_constraint_db -f -tool general -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.constraint.tcl 
Execute       syn_report -designview -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.design.xml 
Command       syn_report done; 3.631 sec.
Execute       syn_report -csynthDesign -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/csynth.rpt -MHOut C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -wcfg -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.protoinst 
Execute       sc_get_clocks lane_seg_top 
Execute       sc_get_portdomain lane_seg_top 
INFO-FLOW: Model list for RTL component generation: encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 encoder0_c1 lane_seg_top
INFO-FLOW: Handling components in module [encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1.
INFO-FLOW: Append model lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1
INFO-FLOW: Found component lane_seg_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_mul_8ns_9ns_16_1_1.
INFO-FLOW: Append model lane_seg_top_mul_8ns_9ns_16_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_10s_26_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_10s_26_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_10ns_26_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_10ns_26_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_8s_24_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_8s_24_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_12ns_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_12ns_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_7ns_23_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_7ns_23_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_5s_21_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_5s_21_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_9s_25_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_9s_25_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_9ns_25_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_9ns_25_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_13ns_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_13ns_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_7s_23_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_7s_23_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_11s_27_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_11s_27_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_12s_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_12s_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_14ns_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_14ns_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_5ns_21_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_5ns_21_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_6ns_22_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_6ns_22_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_13s_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_13s_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_11ns_27_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_11ns_27_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_8ns_24_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_8ns_24_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_6s_22_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_6s_22_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_14s_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_14s_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_15s_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_15s_28_1_1
INFO-FLOW: Found component lane_seg_top_mul_16s_15ns_28_1_1.
INFO-FLOW: Append model lane_seg_top_mul_16s_15ns_28_1_1
INFO-FLOW: Found component lane_seg_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [encoder0_c1] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [lane_seg_top] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_gmem_in_m_axi.
INFO-FLOW: Append model lane_seg_top_gmem_in_m_axi
INFO-FLOW: Found component lane_seg_top_gmem_out_m_axi.
INFO-FLOW: Append model lane_seg_top_gmem_out_m_axi
INFO-FLOW: Found component lane_seg_top_control_s_axi.
INFO-FLOW: Append model lane_seg_top_control_s_axi
INFO-FLOW: Append model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3
INFO-FLOW: Append model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5
INFO-FLOW: Append model encoder0_c1
INFO-FLOW: Append model lane_seg_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1 lane_seg_top_flow_control_loop_pipe_sequential_init lane_seg_top_mul_8ns_9ns_16_1_1 lane_seg_top_mul_16s_10s_26_1_1 lane_seg_top_mul_16s_10ns_26_1_1 lane_seg_top_mul_16s_8s_24_1_1 lane_seg_top_mul_16s_12ns_28_1_1 lane_seg_top_mul_16s_7ns_23_1_1 lane_seg_top_mul_16s_5s_21_1_1 lane_seg_top_mul_16s_9s_25_1_1 lane_seg_top_mul_16s_9ns_25_1_1 lane_seg_top_mul_16s_13ns_28_1_1 lane_seg_top_mul_16s_7s_23_1_1 lane_seg_top_mul_16s_11s_27_1_1 lane_seg_top_mul_16s_12s_28_1_1 lane_seg_top_mul_16s_14ns_28_1_1 lane_seg_top_mul_16s_5ns_21_1_1 lane_seg_top_mul_16s_6ns_22_1_1 lane_seg_top_mul_16s_13s_28_1_1 lane_seg_top_mul_16s_11ns_27_1_1 lane_seg_top_mul_16s_8ns_24_1_1 lane_seg_top_mul_16s_6s_22_1_1 lane_seg_top_mul_16s_14s_28_1_1 lane_seg_top_mul_16s_15s_28_1_1 lane_seg_top_mul_16s_15ns_28_1_1 lane_seg_top_flow_control_loop_pipe_sequential_init lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W lane_seg_top_gmem_in_m_axi lane_seg_top_gmem_out_m_axi lane_seg_top_control_s_axi encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 encoder0_c1 lane_seg_top
INFO-FLOW: Generating C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1
INFO-FLOW: To file: write model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lane_seg_top_mul_8ns_9ns_16_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_10s_26_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_10ns_26_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_8s_24_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_12ns_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_7ns_23_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_5s_21_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_9s_25_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_9ns_25_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_13ns_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_7s_23_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_11s_27_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_12s_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_14ns_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_5ns_21_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_6ns_22_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_13s_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_11ns_27_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_8ns_24_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_6s_22_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_14s_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_15s_28_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_16s_15ns_28_1_1
INFO-FLOW: To file: write model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lane_seg_top_gmem_in_m_axi
INFO-FLOW: To file: write model lane_seg_top_gmem_out_m_axi
INFO-FLOW: To file: write model lane_seg_top_control_s_axi
INFO-FLOW: To file: write model encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3
INFO-FLOW: To file: write model encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5
INFO-FLOW: To file: write model encoder0_c1
INFO-FLOW: To file: write model lane_seg_top
INFO-FLOW: Generating C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.125 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=15.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/vhdl' dstVlogDir='C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/vlog' tclDir='C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db' modelList='lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_mul_8ns_9ns_16_1_1
lane_seg_top_mul_16s_10s_26_1_1
lane_seg_top_mul_16s_10ns_26_1_1
lane_seg_top_mul_16s_8s_24_1_1
lane_seg_top_mul_16s_12ns_28_1_1
lane_seg_top_mul_16s_7ns_23_1_1
lane_seg_top_mul_16s_5s_21_1_1
lane_seg_top_mul_16s_9s_25_1_1
lane_seg_top_mul_16s_9ns_25_1_1
lane_seg_top_mul_16s_13ns_28_1_1
lane_seg_top_mul_16s_7s_23_1_1
lane_seg_top_mul_16s_11s_27_1_1
lane_seg_top_mul_16s_12s_28_1_1
lane_seg_top_mul_16s_14ns_28_1_1
lane_seg_top_mul_16s_5ns_21_1_1
lane_seg_top_mul_16s_6ns_22_1_1
lane_seg_top_mul_16s_13s_28_1_1
lane_seg_top_mul_16s_11ns_27_1_1
lane_seg_top_mul_16s_8ns_24_1_1
lane_seg_top_mul_16s_6s_22_1_1
lane_seg_top_mul_16s_14s_28_1_1
lane_seg_top_mul_16s_15s_28_1_1
lane_seg_top_mul_16s_15ns_28_1_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W
lane_seg_top_gmem_in_m_axi
lane_seg_top_gmem_out_m_axi
lane_seg_top_control_s_axi
encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3
encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5
encoder0_c1
lane_seg_top
' expOnly='0'
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command       ap_source done; 0.213 sec.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 8.233 seconds; current allocated memory: 1.340 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='lane_seg_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name lane_seg_top
INFO-FLOW: Done: create_csynth_xml bind info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_mul_8ns_9ns_16_1_1
lane_seg_top_mul_16s_10s_26_1_1
lane_seg_top_mul_16s_10ns_26_1_1
lane_seg_top_mul_16s_8s_24_1_1
lane_seg_top_mul_16s_12ns_28_1_1
lane_seg_top_mul_16s_7ns_23_1_1
lane_seg_top_mul_16s_5s_21_1_1
lane_seg_top_mul_16s_9s_25_1_1
lane_seg_top_mul_16s_9ns_25_1_1
lane_seg_top_mul_16s_13ns_28_1_1
lane_seg_top_mul_16s_7s_23_1_1
lane_seg_top_mul_16s_11s_27_1_1
lane_seg_top_mul_16s_12s_28_1_1
lane_seg_top_mul_16s_14ns_28_1_1
lane_seg_top_mul_16s_5ns_21_1_1
lane_seg_top_mul_16s_6ns_22_1_1
lane_seg_top_mul_16s_13s_28_1_1
lane_seg_top_mul_16s_11ns_27_1_1
lane_seg_top_mul_16s_8ns_24_1_1
lane_seg_top_mul_16s_6s_22_1_1
lane_seg_top_mul_16s_14s_28_1_1
lane_seg_top_mul_16s_15s_28_1_1
lane_seg_top_mul_16s_15ns_28_1_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W
lane_seg_top_gmem_in_m_axi
lane_seg_top_gmem_out_m_axi
lane_seg_top_control_s_axi
encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3
encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5
encoder0_c1
lane_seg_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.constraint.tcl 
Execute       sc_get_clocks lane_seg_top 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE lane_seg_top LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_in_m_axi_U SOURCE {} VARIABLE {} MODULE lane_seg_top LOOP {} BUNDLEDNAME gmem_in DSP 0 BRAM 2 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_out_m_axi_U SOURCE {} VARIABLE {} MODULE lane_seg_top LOOP {} BUNDLEDNAME gmem_out DSP 0 BRAM 2 URAM 0}} report_dict {TOPINST lane_seg_top MODULE2INSTS {lane_seg_top lane_seg_top encoder0_c1 grp_encoder0_c1_fu_116 encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 grp_encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3_fu_100 encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 grp_encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5_fu_108} INST2MODULE {lane_seg_top lane_seg_top grp_encoder0_c1_fu_116 encoder0_c1 grp_encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3_fu_100 encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 grp_encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5_fu_108 encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5} INSTDATA {lane_seg_top {DEPTH 1 CHILDREN grp_encoder0_c1_fu_116} grp_encoder0_c1_fu_116 {DEPTH 2 CHILDREN {grp_encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3_fu_100 grp_encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5_fu_108}} grp_encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3_fu_100 {DEPTH 3 CHILDREN {}} grp_encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5_fu_108 {DEPTH 3 CHILDREN {}}} MODULEDATA {encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next11534_fu_248_p2 SOURCE {} VARIABLE indvars_iv_next11534 LOOP VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_160_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next11537_mid1_fu_178_p2 SOURCE {} VARIABLE indvars_iv_next11537_mid1 LOOP VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next11537250_fu_184_p2 SOURCE {} VARIABLE indvars_iv_next11537250 LOOP VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_16_4_1_U1 SOURCE lane_seg_hls/lane_seg_support.cpp:38 VARIABLE mul_ln38 LOOP VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next11534_dup_fu_288_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:35 VARIABLE indvars_iv_next11534_dup LOOP VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next11534_mid1_fu_307_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:35 VARIABLE indvars_iv_next11534_mid1 LOOP VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_16_4_1_U1 SOURCE lane_seg_hls/lane_seg_support.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_333_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_210_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_2_fu_2102_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:48 VARIABLE add_ln48_2 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_2114_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_9ns_16_1_1_U6 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE mul_ln61 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_9ns_16_1_1_U7 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE mul_ln61_1 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_2176_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_9ns_16_1_1_U8 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE mul_ln61_2 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_2204_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_2222_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE sub_ln61 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_1_fu_2265_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_1 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_2_fu_4131_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_2 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_1_fu_4147_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE sub_ln61_1 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_3_fu_4662_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_3 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_4_fu_6044_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_4 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_2_fu_7935_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE sub_ln61_2 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_5_fu_8521_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_5 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_8563_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_13097_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_1 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U30 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_6_fu_2328_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_6 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_3_fu_2345_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE sub_ln61_3 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_7_fu_2786_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_7 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_8_fu_2796_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_8 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_9_fu_6048_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_9 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_4_fu_6064_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE sub_ln61_4 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_10_fu_6075_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_10 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_11_fu_6789_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_11 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_12_fu_6086_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_12 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_5_fu_8599_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE sub_ln61_5 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_13_fu_10261_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_13 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_14_fu_10271_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_14 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U31 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_1 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_142_fu_4689_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_142 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U51 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_2 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_3566_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:52 VARIABLE empty_47 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_15_fu_3575_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_15 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_6_fu_3592_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE sub_ln61_6 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_16_fu_4158_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_16 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_17_fu_6090_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_17 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_7_fu_6809_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE sub_ln61_7 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_18_fu_7416_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_18 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_19_fu_6094_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_19 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_8_fu_10988_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE sub_ln61_8 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_20_fu_12039_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:61 VARIABLE add_ln61_20 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U72 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_3 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U73 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_4 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_7_fu_4777_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_7 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U93 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_5 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_8_fu_13162_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_8 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U114 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_6 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U135 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_7 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_9_fu_13208_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_9 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U156 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_8 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_12_fu_13321_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_12 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_13_fu_13327_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_13 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_2_fu_8649_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_2 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U198 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_9 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_14_fu_13392_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_14 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U219 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_10 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U240 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_11 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U261 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_12 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U282 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_13 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_2_fu_13571_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_2 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_3_fu_13581_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_3 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_6_fu_13607_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_6 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_7_fu_13617_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_7 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_8_fu_13627_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_8 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_9_fu_8701_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_9 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_10_fu_13640_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_10 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_11_fu_13650_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_11 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_12_fu_13660_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_12 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_15_fu_4829_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_15 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_16_fu_4839_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_16 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_17_fu_4849_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_17 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_18_fu_13689_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_18 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_19_fu_6874_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_19 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_20_fu_13702_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_20 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_22_fu_13718_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_22 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_fu_13758_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE sum LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_13764_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U9 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_14 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U10 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_15 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U32 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_16 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U33 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_17 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U52 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_18 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U53 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_19 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U74 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_20 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U75 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_21 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U94 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_22 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U95 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_23 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U115 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_24 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U116 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_25 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U136 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_26 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U137 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_27 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U157 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_28 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U158 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_29 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U177 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_30 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U178 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_31 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U199 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_32 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U200 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_33 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U220 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_34 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U221 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_35 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U241 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_36 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U242 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_37 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_143_fu_12113_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_143 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U262 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_38 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U283 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_39 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_27_fu_12157_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_27 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_28_fu_12162_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_28 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_31_fu_10382_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_31 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_33_fu_10387_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_33 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_38_fu_8033_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_38 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_39_fu_8038_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_39 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_42_fu_8785_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_42 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_44_fu_8796_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_44 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_52_fu_2881_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_52 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_53_fu_13841_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_53 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_54_fu_3654_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_54 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_55_fu_4894_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_55 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_56_fu_13853_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_56 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_57_fu_13859_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_57 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_58_fu_13864_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_58 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_60_fu_6202_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_60 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_61_fu_6207_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_61 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_64_fu_13890_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_64 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U11 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_40 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U12 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_41 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U34 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_42 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_19_fu_10421_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_19 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U54 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_43 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_3_fu_14037_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_3 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_20_fu_14076_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_20 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U76 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_44 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U96 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_45 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U97 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_46 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U117 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_47 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U118 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_48 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U138 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_49 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_4_fu_11152_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_4 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U159 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_50 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U160 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_51 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U179 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_52 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U180 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_53 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U201 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_54 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U202 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_55 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U222 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_56 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U223 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_57 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U243 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_58 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U244 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_59 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U263 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_60 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U264 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_61 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U284 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_62 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_76_fu_12231_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_76 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_77_fu_12246_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_77 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_80_fu_11239_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_80 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_82_fu_11249_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_82 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_87_fu_8079_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_87 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_88_fu_8084_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_88 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_91_fu_8898_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_91 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_93_fu_8909_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_93 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_101_fu_10483_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_101 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_102_fu_14135_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_102 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_104_fu_14151_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_104 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_107_fu_14176_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_107 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_110_fu_6254_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_110 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_111_fu_6259_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_111 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_114_fu_14206_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_114 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_116_fu_14216_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_116 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U13 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_63 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U35 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_64 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U36 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_65 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U55 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_66 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U56 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_67 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U77 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_68 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U78 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_69 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U98 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_70 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U99 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_71 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U119 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_72 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U120 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_73 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U139 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_74 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U140 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_75 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U161 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_76 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U162 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_77 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U181 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_78 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U182 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_79 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U203 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_80 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U204 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_81 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U224 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_82 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U225 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_83 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U245 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_84 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U246 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_85 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U265 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_86 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U266 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_87 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U285 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_88 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_127_fu_12315_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_127 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_128_fu_12330_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_128 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_131_fu_10531_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_131 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_133_fu_10536_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_133 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_138_fu_8992_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_138 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_139_fu_8998_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_139 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_142_fu_9015_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_142 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_144_fu_9026_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_144 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_156_fu_5018_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_156 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_158_fu_5028_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_158 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_163_fu_14442_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_163 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_164_fu_14448_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_164 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_167_fu_14474_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_167 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_169_fu_14484_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_169 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U14 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_89 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U37 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_90 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_5_fu_10559_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_5 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U57 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_91 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U58 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_92 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U79 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_93 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U80 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_94 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U100 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_95 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U101 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_96 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_23_fu_14610_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_23 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_144_fu_14641_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_144 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U141 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_97 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U142 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_98 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U163 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_99 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U164 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_100 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U183 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_101 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U184 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_102 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U205 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_103 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U206 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_104 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U226 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_105 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U227 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_106 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U247 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_107 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U267 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_108 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U268 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_109 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_26_fu_14698_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_26 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_180_fu_12451_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_180 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_182_fu_12467_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_182 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_183_fu_8180_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_183 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_184_fu_12480_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_184 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_186_fu_12492_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_186 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_188_fu_9106_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_188 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_189_fu_9116_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_189 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_191_fu_10624_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_191 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_193_fu_14724_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_193 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_195_fu_14730_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_195 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_197_fu_4370_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_197 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_198_fu_5091_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_198 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_199_fu_4376_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_199 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_200_fu_5104_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_200 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_201_fu_5114_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_201 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_202_fu_5124_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_202 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_205_fu_14758_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_205 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_206_fu_14768_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_206 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_207_fu_14778_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_207 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U15 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_110 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U16 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_111 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U38 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_112 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U39 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_113 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U59 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_114 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U60 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_115 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U81 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_116 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U82 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_117 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U102 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_118 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U103 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_119 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U121 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_120 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U122 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_121 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U143 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_122 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U144 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_123 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U165 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_124 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U166 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_125 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U185 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_126 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U186 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_127 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U207 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_128 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U208 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_129 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U228 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_130 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U229 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_131 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U248 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_132 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U249 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_133 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U269 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_134 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U270 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_135 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U286 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_136 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_214_fu_12551_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_214 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_215_fu_12566_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_215 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_218_fu_10692_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_218 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_220_fu_10697_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_220 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_225_fu_8228_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_225 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_226_fu_8233_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_226 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_229_fu_9181_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_229 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_231_fu_9191_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_231 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_243_fu_5180_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_243 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_245_fu_5189_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_245 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_250_fu_6336_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_250 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_251_fu_6341_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_251 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_254_fu_14928_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_254 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_256_fu_14939_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_256 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U17 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_137 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U18 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_138 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U40 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_139 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_29_fu_5285_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_29 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U61 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_140 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_30_fu_5320_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_30 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_31_fu_6372_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_31 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U104 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_141 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U105 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_142 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U123 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_143 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U124 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_144 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U145 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_145 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U146 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_146 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_32_fu_9249_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_32 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U167 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_147 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U187 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_148 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U188 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_149 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U209 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_150 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U210 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_151 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U230 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_152 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U231 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_153 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U250 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_154 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U251 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_155 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U271 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_156 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U272 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_157 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_267_fu_12636_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_267 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_270_fu_11487_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_270 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_272_fu_11499_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_272 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_277_fu_9319_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_277 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_278_fu_9325_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_278 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_281_fu_9341_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_281 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_290_fu_5376_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_290 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_292_fu_5392_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_292 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_293_fu_5402_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_293 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_294_fu_5412_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_294 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_300_fu_15072_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_300 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_33_fu_9401_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_33 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_34_fu_3060_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_34 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_6_fu_3096_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_6 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U41 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_158 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U62 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_159 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_145_fu_5441_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_145 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U83 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_160 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U84 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_161 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U106 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_162 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U125 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_163 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_37_fu_15195_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_37 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U147 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_164 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_38_fu_11531_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_38 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U168 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_165 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U169 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_166 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U189 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_167 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U190 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_168 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U211 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_169 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U232 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_170 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U233 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_171 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U252 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_172 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U253 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_173 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U273 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_174 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U274 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_175 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U287 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_176 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_311_fu_12714_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_311 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_312_fu_12730_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_312 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_315_fu_11602_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_315 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_321_fu_8329_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_321 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_324_fu_9527_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_324 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_335_fu_5487_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_335 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_336_fu_5497_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_336 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_339_fu_6520_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_339 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_340_fu_6530_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_340 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_341_fu_15248_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_341 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U19 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_177 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U20 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_178 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U42 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_179 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U43 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_180 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U63 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_181 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U85 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_182 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U86 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_183 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_43_fu_5530_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_43 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U107 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_184 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U126 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_185 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U127 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_186 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U148 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_187 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U149 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_188 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U170 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_189 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U171 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_190 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U191 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_191 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U192 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_192 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_46_fu_9613_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_46 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U234 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_193 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U254 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_194 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U255 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_195 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U275 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_196 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U276 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_197 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U288 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_198 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_350_fu_12800_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_350 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_351_fu_12815_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_351 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_354_fu_7792_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_354 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_356_fu_7797_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_356 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_361_fu_8387_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_361 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_362_fu_8393_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_362 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_364_fu_9637_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_364 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_365_fu_3187_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_365 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_366_fu_9650_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_366 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_372_fu_3890_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_372 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_373_fu_3900_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_373 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_374_fu_4495_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_374 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_380_fu_7197_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_380 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_381_fu_7203_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_381 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_384_fu_15417_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_384 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_47_fu_15541_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_47 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U44 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_199 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U45 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_200 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_7_fu_3906_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_7 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_48_fu_15575_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_48 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_49_fu_15609_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_49 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_50_fu_15640_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_50 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_8_fu_15671_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_8 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U172 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_201 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_51_fu_15705_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_51 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_9_fu_15725_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_9 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_10_fu_15771_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_10 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_52_fu_15791_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_52 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_146_fu_18615_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_146 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_11_fu_18665_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_11 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_53_fu_18696_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_53 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_12_fu_18746_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_12 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_54_fu_15823_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_54 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_400_fu_18798_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_400 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_401_fu_15843_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_401 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_402_fu_15853_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_402 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_403_fu_15863_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_403 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_404_fu_15873_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_404 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_405_fu_15883_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_405 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_406_fu_15893_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_406 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_408_fu_15899_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_408 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_409_fu_15909_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_409 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_410_fu_15919_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_410 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_411_fu_15929_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_411 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_414_fu_9688_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_414 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_415_fu_11734_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_415 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_417_fu_11750_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_417 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_419_fu_11770_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_419 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_420_fu_15958_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_420 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U21 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_202 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U22 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_203 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U46 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_204 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U47 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_205 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U64 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_206 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U65 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_207 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U87 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_208 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U88 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_209 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U108 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_210 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U109 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_211 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U128 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_212 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U129 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_213 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U150 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_214 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U151 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_215 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U173 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_216 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U174 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_217 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U193 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_218 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U194 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_219 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U212 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_220 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U213 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_221 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U235 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_222 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U236 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_223 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U256 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_224 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U257 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_225 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U277 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_226 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U278 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_227 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U289 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_228 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_422_fu_12881_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_422 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_423_fu_12897_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_423 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_426_fu_10832_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_426 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_428_fu_10837_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_428 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_433_fu_8441_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_433 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_434_fu_8446_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_434 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_437_fu_9755_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_437 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_439_fu_9766_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_439 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_451_fu_5641_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_451 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_453_fu_5650_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_453 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_458_fu_6604_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_458 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_459_fu_6609_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_459 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_462_fu_16006_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_462 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_464_fu_16016_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_464 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U23 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_229 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U24 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_230 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U66 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_231 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U67 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_232 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U89 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_233 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_fu_5680_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_57_fu_5712_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_57 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_58_fu_5744_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_58 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_147_fu_7271_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_147 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U130 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_234 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_13_fu_16155_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_13 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U152 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_235 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U175 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_236 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_59_fu_16194_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_59 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U195 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_237 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U214 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_238 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U215 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_239 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U237 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_240 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U238 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_241 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U258 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_242 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U259 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_243 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U279 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_244 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U280 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_245 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U290 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_246 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_475_fu_12971_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_475 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_476_fu_12977_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_476 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_479_fu_8484_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_479 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_487_fu_10881_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_487 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_488_fu_3338_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_488 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_498_fu_5773_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_498 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_500_fu_5793_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_500 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_503_fu_16314_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_503 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_504_fu_16324_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_504 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_505_fu_16334_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_505 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U25 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_247 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U26 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_248 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U48 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_249 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U49 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_250 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U68 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_251 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U69 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_252 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U90 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_253 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U91 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_254 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U110 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_255 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U111 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_256 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U131 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_257 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U132 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_258 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U153 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_259 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U154 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_260 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U176 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_261 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U196 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_262 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U197 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_263 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U216 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_264 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U217 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_265 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U218 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_266 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U239 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_267 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U260 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_268 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U281 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_269 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U291 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_270 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U292 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_271 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U293 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_272 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U294 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_273 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_514_fu_13026_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_514 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_515_fu_11939_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_515 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_516_fu_11944_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_516 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_520_fu_9908_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_520 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_521_fu_9917_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_521 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_524_fu_9942_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_524 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_526_fu_9953_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_526 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_538_fu_5846_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_538 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_544_fu_6682_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_544 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_545_fu_6687_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_545 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_548_fu_16574_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_548 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U27 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_274 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U28 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_275 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U50 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_276 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U70 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_277 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_14_fu_5897_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_14 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U71 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_278 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U92 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_279 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U112 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_280 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U113 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_281 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U133 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_282 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U134 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_283 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U155 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_284 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U295 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_285 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U296 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_286 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U297 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_287 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U298 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_288 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U299 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_289 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U300 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_290 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U301 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_291 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U302 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_292 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U303 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_293 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U304 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_294 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U305 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_295 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U306 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_296 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U307 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_297 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U308 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_298 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U309 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_299 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_560_fu_19010_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_560 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_561_fu_19020_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_561 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_563_fu_19032_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_563 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_570_fu_16861_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_570 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_571_fu_16875_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_571 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_572_fu_16880_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_572 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_582_fu_5957_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_582 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_591_fu_19088_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_591 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_592_fu_19094_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_592 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_593_fu_19104_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_593 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_15_fu_10004_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_15 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_1_fu_10024_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_1 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_60_fu_5994_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_60 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_16_fu_19223_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_16 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_61_fu_19254_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_61 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_62_fu_19285_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_62 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_148_fu_16920_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_148 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_17_fu_19319_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_17 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_18_fu_19350_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_18 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_63_fu_19381_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_63 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_64_fu_16936_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_64 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_149_fu_16963_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_149 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U310 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_300 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U311 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_301 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_19_fu_17012_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_19 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_67_fu_19463_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_67 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_20_fu_19494_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_20 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U312 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_302 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_150_fu_19544_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_150 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_68_fu_19580_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_68 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_607_fu_19632_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_607 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_608_fu_19642_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_608 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_609_fu_19652_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_609 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_610_fu_10047_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_610 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_611_fu_10057_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_611 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_612_fu_10067_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_612 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_613_fu_19665_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_613 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_614_fu_19675_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_614 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_617_fu_19701_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_617 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_618_fu_19711_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_618 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_619_fu_19721_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_619 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_620_fu_19731_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_620 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_623_fu_10917_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_623 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_624_fu_7919_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_624 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_625_fu_10930_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_625 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_28_fu_19776_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE sum_28 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U29 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_303 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_69_fu_3470_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_69 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U313 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_304 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_70_fu_19840_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_70 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_71_fu_17028_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_71 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_72_fu_17056_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_72 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U314 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_305 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_75_fu_17109_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_75 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_76_fu_17129_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_76 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_77_fu_17135_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_77 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_21_fu_17177_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_21 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_78_fu_17212_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_78 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_22_fu_17243_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_22 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_79_fu_17263_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_79 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U315 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_306 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_80_fu_17290_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_80 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U316 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_307 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U317 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_308 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U318 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_309 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_81_fu_17306_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_81 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_631_fu_19987_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_631 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_632_fu_19997_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_632 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_633_fu_20007_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_633 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_637_fu_20039_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_637 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_639_fu_20059_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_639 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_640_fu_20069_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_640 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_641_fu_17326_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_641 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_642_fu_17336_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_642 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_644_fu_17352_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_644 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_647_fu_13039_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_647 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_648_fu_13049_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_648 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_649_fu_11957_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_649 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_650_fu_7400_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_650 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_651_fu_11970_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_651 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_652_fu_13062_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_652 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_30_fu_20082_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE sum_30 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_23_fu_10073_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_23 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_82_fu_3486_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_82 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_151_fu_10936_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_151 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_2_fu_17396_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_2 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_152_fu_17416_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_152 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_83_fu_6746_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_83 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_3_fu_17439_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_3 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_24_fu_20138_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_24 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_84_fu_20158_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_84 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_85_fu_17455_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_85 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U319 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_310 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_86_fu_17486_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_86 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_87_fu_17517_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_87 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_88_fu_17548_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_88 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_89_fu_10092_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_89 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_90_fu_17571_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_90 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_91_fu_17606_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_91 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_153_fu_17637_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_153 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_154_fu_20209_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_154 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_92_fu_20229_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_92 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_155_fu_20260_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_155 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_657_fu_17683_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_657 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_660_fu_17689_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_660 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_661_fu_17699_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_661 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_662_fu_17709_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_662 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_665_fu_17735_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_665 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_666_fu_20340_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_666 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_669_fu_20353_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_669 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_670_fu_20363_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_670 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_676_fu_10108_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_676 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_678_fu_17788_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_678 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_679_fu_20388_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_679 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_32_fu_20398_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE sum_32 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_156_fu_17794_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_156 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_97_fu_10952_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_97 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_98_fu_17831_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_98 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_99_fu_17851_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_99 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_157_fu_20443_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_157 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_158_fu_20463_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_158 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_100_fu_17888_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_100 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U320 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_311 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_4_fu_17930_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_4 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_103_fu_17962_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_103 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U321 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_312 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_104_fu_17982_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_104 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_105_fu_20531_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_105 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_108_fu_20588_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_108 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_109_fu_20619_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_109 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_681_fu_20639_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_681 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_682_fu_20649_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_682 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_685_fu_20675_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_685 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_686_fu_17998_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_686 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_687_fu_18008_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_687 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_688_fu_20688_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_688 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_689_fu_20698_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_689 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_690_fu_20708_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_690 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_691_fu_20718_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_691 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_694_fu_18014_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_694 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_695_fu_18024_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_695 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_699_fu_6770_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_699 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_700_fu_4115_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_700 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_701_fu_6783_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_701 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_702_fu_18049_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_702 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_34_fu_20766_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE sum_34 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_25_fu_10126_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_25 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U322 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_313 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U323 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_314 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U324 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_315 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U325 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_316 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U326 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_317 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U327 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_318 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U328 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_319 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U329 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_320 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U330 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_321 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U331 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_322 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U332 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_323 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U333 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_324 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U334 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_325 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_110_fu_18066_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_110 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_111_fu_18072_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_111 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U335 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_326 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U336 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_327 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U337 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_328 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U338 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_329 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U339 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_330 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U340 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_331 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U341 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_332 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U342 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_333 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_112_fu_20850_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_112 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U343 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_334 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U344 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_335 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U345 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_336 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_705_fu_21406_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_705 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_706_fu_21422_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_706 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_709_fu_21454_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_709 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_711_fu_21466_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_711 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_716_fu_21496_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_716 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_717_fu_21506_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_717 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_718_fu_21520_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_718 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_719_fu_21529_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_719 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_720_fu_21535_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_720 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_721_fu_21541_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_721 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_730_fu_21589_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_730 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_736_fu_21686_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_736 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_737_fu_21692_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_737 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_739_fu_21633_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_739 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U346 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_337 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U347 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_338 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U348 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_339 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U349 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_340 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U350 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_341 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U351 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_342 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U352 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_343 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U353 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_344 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U354 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_345 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U355 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_346 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U356 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_347 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U357 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_348 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U358 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_349 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U359 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_350 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U360 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_351 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U361 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_352 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U362 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_353 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U363 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_354 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U364 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_355 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U365 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_356 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U366 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_357 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U367 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_358 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U368 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_359 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U369 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_360 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U370 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_361 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U371 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_362 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U372 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_363 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_752_fu_22546_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_752 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_753_fu_22556_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_753 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_756_fu_22591_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_756 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_758_fu_22603_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_758 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_763_fu_22178_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_763 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_764_fu_22194_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_764 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_767_fu_22216_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_767 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_769_fu_22228_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_769 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_781_fu_22318_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_781 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_783_fu_22330_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_783 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_788_fu_22368_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_788 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_789_fu_22374_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_789 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_792_fu_22671_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_792 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_794_fu_22682_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_794 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U373 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_364 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U374 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_365 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U375 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_366 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U376 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_367 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U377 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_368 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U378 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_369 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U379 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_370 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U380 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_371 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U381 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_372 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_113_fu_20866_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_113 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U382 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_373 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U383 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_374 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U384 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_375 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U385 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_376 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U386 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_377 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_114_fu_18099_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_114 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U387 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_378 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_115_fu_18126_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_115 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U388 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_379 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U389 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_380 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_26_fu_18153_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_26 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U390 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_381 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U391 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_382 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U392 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_383 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U393 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_384 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U394 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_385 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U395 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_386 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_805_fu_23359_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_805 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_806_fu_23369_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_806 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_807_fu_23379_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_807 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_810_fu_23405_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_810 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_813_fu_23414_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_813 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_814_fu_23424_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_814 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_818_fu_23455_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_818 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_825_fu_23110_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_825 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_831_fu_23144_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_831 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_833_fu_23150_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_833 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_834_fu_23492_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_834 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_835_fu_23502_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_835 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U396 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_387 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U397 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_388 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U398 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_389 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U399 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_390 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U400 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_391 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U401 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_392 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U402 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_393 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U403 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_394 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U404 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_395 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U405 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_396 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U406 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_397 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U407 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_398 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U408 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_399 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U409 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_400 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U410 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_401 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U411 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_402 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U412 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_403 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U413 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_404 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U414 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_405 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U415 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_406 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U416 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_407 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U417 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_408 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U418 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_409 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U419 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_410 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U420 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_411 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_118_fu_20894_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_118 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_844_fu_24324_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_844 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_846_fu_24344_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_846 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_853_fu_24412_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_853 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_854_fu_24422_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_854 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_856_fu_24434_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_856 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_870_fu_23855_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_870 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_872_fu_23867_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_872 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_877_fu_23901_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_877 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_878_fu_23917_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_878 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_881_fu_24525_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_881 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U421 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_412 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U422 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_413 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U423 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_414 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U424 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_415 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15s_28_1_1_U425 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_416 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U426 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_417 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U427 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_418 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U428 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_419 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U429 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_420 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U430 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_421 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U431 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_422 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U432 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_423 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U433 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_424 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15s_28_1_1_U434 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_425 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_28_1_1_U435 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_426 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U436 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_427 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15s_28_1_1_U437 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_428 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U438 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_429 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U439 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_430 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U440 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_431 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U441 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_432 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U442 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_433 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15s_28_1_1_U443 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_434 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U444 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_435 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U445 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_436 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U446 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_437 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U447 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_438 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_893_fu_25196_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_893 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_894_fu_25212_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_894 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_897_fu_25264_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_897 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_899_fu_25276_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_899 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_904_fu_25326_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_904 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_905_fu_25342_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_905 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_908_fu_25390_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_908 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_910_fu_25401_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_910 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_922_fu_25462_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_922 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_924_fu_25471_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_924 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_929_fu_25513_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_929 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_930_fu_25519_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_930 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_933_fu_25566_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_933 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_935_fu_25578_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_935 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_27_fu_18169_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_27 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_28_fu_18192_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_28 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_29_fu_18212_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_29 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_119_fu_18232_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_119 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_1_U448 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_439 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_120_fu_11987_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_120 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_30_fu_18251_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_30 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_121_fu_18271_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_121 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_122_fu_18291_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_122 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_5_fu_18311_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_5 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_123_fu_18331_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_123 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_6_fu_25715_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_6 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U449 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_440 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_124_fu_20910_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_124 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_948_fu_18351_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_948 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_949_fu_18361_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_949 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_950_fu_25776_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_950 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_951_fu_25786_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_951 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_953_fu_18367_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_953 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_954_fu_18377_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_954 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_959_fu_18399_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_959 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_962_fu_10152_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_962 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_963_fu_10162_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_963 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_964_fu_12010_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_964 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_965_fu_4646_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_965 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_966_fu_12023_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_966 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_967_fu_12033_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_967 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_968_fu_18428_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_968 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U450 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_441 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U451 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_442 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U452 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_443 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U453 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_444 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U454 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_445 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U455 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_446 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_125_fu_18458_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_125 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U456 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_447 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U457 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_448 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U458 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_449 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U459 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_450 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U460 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_451 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U461 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_452 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U462 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_453 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U463 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_454 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U464 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_455 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U465 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_456 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U466 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_457 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U467 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_458 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U468 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_459 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U469 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_460 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U470 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_461 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U471 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_462 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U472 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_463 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U473 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_464 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U474 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_465 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U475 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_466 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_970_fu_26576_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_970 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_971_fu_26592_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_971 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_974_fu_26239_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_974 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_976_fu_26245_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_976 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_981_fu_26271_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_981 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_982_fu_26281_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_982 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_985_fu_26309_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_985 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_998_fu_26416_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_998 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1000_fu_26428_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1000 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1005_fu_26652_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1005 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1006_fu_26658_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1006 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1009_fu_26677_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1009 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U476 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_467 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U477 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_468 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U478 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_469 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U479 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_470 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U480 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_471 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U481 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_472 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U482 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_473 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U483 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_474 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U484 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_475 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U485 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_476 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U486 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_477 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U487 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_478 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U488 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_479 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U489 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_480 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U490 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_481 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U491 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_482 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U492 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_483 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U493 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_484 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U494 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_485 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U495 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_486 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U496 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_487 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U497 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_488 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U498 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_489 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U499 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_490 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U500 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_491 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U501 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_492 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U502 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_493 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1021_fu_27368_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1021 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1022_fu_27384_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1022 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1025_fu_27426_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1025 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1027_fu_27437_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1027 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1032_fu_27476_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1032 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1033_fu_27482_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1033 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1036_fu_27508_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1036 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1047_fu_27107_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1047 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1048_fu_27113_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1048 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1049_fu_27574_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1049 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1050_fu_27580_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1050 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1052_fu_27129_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1052 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1053_fu_27135_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1053 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1056_fu_27613_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1056 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1058_fu_27623_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1058 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_1_U503 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_494 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U504 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_495 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U505 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_496 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U506 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_497 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U507 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_498 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U508 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_499 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U509 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_500 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U510 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_501 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U511 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_502 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U512 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_503 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_126_fu_20937_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_126 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U513 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_504 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U514 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_505 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U515 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_506 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_127_fu_18485_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_127 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U516 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_507 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U517 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_508 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U518 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_509 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U519 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_510 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U520 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_511 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U521 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_512 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U522 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_513 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U523 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_514 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U524 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_515 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U525 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_516 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1069_fu_23974_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1069 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1072_fu_28305_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1072 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1074_fu_28317_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1074 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1079_fu_28346_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1079 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1080_fu_28356_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1080 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1081_fu_28370_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1081 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1082_fu_28376_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1082 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1083_fu_28386_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1083 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1092_fu_27940_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1092 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1093_fu_27946_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1093 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1094_fu_28444_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1094 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1095_fu_28450_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1095 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1097_fu_27952_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1097 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1098_fu_27962_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1098 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1099_fu_28464_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1099 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1100_fu_28474_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1100 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1101_fu_28484_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1101 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U526 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_517 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U527 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_518 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_132_fu_10190_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_132 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U528 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_519 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U529 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_520 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U530 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_521 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U531 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_522 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U532 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_523 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U533 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_524 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U534 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_525 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U535 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_526 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U536 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_527 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U537 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_528 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U538 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_529 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U539 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_530 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U540 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_531 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U541 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_532 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U542 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_533 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U543 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_534 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U544 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_535 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U545 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_536 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U546 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_537 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U547 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_538 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U548 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_539 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U549 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_540 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U550 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_541 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U551 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_542 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1111_fu_29140_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1111 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1112_fu_29156_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1112 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1115_fu_29214_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1115 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1117_fu_29226_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1117 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1122_fu_29270_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1122 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1123_fu_29286_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1123 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1126_fu_29334_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1126 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1128_fu_29345_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1128 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1140_fu_28799_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1140 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1142_fu_28811_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1142 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1147_fu_29416_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1147 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1148_fu_29422_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1148 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1151_fu_29459_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1151 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U552 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_543 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U553 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_544 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U554 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_545 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U555 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_546 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U556 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_547 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U557 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_548 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U558 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_549 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U559 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_550 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U560 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_551 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U561 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_552 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U562 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_553 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U563 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_554 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U564 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_555 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U565 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_556 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U566 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_557 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U567 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_558 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U568 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_559 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U569 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_560 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U570 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_561 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U571 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_562 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U572 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_563 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U573 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_564 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U574 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_565 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U575 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_566 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U576 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_567 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U577 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_568 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U578 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_569 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1163_fu_30383_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1163 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1164_fu_30398_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1164 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1167_fu_30036_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1167 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1169_fu_30048_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1169 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1174_fu_30086_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1174 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1175_fu_30102_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1175 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1178_fu_30130_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1178 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1180_fu_30142_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1180 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1192_fu_30243_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1192 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1194_fu_30255_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1194 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1199_fu_30288_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1199 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1200_fu_30294_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1200 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1203_fu_30453_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1203 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1205_fu_30463_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1205 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U579 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_570 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U580 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_571 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U581 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_572 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U582 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_573 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_133_fu_20975_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_133 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U583 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_574 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U584 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_575 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U585 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_576 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U586 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_577 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U587 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_578 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U588 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_579 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U589 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_580 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U590 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_581 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U591 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_582 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U592 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_583 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U593 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_584 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U594 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_585 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U595 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_586 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U596 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_587 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U597 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_588 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U598 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_589 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U599 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_590 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U600 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_591 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U601 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_592 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1216_fu_31158_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1216 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1217_fu_31174_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1217 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1219_fu_31186_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1219 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1226_fu_30921_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1226 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1228_fu_30941_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1228 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1229_fu_30951_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1229 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1230_fu_30961_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1230 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1232_fu_30973_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1232 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1239_fu_31003_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1239 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1245_fu_31262_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1245 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1246_fu_31268_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1246 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1247_fu_31278_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1247 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U602 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_593 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U603 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_594 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U604 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_595 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U605 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_596 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U606 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_597 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U607 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_598 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U608 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_599 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U609 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_600 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U610 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_601 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U611 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_602 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U612 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_603 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U613 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_604 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U614 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_605 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U615 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_606 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U616 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_607 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U617 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_608 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U618 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_609 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U619 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_610 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U620 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_611 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U621 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_612 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U622 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_613 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_28_1_1_U623 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_614 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U624 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_615 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U625 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_616 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U626 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_617 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_28_1_1_U627 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_618 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U628 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_619 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1257_fu_32033_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1257 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1258_fu_32049_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1258 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1261_fu_32097_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1261 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1263_fu_32108_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1263 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1268_fu_32147_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1268 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1269_fu_32152_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1269 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1272_fu_32198_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1272 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1274_fu_32209_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1274 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1282_fu_31684_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1282 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1283_fu_31704_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1283 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1285_fu_31746_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1285 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1287_fu_31758_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1287 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1289_fu_31770_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1289 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1292_fu_31802_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1292 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1293_fu_31818_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1293 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1296_fu_32278_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1296 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1298_fu_32288_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1298 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U629 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_620 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_159_fu_10236_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_159 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U630 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_621 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U631 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_622 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_140_fu_27993_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_140 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U632 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_623 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U633 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_624 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U634 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_625 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U635 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_626 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U636 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_627 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U637 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_628 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U638 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_629 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U639 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_630 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U640 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_631 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U641 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_632 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U642 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_633 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U643 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_634 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U644 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_635 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_141_fu_24002_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE sub_ln63_141 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U645 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_636 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U646 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_637 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U647 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_638 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U648 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE mul_ln63_639 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1309_fu_32830_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1309 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1311_fu_32590_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1311 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1312_fu_32857_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1312 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1314_fu_32869_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1314 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1316_fu_32880_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1316 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1319_fu_10255_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1319 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1328_fu_28013_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1328 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1329_fu_32608_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1329 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1330_fu_32961_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1330 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1331_fu_32967_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1331 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1336_fu_32987_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1336 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1338_fu_33007_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:64 VARIABLE add_ln64_1338 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_2244_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_48_4_VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 640 BRAM 0 URAM 0}} encoder0_c1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_U SOURCE lane_seg_hls/lane_seg_support.cpp:32 VARIABLE padded LOOP {} BUNDLEDNAME {} DSP 0 BRAM 144 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 641 BRAM 144 URAM 0}} lane_seg_top {AREA {DSP 641 BRAM 148 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.2 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.75 seconds; current allocated memory: 1.356 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
Execute       syn_report -model lane_seg_top -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
Command     autosyn done; 96.057 sec.
Command   csynth_design done; 171.741 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 88 seconds. CPU system time: 15 seconds. Elapsed time: 171.741 seconds; current allocated memory: 325.504 MB.
Command ap_source done; 177.422 sec.
Execute cleanup_all 
Command cleanup_all done; 0.107 sec.
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Mon Sep 08 23:48:35 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.98 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.106 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.147 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.212 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.333 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.279 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 6.33 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.31 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.31 seconds; current allocated memory: 0.410 MB.
Command ap_source done; 20.989 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Mon Sep 08 23:51:48 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Mon Sep 08 23:51:54 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.159 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.136 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.379 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.525 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.133 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.288 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.421 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.421 seconds; current allocated memory: 0.402 MB.
Command ap_source done; 25.356 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Mon Sep 08 23:53:53 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.256 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.132 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.461 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.626 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.27 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.538 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 0.297 MB.
Command ap_source done; 6.517 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Mon Sep 08 23:54:59 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.75 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.955 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.074 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.262 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.513 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 0.289 MB.
Command ap_source done; 6.914 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Mon Sep 08 23:57:15 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.639 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.133 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.847 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.271 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Mon Sep 08 23:58:17 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.84 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.133 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.049 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.168 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.117 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.151 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.309 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.705 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.705 seconds; current allocated memory: 0.293 MB.
Command ap_source done; 26.24 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Tue Sep 09 00:00:54 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.141 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.132 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.351 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.491 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.106 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.137 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.295 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.525 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.525 seconds; current allocated memory: 0.293 MB.
Command ap_source done; 6.404 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Tue Sep 09 00:03:58 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.687 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.133 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.901 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.03 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.273 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.508 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 0.355 MB.
Command ap_source done; 6.868 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Tue Sep 09 00:06:26 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 6.023 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.231 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.364 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.103 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.137 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.295 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.572 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 0.367 MB.
Command ap_source done; 7.301 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Tue Sep 09 00:11:42 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.844 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.102 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.136 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.054 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.182 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.261 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.531 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.531 seconds; current allocated memory: 0.289 MB.
Command ap_source done; 7.049 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Tue Sep 09 00:17:14 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.675 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.146 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.899 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.031 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.279 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.531 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 0.289 MB.
Command ap_source done; 6.901 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Tue Sep 09 00:18:43 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.852 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.102 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.063 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.182 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.103 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.135 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.275 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.511 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 0.293 MB.
Command ap_source done; 7.024 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Tue Sep 09 00:19:53 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.292 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.136 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.169 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.55 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.692 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.283 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.555 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 0.438 MB.
Command ap_source done; 6.605 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Tue Sep 09 00:20:44 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.787 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.136 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.01 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.131 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.258 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Tue Sep 09 00:20:59 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.525 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.132 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.167 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.78 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.908 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.116 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.159 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.313 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Tue Sep 09 00:52:58 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.88 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.125 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.252 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.27 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Tue Sep 09 01:07:43 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 6.325 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.102 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.537 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.659 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.262 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Tue Sep 09 01:11:41 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.141 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.137 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.36 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.519 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.107 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.142 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.304 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.638 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.638 seconds; current allocated memory: 0.336 MB.
Command ap_source done; error code: 1; 11.553 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:18:00 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.227 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.112 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.258 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.573 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.748 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.27 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:18:43 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.833 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.126 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.038 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.175 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.122 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.262 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:30:41 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.953 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.131 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.153 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.27 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.245 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:31:17 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.833 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.132 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.049 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.171 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.257 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:31:28 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.84 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.141 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.054 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.172 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.25 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:39:23 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.929 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.127 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.251 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.246 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.661 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.661 seconds; current allocated memory: 0.355 MB.
Command ap_source done; error code: 1; 11.225 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:40:19 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.869 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.066 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.184 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.246 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 5.287 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.926 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.926 seconds; current allocated memory: 0.367 MB.
Command ap_source done; 17.422 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:42:29 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.773 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.126 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.971 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.092 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.248 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 5.258 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.465 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.465 seconds; current allocated memory: 0.453 MB.
Command ap_source done; 16.867 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:44:41 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.776 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.139 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.99 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.109 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.25 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 5.262 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.561 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.561 seconds; current allocated memory: 0.277 MB.
Command ap_source done; 16.975 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:46:13 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.93 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.131 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.258 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.251 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 5.291 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.553 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.554 seconds; current allocated memory: 0.422 MB.
Command ap_source done; 17.136 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:51:15 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.661 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.137 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.183 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.933 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.133 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.266 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 6.144 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 15.329 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.334 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 21.792 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:53:05 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.91 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.137 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.121 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.241 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.247 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 6.535 sec.
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:54:26 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.922 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.124 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.256 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.25 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.865 sec.
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 13 23:54:54 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.812 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.012 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.129 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.254 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 5.808 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.316 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.316 seconds; current allocated memory: 0.289 MB.
Command ap_source done; 12.751 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 00:52:00 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.789 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.995 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.116 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.259 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 00:57:03 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.754 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.955 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.075 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.256 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 00:58:10 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.77 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.139 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.991 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.112 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.266 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.395 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.395 seconds; current allocated memory: 0.379 MB.
Command ap_source done; error code: 1; 10.828 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 01:00:04 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.934 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.113 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.147 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.158 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.305 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.271 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.39 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.39 seconds; current allocated memory: 0.367 MB.
Command ap_source done; error code: 1; 11.024 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 01:01:11 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.948 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.102 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.134 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.156 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.275 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.122 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.278 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.319 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.146 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.146 seconds; current allocated memory: 0.430 MB.
Command ap_source done; 18.754 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 01:22:44 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 6.255 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.141 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.6 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.257 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.429 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.059 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 20.059 seconds; current allocated memory: 0.316 MB.
Command ap_source done; 26.977 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 01:25:36 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.144 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.134 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.368 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.497 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.105 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.138 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.287 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.29 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 6.939 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.939 seconds; current allocated memory: 0.375 MB.
Command ap_source done; error code: 1; 12.794 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 01:27:07 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.063 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.123 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.155 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.291 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.414 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.255 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.541 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.211 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.211 seconds; current allocated memory: 0.273 MB.
Command ap_source done; 12.938 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 01:28:11 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.181 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.388 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.512 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.122 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.272 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 19.965 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.965 seconds; current allocated memory: 0.449 MB.
Command ap_source done; error code: 1; 25.815 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 01:30:22 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.34 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command       ap_part_info done; 0.118 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.593 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.736 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.257 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 16.845 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 37.072 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 37.072 seconds; current allocated memory: 0.371 MB.
Command ap_source done; 43.131 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 01:32:17 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.058 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.111 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.146 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.288 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.434 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.274 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.485 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.485 seconds; current allocated memory: 0.316 MB.
Command ap_source done; error code: 1; 13.266 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 01:40:25 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 6.062 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.114 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.163 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.31 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.433 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.135 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.29 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.102 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.102 seconds; current allocated memory: 0.383 MB.
Command ap_source done; error code: 1; 13.883 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 01:41:11 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.384 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.107 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.144 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.609 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.757 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.281 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.228 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.228 seconds; current allocated memory: 0.305 MB.
Command ap_source done; error code: 1; 13.329 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sun Sep 14 01:43:42 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 6.051 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.133 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.179 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.325 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.461 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.28 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command     ap_part_info done; 0.112 sec.
Execute     source run_sim.tcl 
