// Seed: 2321179084
module module_0 (
    input  tri  id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  wire id_3,
    input  wire id_4,
    input  tri  id_5,
    input  tri1 id_6,
    output tri0 id_7,
    input  tri1 id_8
);
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1
    , id_7,
    input tri id_2,
    output tri0 id_3,
    output supply1 id_4,
    output tri0 id_5
);
  module_0(
      id_1, id_1, id_1, id_2, id_2, id_2, id_1, id_0, id_2
  );
  supply0 id_8;
  assign id_8 = id_7 == 1;
endmodule
