

================================================================
== Vivado HLS Report for 'Mem2Stream_Batch'
================================================================
* Date:           Sat Jan 30 17:33:54 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingDataflowPartition_0_IODMA_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                        |              |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |        Instance        |    Module    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------+--------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_Mem2Stream_fu_58    |Mem2Stream    |    49161|    49161|  0.492 ms |  0.492 ms |  49161|  49161|   none  |
        |grp_Mem2Stream_1_fu_68  |Mem2Stream_1  |     3081|     3081| 30.810 us | 30.810 us |   3081|   3081|   none  |
        +------------------------+--------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+--------------+-----------+-----------+------+----------+
        |          |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+--------------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?| 3083 ~ 49163 |          -|          -|     ?|    no    |
        +----------+---------+---------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rep_2 = alloca i32"   --->   Operation 5 'alloca' 'rep_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %numReps)" [/workspace/finn-hlslib/dma.h:161]   --->   Operation 8 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_V_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_V_offset)" [/workspace/finn-hlslib/dma.h:161]   --->   Operation 9 'read' 'in_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.81ns)   --->   "store i32 0, i32* %rep_2" [/workspace/finn-hlslib/dma.h:166]   --->   Operation 10 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br label %.backedge" [/workspace/finn-hlslib/dma.h:166]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%rep_2_load = load i32* %rep_2" [/workspace/finn-hlslib/dma.h:171]   --->   Operation 12 'load' 'rep_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.47ns)   --->   "%icmp_ln166 = icmp eq i32 %rep_2_load, %numReps_read" [/workspace/finn-hlslib/dma.h:166]   --->   Operation 13 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %4, label %1" [/workspace/finn-hlslib/dma.h:166]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.55ns)   --->   "%repsLeft = sub i32 %numReps_read, %rep_2_load" [/workspace/finn-hlslib/dma.h:167]   --->   Operation 15 'sub' 'repsLeft' <Predicate = (!icmp_ln166)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i32 %repsLeft to i4" [/workspace/finn-hlslib/dma.h:167]   --->   Operation 16 'trunc' 'trunc_ln167' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.30ns)   --->   "%icmp_ln168 = icmp eq i4 %trunc_ln167, 0" [/workspace/finn-hlslib/dma.h:168]   --->   Operation 17 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln166)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node sub_ln170)   --->   "%shl_ln170 = shl i32 %rep_2_load, 12" [/workspace/finn-hlslib/dma.h:170]   --->   Operation 18 'shl' 'shl_ln170' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node sub_ln170)   --->   "%shl_ln170_1 = shl i32 %rep_2_load, 10" [/workspace/finn-hlslib/dma.h:170]   --->   Operation 19 'shl' 'shl_ln170_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln170 = sub i32 %shl_ln170, %shl_ln170_1" [/workspace/finn-hlslib/dma.h:170]   --->   Operation 20 'sub' 'sub_ln170' <Predicate = (!icmp_ln166)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln168, label %2, label %3" [/workspace/finn-hlslib/dma.h:168]   --->   Operation 21 'br' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.52ns)   --->   "call fastcc void @Mem2Stream.1(i8* %in_V, i64 %in_V_offset_read, i32 %sub_ln170, i8* %out_V_V)" [/workspace/finn-hlslib/dma.h:174]   --->   Operation 22 'call' <Predicate = (!icmp_ln166 & !icmp_ln168)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (2.55ns)   --->   "%rep_3 = add i32 %rep_2_load, 1" [/workspace/finn-hlslib/dma.h:175]   --->   Operation 23 'add' 'rep_3' <Predicate = (!icmp_ln166 & !icmp_ln168)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.81ns)   --->   "store i32 %rep_3, i32* %rep_2" [/workspace/finn-hlslib/dma.h:175]   --->   Operation 24 'store' <Predicate = (!icmp_ln166 & !icmp_ln168)> <Delay = 1.81>
ST_2 : Operation 25 [2/2] (3.52ns)   --->   "call fastcc void @Mem2Stream(i8* %in_V, i64 %in_V_offset_read, i32 %sub_ln170, i8* %out_V_V)" [/workspace/finn-hlslib/dma.h:170]   --->   Operation 25 'call' <Predicate = (!icmp_ln166 & icmp_ln168)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%rep = add i32 %rep_2_load, 16" [/workspace/finn-hlslib/dma.h:171]   --->   Operation 26 'add' 'rep' <Predicate = (!icmp_ln166 & icmp_ln168)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.81ns)   --->   "store i32 %rep, i32* %rep_2" [/workspace/finn-hlslib/dma.h:172]   --->   Operation 27 'store' <Predicate = (!icmp_ln166 & icmp_ln168)> <Delay = 1.81>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 28 [1/2] (8.75ns)   --->   "call fastcc void @Mem2Stream.1(i8* %in_V, i64 %in_V_offset_read, i32 %sub_ln170, i8* %out_V_V)" [/workspace/finn-hlslib/dma.h:174]   --->   Operation 28 'call' <Predicate = (!icmp_ln168)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %.backedge.backedge"   --->   Operation 29 'br' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (8.75ns)   --->   "call fastcc void @Mem2Stream(i8* %in_V, i64 %in_V_offset_read, i32 %sub_ln170, i8* %out_V_V)" [/workspace/finn-hlslib/dma.h:170]   --->   Operation 30 'call' <Predicate = (icmp_ln168)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.backedge.backedge" [/workspace/finn-hlslib/dma.h:172]   --->   Operation 31 'br' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/dma.h:178]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep_2             (alloca       ) [ 01110]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
numReps_read      (read         ) [ 00110]
in_V_offset_read  (read         ) [ 00110]
store_ln166       (store        ) [ 00000]
br_ln166          (br           ) [ 00000]
rep_2_load        (load         ) [ 00000]
icmp_ln166        (icmp         ) [ 00110]
br_ln166          (br           ) [ 00000]
repsLeft          (sub          ) [ 00000]
trunc_ln167       (trunc        ) [ 00000]
icmp_ln168        (icmp         ) [ 00110]
shl_ln170         (shl          ) [ 00000]
shl_ln170_1       (shl          ) [ 00000]
sub_ln170         (sub          ) [ 00010]
br_ln168          (br           ) [ 00000]
rep_3             (add          ) [ 00000]
store_ln175       (store        ) [ 00000]
rep               (add          ) [ 00000]
store_ln172       (store        ) [ 00000]
call_ln174        (call         ) [ 00000]
br_ln0            (br           ) [ 00000]
call_ln170        (call         ) [ 00000]
br_ln172          (br           ) [ 00000]
br_ln0            (br           ) [ 00000]
ret_ln178         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream.1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="rep_2_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep_2/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="numReps_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="in_V_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_Mem2Stream_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="0" index="2" bw="64" slack="1"/>
<pin id="62" dir="0" index="3" bw="32" slack="0"/>
<pin id="63" dir="0" index="4" bw="8" slack="0"/>
<pin id="64" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln170/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_Mem2Stream_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="64" slack="1"/>
<pin id="72" dir="0" index="3" bw="32" slack="0"/>
<pin id="73" dir="0" index="4" bw="8" slack="0"/>
<pin id="74" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln166_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="rep_2_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="1"/>
<pin id="85" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_2_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln166_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln166/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="repsLeft_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="repsLeft/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln167_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln167/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln168_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="shl_ln170_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln170/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="shl_ln170_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="5" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln170_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sub_ln170_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln170/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="rep_3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_3/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln175_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="rep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="6" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln172_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="rep_2_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep_2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="numReps_read_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="162" class="1005" name="in_V_offset_read_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_V_offset_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="icmp_ln168_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln168 "/>
</bind>
</comp>

<comp id="175" class="1005" name="sub_ln170_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln170 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="28" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="30" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="65"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="83" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="99"><net_src comp="91" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="83" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="83" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="106" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="112" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="118" pin="2"/><net_sink comp="68" pin=3"/></net>

<net id="125"><net_src comp="118" pin="2"/><net_sink comp="58" pin=3"/></net>

<net id="130"><net_src comp="83" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="83" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="42" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="159"><net_src comp="46" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="165"><net_src comp="52" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="174"><net_src comp="100" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="118" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="58" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {2 3 }
 - Input state : 
	Port: Mem2Stream_Batch : in_V | {2 3 }
	Port: Mem2Stream_Batch : in_V_offset | {1 }
	Port: Mem2Stream_Batch : numReps | {1 }
  - Chain level:
	State 1
		store_ln166 : 1
	State 2
		icmp_ln166 : 1
		br_ln166 : 2
		repsLeft : 1
		trunc_ln167 : 2
		icmp_ln168 : 3
		shl_ln170 : 1
		shl_ln170_1 : 1
		sub_ln170 : 1
		br_ln168 : 4
		call_ln174 : 2
		rep_3 : 1
		store_ln175 : 2
		call_ln170 : 2
		rep : 1
		store_ln172 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   call   |     grp_Mem2Stream_fu_58    |    41   |   107   |
|          |    grp_Mem2Stream_1_fu_68   |    33   |    96   |
|----------|-----------------------------|---------|---------|
|    sub   |        repsLeft_fu_91       |    0    |    39   |
|          |       sub_ln170_fu_118      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    add   |         rep_3_fu_126        |    0    |    39   |
|          |          rep_fu_137         |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln166_fu_86      |    0    |    18   |
|          |      icmp_ln168_fu_100      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|   read   |   numReps_read_read_fu_46   |    0    |    0    |
|          | in_V_offset_read_read_fu_52 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln167_fu_96      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    shl   |       shl_ln170_fu_106      |    0    |    0    |
|          |      shl_ln170_1_fu_112     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    74   |   386   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   icmp_ln168_reg_171   |    1   |
|in_V_offset_read_reg_162|   64   |
|  numReps_read_reg_156  |   32   |
|      rep_2_reg_148     |   32   |
|    sub_ln170_reg_175   |   32   |
+------------------------+--------+
|          Total         |   161  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|  grp_Mem2Stream_fu_58  |  p3  |   2  |  32  |   64   ||    9    |
| grp_Mem2Stream_1_fu_68 |  p3  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   128  ||  3.538  ||    18   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   74   |   386  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   161  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   235  |   404  |
+-----------+--------+--------+--------+
