17:39:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\zbl\Desktop\ov5640\vitis\test21\temp_xsdb_launch_script.tcl
17:39:10 INFO  : Registering command handlers for Vitis TCF services
17:39:11 INFO  : XSCT server has started successfully.
17:39:11 INFO  : plnx-install-location is set to ''
17:39:11 INFO  : Successfully done setting XSCT server connection channel  
17:39:12 INFO  : Successfully done setting workspace for the tool. 
17:39:12 INFO  : Successfully done query RDI_DATADIR 
17:39:15 INFO  : Platform repository initialization has completed.
17:39:57 INFO  : Result from executing command 'getProjects': system_wrapper
17:39:57 INFO  : Result from executing command 'getPlatforms': 
17:39:57 INFO  : Platform 'system_wrapper' is added to custom repositories.
17:40:10 INFO  : Platform 'system_wrapper' is added to custom repositories.
17:41:00 INFO  : Result from executing command 'getProjects': system_wrapper
17:41:00 INFO  : Result from executing command 'getPlatforms': system_wrapper|C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper/export/system_wrapper/system_wrapper.xpfm
17:41:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:41:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:41:29 INFO  : 'jtag frequency' command is executed.
17:41:29 INFO  : Context for 'APU' is selected.
17:41:29 INFO  : System reset is completed.
17:41:32 INFO  : 'after 3000' command is executed.
17:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:41:34 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper.bit"
17:41:34 INFO  : Context for 'APU' is selected.
17:41:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:35 INFO  : Context for 'APU' is selected.
17:41:35 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test21/test/_ide/psinit/ps7_init.tcl' is done.
17:41:35 INFO  : 'ps7_init' command is executed.
17:41:35 INFO  : 'ps7_post_config' command is executed.
17:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:35 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test21/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test21/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test21/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:35 INFO  : 'con' command is executed.
17:41:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:35 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test21\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:56:42 INFO  : Disconnected from the channel tcfchan#2.
17:56:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:43 INFO  : 'jtag frequency' command is executed.
17:56:43 INFO  : Context for 'APU' is selected.
17:56:43 INFO  : System reset is completed.
17:56:46 INFO  : 'after 3000' command is executed.
17:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:56:48 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper.bit"
17:56:49 INFO  : Context for 'APU' is selected.
17:56:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:56:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:49 INFO  : Context for 'APU' is selected.
17:56:49 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test21/test/_ide/psinit/ps7_init.tcl' is done.
17:56:49 INFO  : 'ps7_init' command is executed.
17:56:49 INFO  : 'ps7_post_config' command is executed.
17:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:49 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test21/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test21/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test21/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:49 INFO  : 'con' command is executed.
17:56:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:49 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test21\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:58:33 INFO  : Disconnected from the channel tcfchan#3.
17:58:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:58:34 INFO  : 'jtag frequency' command is executed.
17:58:34 INFO  : Context for 'APU' is selected.
17:58:34 INFO  : System reset is completed.
17:58:37 INFO  : 'after 3000' command is executed.
17:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:58:40 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper.bit"
17:58:40 INFO  : Context for 'APU' is selected.
17:58:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:58:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:40 INFO  : Context for 'APU' is selected.
17:58:40 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test21/test/_ide/psinit/ps7_init.tcl' is done.
17:58:40 INFO  : 'ps7_init' command is executed.
17:58:40 INFO  : 'ps7_post_config' command is executed.
17:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:40 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test21/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test21/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test21/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:41 INFO  : 'con' command is executed.
17:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:41 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test21\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
18:00:47 INFO  : Disconnected from the channel tcfchan#4.
18:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:00:48 INFO  : 'jtag frequency' command is executed.
18:00:48 INFO  : Context for 'APU' is selected.
18:00:48 INFO  : System reset is completed.
18:00:51 INFO  : 'after 3000' command is executed.
18:00:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:00:54 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper.bit"
18:00:54 INFO  : Context for 'APU' is selected.
18:00:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
18:00:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:54 INFO  : Context for 'APU' is selected.
18:00:54 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test21/test/_ide/psinit/ps7_init.tcl' is done.
18:00:55 INFO  : 'ps7_init' command is executed.
18:00:55 INFO  : 'ps7_post_config' command is executed.
18:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:55 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test21/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test21/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test21/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:55 INFO  : 'con' command is executed.
18:00:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:55 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test21\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
18:01:16 INFO  : Disconnected from the channel tcfchan#5.
18:01:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:17 INFO  : 'jtag frequency' command is executed.
18:01:17 INFO  : Context for 'APU' is selected.
18:01:18 INFO  : System reset is completed.
18:01:21 INFO  : 'after 3000' command is executed.
18:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:01:23 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper.bit"
18:01:23 INFO  : Context for 'APU' is selected.
18:01:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
18:01:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:23 INFO  : Context for 'APU' is selected.
18:01:23 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test21/test/_ide/psinit/ps7_init.tcl' is done.
18:01:23 INFO  : 'ps7_init' command is executed.
18:01:23 INFO  : 'ps7_post_config' command is executed.
18:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:24 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test21/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test21/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test21/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test21/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:24 INFO  : 'con' command is executed.
18:01:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:24 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test21\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
18:38:23 INFO  : Disconnected from the channel tcfchan#6.
