--- Testing vcvtdq2ps ---

[Testing VCVTDQ2PS (128-bit)]
Element 0: int=0x00000000 (0) => float=0.000000 (expected 0.000000) [PASS]
Element 1: int=0x00000001 (1) => float=1.000000 (expected 1.000000) [PASS]
Element 2: int=0xFFFFFFFF (-1) => float=-1.000000 (expected -1.000000) [PASS]
Element 3: int=0x7FFFFFFF (2147483647) => float=2147483648.000000 (expected 2147483648.000000) [PASS]
--- MXCSR State After 128-bit Operation ---
MXCSR: 0x00001FA0
  [ ] DAZ - Denormals Are Zero: 0
  [ ] FTZ - Flush To Zero: 0
Flags: I:0 D:0 Z:0 O:0 U:0 P:1


[Testing VCVTDQ2PS (256-bit)]
Element 0: int=0x00000000 (0) => float=0.000000 (expected 0.000000) [PASS]
Element 1: int=0x00000001 (1) => float=1.000000 (expected 1.000000) [PASS]
Element 2: int=0xFFFFFFFF (-1) => float=-1.000000 (expected -1.000000) [PASS]
Element 3: int=0x7FFFFFFF (2147483647) => float=2147483648.000000 (expected 2147483648.000000) [PASS]
Element 4: int=0x80000000 (-2147483648) => float=-2147483648.000000 (expected -2147483648.000000) [PASS]
Element 5: int=0x075BCD15 (123456789) => float=123456792.000000 (expected 123456792.000000) [PASS]
Element 6: int=0xC521974F (-987654321) => float=-987654336.000000 (expected -987654336.000000) [PASS]
Element 7: int=0x7FFFFFFF (2147483647) => float=2147483648.000000 (expected 2147483648.000000) [PASS]
--- MXCSR State After 256-bit Operation ---
MXCSR: 0x00001FA0
  [ ] DAZ - Denormals Are Zero: 0
  [ ] FTZ - Flush To Zero: 0
Flags: I:0 D:0 Z:0 O:0 U:0 P:1


[Testing Memory Operand]
Element 0: int=100 => float=100.000000 (expected 100.000000) [PASS]
Element 1: int=-200 => float=-200.000000 (expected -200.000000) [PASS]
Element 2: int=300 => float=300.000000 (expected 300.000000) [PASS]
Element 3: int=-400 => float=-400.000000 (expected -400.000000) [PASS]
--- MXCSR State After Memory Operand Operation ---
MXCSR: 0x00001FA0
  [ ] DAZ - Denormals Are Zero: 0
  [ ] FTZ - Flush To Zero: 0
Flags: I:0 D:0 Z:0 O:0 U:0 P:1


Total errors: 0
