
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
lBoundEstimator: OWN, ALAPBound: lazyALAP took the same time as lBoundEstimator: OWN, ALAPBound: listSchedule



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 9



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
lBoundEstimator: OWN, ALAPBound: lazyALAP took the same time as lBoundEstimator: PAPER, ALAPBound: lazyALAP



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 8



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
lBoundEstimator: OWN, ALAPBound: lazyALAP took the same time as lBoundEstimator: PAPER, ALAPBound: listSchedule



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 1, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 9



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
lBoundEstimator: OWN, ALAPBound: listSchedule took the same time as lBoundEstimator: PAPER, ALAPBound: lazyALAP



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 1, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 8



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
lBoundEstimator: OWN, ALAPBound: listSchedule took the same time as lBoundEstimator: PAPER, ALAPBound: listSchedule



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 9



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
lBoundEstimator: ASAP, ALAPBound: listSchedule took the same time as lBoundEstimator: ASAP, ALAPBound: lazyALAP



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: listSchedule -> 1, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 9



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 1, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 8



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
lBoundEstimator: PAPER, ALAPBound: lazyALAP took the same time as lBoundEstimator: PAPER, ALAPBound: listSchedule



Comparing lBoundEstimator: ASAP, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: listSchedule -> 1, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 8



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 6 with 9 nodes

n1--562:DMA_LOAD : [0:1]
n4--592:DMA_LOAD : [0:1]
n0--566:IAND : [2:2]
n3--594:ISHL : [2:2]
n2--595:DMA_STORE : [3:4]
n7--570:IADD : [3:3]
n5--567:IFEQ : [4:4]
n6--575:IFNE : [5:5]
n8--582:IADD : [5:5]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 6
Initial best latency: 6
8 out of 9 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 1 milliseconds

Print BULB tree: 
l_bound: 6, u_bound: 6; investigated partial schedule: {}; 
└── l_bound: 6, u_bound: 6; investigated n4--592:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 6 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 2 times
Best latency found: 6
Initial best latency: 6
8 out of 9 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 1 milliseconds

Print BULB tree: 
l_bound: 6, u_bound: 6; investigated partial schedule: {}; 
├── l_bound: 7, u_bound: 7; investigated n4--592:DMA_LOAD in [2:3]; investigated partial schedule: {2=[n4--592:DMA_LOAD], 3=[n4--592:DMA_LOAD]}; 
├── l_bound: 9, u_bound: 9; investigated n4--592:DMA_LOAD in [4:5]; investigated partial schedule: {4=[n4--592:DMA_LOAD], 5=[n4--592:DMA_LOAD]}; 
├── l_bound: 6, u_bound: 6; investigated n4--592:DMA_LOAD in [1:2]; investigated partial schedule: {1=[n4--592:DMA_LOAD], 2=[n4--592:DMA_LOAD]}; 
├── l_bound: 6, u_bound: 6; investigated n4--592:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD]}; 
└── l_bound: 8, u_bound: 8; investigated n4--592:DMA_LOAD in [3:4]; investigated partial schedule: {3=[n4--592:DMA_LOAD], 4=[n4--592:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: listSchedule
BULB tree contains 74 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 27 times
Best latency found: 6
Initial best latency: 6
7 out of 9 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 9 milliseconds

Print BULB tree: 
l_bound: 5, u_bound: 6; investigated partial schedule: {}; 
├── l_bound: 5, u_bound: 6; investigated n4--592:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD]}; 
│   ├── l_bound: 5, u_bound: 7; investigated n1--562:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD], 3=[n1--562:DMA_LOAD], 4=[n1--562:DMA_LOAD]}; 
│   ├── l_bound: 5, u_bound: 6; investigated n1--562:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD]}; 
│   │   ├── l_bound: 5, u_bound: 7; investigated n3--594:ISHL in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 4=[n3--594:ISHL]}; 
│   │   ├── l_bound: 6, u_bound: 8; investigated n3--594:ISHL in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 5=[n3--594:ISHL]}; 
│   │   ├── l_bound: 5, u_bound: 6; investigated n3--594:ISHL in [2:2]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL]}; 
│   │   │   ├── l_bound: 5, u_bound: 6; investigated n0--566:IAND in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 4=[n0--566:IAND]}; 
│   │   │   │   ├── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [4:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 4=[n0--566:IAND, n2--595:DMA_STORE], 5=[n2--595:DMA_STORE]}; 
│   │   │   │   └── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [3:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n0--566:IAND, n2--595:DMA_STORE]}; 
│   │   │   ├── l_bound: 5, u_bound: 6; investigated n0--566:IAND in [2:2]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL]}; 
│   │   │   │   ├── l_bound: 5, u_bound: 6; investigated n2--595:DMA_STORE in [3:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n2--595:DMA_STORE]}; 
│   │   │   │   │   ├── l_bound: 5, u_bound: 6; investigated n7--570:IADD in [3:3]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE, n7--570:IADD], 4=[n2--595:DMA_STORE]}; 
│   │   │   │   │   │   ├── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE, n7--570:IADD], 4=[n2--595:DMA_STORE], 5=[n5--567:IFEQ]}; 
│   │   │   │   │   │   ├── l_bound: 5, u_bound: 6; investigated n5--567:IFEQ in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE, n7--570:IADD], 4=[n2--595:DMA_STORE, n5--567:IFEQ]}; 
│   │   │   │   │   │   │   ├── l_bound: 6, u_bound: 6; investigated n6--575:IFNE in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE, n7--570:IADD], 4=[n2--595:DMA_STORE, n5--567:IFEQ], 5=[n6--575:IFNE]}; 
│   │   │   │   │   ├── l_bound: 6, u_bound: 7; investigated n7--570:IADD in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 5=[n7--570:IADD]}; 
│   │   │   │   │   └── l_bound: 5, u_bound: 6; investigated n7--570:IADD in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD]}; 
│   │   │   │   │       ├── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [3:3]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE, n5--567:IFEQ], 4=[n2--595:DMA_STORE, n7--570:IADD]}; 
│   │   │   │   │       └── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD], 5=[n5--567:IFEQ]}; 
│   │   │   │   └── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [4:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 4=[n2--595:DMA_STORE], 5=[n2--595:DMA_STORE]}; 
│   │   │   ├── l_bound: 5, u_bound: 6; investigated n0--566:IAND in [3:3]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND]}; 
│   │   │   │   ├── l_bound: 5, u_bound: 6; investigated n2--595:DMA_STORE in [3:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE]}; 
│   │   │   │   │   ├── l_bound: 5, u_bound: 6; investigated n7--570:IADD in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD]}; 
│   │   │   │   │   │   └── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD], 5=[n5--567:IFEQ]}; 
│   │   │   │   │   ├── l_bound: 5, u_bound: 6; investigated n7--570:IADD in [2:2]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL, n7--570:IADD], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE]}; 
│   │   │   │   │   │   ├── l_bound: 5, u_bound: 6; investigated n5--567:IFEQ in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL, n7--570:IADD], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n5--567:IFEQ]}; 
│   │   │   │   │   │   │   └── l_bound: 6, u_bound: 6; investigated n6--575:IFNE in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL, n7--570:IADD], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n5--567:IFEQ], 5=[n6--575:IFNE]}; 
│   │   │   │   │   │   └── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL, n7--570:IADD], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 5=[n5--567:IFEQ]}; 
│   │   │   │   │   └── l_bound: 6, u_bound: 7; investigated n7--570:IADD in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 5=[n7--570:IADD]}; 
│   │   │   │   └── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [4:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND], 4=[n2--595:DMA_STORE], 5=[n2--595:DMA_STORE]}; 
│   │   │   └── l_bound: 6, u_bound: 7; investigated n0--566:IAND in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 5=[n0--566:IAND]}; 
│   │   └── l_bound: 5, u_bound: 6; investigated n3--594:ISHL in [3:3]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 3=[n3--594:ISHL]}; 
│   │       ├── l_bound: 6, u_bound: 6; investigated n0--566:IAND in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 3=[n3--594:ISHL], 4=[n0--566:IAND]}; 
│   │       ├── l_bound: 6, u_bound: 6; investigated n0--566:IAND in [2:2]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND], 3=[n3--594:ISHL]}; 
│   │       ├── l_bound: 6, u_bound: 6; investigated n0--566:IAND in [3:3]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 3=[n0--566:IAND, n3--594:ISHL]}; 
│   │       └── l_bound: 6, u_bound: 7; investigated n0--566:IAND in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 3=[n3--594:ISHL], 5=[n0--566:IAND]}; 
│   ├── l_bound: 5, u_bound: 6; investigated n1--562:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n1--562:DMA_LOAD]}; 
│   │   ├── l_bound: 6, u_bound: 6; investigated n3--594:ISHL in [2:2]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n1--562:DMA_LOAD]}; 
│   │   ├── l_bound: 6, u_bound: 6; investigated n3--594:ISHL in [3:3]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n1--562:DMA_LOAD, n3--594:ISHL]}; 
│   │   ├── l_bound: 6, u_bound: 7; investigated n3--594:ISHL in [4:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n1--562:DMA_LOAD], 4=[n3--594:ISHL]}; 
│   │   └── l_bound: 6, u_bound: 8; investigated n3--594:ISHL in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n1--562:DMA_LOAD], 5=[n3--594:ISHL]}; 
│   ├── l_bound: 5, u_bound: 6; investigated n1--562:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD]}; 
│   │   ├── l_bound: 5, u_bound: 7; investigated n3--594:ISHL in [4:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 4=[n3--594:ISHL]}; 
│   │   ├── l_bound: 6, u_bound: 8; investigated n3--594:ISHL in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 5=[n3--594:ISHL]}; 
│   │   ├── l_bound: 5, u_bound: 6; investigated n3--594:ISHL in [3:3]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n3--594:ISHL]}; 
│   │   │   ├── l_bound: 6, u_bound: 6; investigated n0--566:IAND in [4:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n3--594:ISHL], 4=[n0--566:IAND]}; 
│   │   │   ├── l_bound: 6, u_bound: 6; investigated n0--566:IAND in [3:3]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n0--566:IAND, n3--594:ISHL]}; 
│   │   │   └── l_bound: 6, u_bound: 7; investigated n0--566:IAND in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n3--594:ISHL], 5=[n0--566:IAND]}; 
│   │   └── l_bound: 5, u_bound: 6; investigated n3--594:ISHL in [2:2]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL]}; 
│   │       ├── l_bound: 5, u_bound: 6; investigated n0--566:IAND in [4:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 4=[n0--566:IAND]}; 
│   │       │   ├── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [4:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 4=[n0--566:IAND, n2--595:DMA_STORE], 5=[n2--595:DMA_STORE]}; 
│   │       │   └── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [3:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n0--566:IAND, n2--595:DMA_STORE]}; 
│   │       ├── l_bound: 5, u_bound: 6; investigated n0--566:IAND in [3:3]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND]}; 
│   │       │   ├── l_bound: 5, u_bound: 6; investigated n2--595:DMA_STORE in [3:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE]}; 
│   │       │   │   ├── l_bound: 6, u_bound: 7; investigated n7--570:IADD in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 5=[n7--570:IADD]}; 
│   │       │   │   ├── l_bound: 5, u_bound: 6; investigated n7--570:IADD in [4:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD]}; 
│   │       │   │   │   └── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD], 5=[n5--567:IFEQ]}; 
│   │       │   │   └── l_bound: 5, u_bound: 6; investigated n7--570:IADD in [0:0]; investigated partial schedule: {0=[n4--592:DMA_LOAD, n7--570:IADD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE]}; 
│   │       │   │       ├── l_bound: 5, u_bound: 6; investigated n5--567:IFEQ in [4:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD, n7--570:IADD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n5--567:IFEQ]}; 
│   │       │   │       │   ├── l_bound: 6, u_bound: 6; investigated n6--575:IFNE in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD, n7--570:IADD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n5--567:IFEQ], 5=[n6--575:IFNE]}; 
│   │       │   │       └── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD, n7--570:IADD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 5=[n5--567:IFEQ]}; 
│   │       │   └── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [4:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND], 4=[n2--595:DMA_STORE], 5=[n2--595:DMA_STORE]}; 
│   │       └── l_bound: 6, u_bound: 7; investigated n0--566:IAND in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 5=[n0--566:IAND]}; 
│   └── l_bound: 6, u_bound: 9; investigated n1--562:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD], 4=[n1--562:DMA_LOAD], 5=[n1--562:DMA_LOAD]}; 
├── l_bound: 5, u_bound: 7; investigated n4--592:DMA_LOAD in [2:3]; investigated partial schedule: {2=[n4--592:DMA_LOAD], 3=[n4--592:DMA_LOAD]}; 
├── l_bound: 5, u_bound: 8; investigated n4--592:DMA_LOAD in [3:4]; investigated partial schedule: {3=[n4--592:DMA_LOAD], 4=[n4--592:DMA_LOAD]}; 
├── l_bound: 5, u_bound: 6; investigated n4--592:DMA_LOAD in [1:2]; investigated partial schedule: {1=[n4--592:DMA_LOAD], 2=[n4--592:DMA_LOAD]}; 
│   ├── l_bound: 6, u_bound: 6; investigated n1--562:DMA_LOAD in [1:2]; investigated partial schedule: {1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n4--592:DMA_LOAD]}; 
│   ├── l_bound: 6, u_bound: 6; investigated n1--562:DMA_LOAD in [2:3]; investigated partial schedule: {1=[n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 3=[n1--562:DMA_LOAD]}; 
│   ├── l_bound: 6, u_bound: 8; investigated n1--562:DMA_LOAD in [4:5]; investigated partial schedule: {1=[n4--592:DMA_LOAD], 2=[n4--592:DMA_LOAD], 4=[n1--562:DMA_LOAD], 5=[n1--562:DMA_LOAD]}; 
│   ├── l_bound: 6, u_bound: 7; investigated n1--562:DMA_LOAD in [3:4]; investigated partial schedule: {1=[n4--592:DMA_LOAD], 2=[n4--592:DMA_LOAD], 3=[n1--562:DMA_LOAD], 4=[n1--562:DMA_LOAD]}; 
│   └── l_bound: 6, u_bound: 6; investigated n1--562:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--562:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n4--592:DMA_LOAD]}; 
└── l_bound: 6, u_bound: 9; investigated n4--592:DMA_LOAD in [4:5]; investigated partial schedule: {4=[n4--592:DMA_LOAD], 5=[n4--592:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 6
Initial best latency: 6
8 out of 9 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 1 milliseconds

Print BULB tree: 
l_bound: 6, u_bound: 6; investigated partial schedule: {}; 
└── l_bound: 6, u_bound: 6; investigated n4--592:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: lazyALAP
BULB tree contains 77 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 24 times
Best latency found: 6
Initial best latency: 6
6 out of 9 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 8 milliseconds

Print BULB tree: 
l_bound: 5, u_bound: 6; investigated partial schedule: {}; 
└── l_bound: 5, u_bound: 6; investigated n4--592:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD]}; 
    ├── l_bound: 5, u_bound: 6; investigated n1--562:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD]}; 
    │   ├── l_bound: 5, u_bound: 6; investigated n3--594:ISHL in [3:3]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 3=[n3--594:ISHL]}; 
    │   │   ├── l_bound: 6, u_bound: 6; investigated n0--566:IAND in [3:3]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 3=[n0--566:IAND, n3--594:ISHL]}; 
    │   │   ├── l_bound: 6, u_bound: 7; investigated n0--566:IAND in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 3=[n3--594:ISHL], 5=[n0--566:IAND]}; 
    │   │   ├── l_bound: 6, u_bound: 6; investigated n0--566:IAND in [2:2]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND], 3=[n3--594:ISHL]}; 
    │   │   └── l_bound: 6, u_bound: 6; investigated n0--566:IAND in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 3=[n3--594:ISHL], 4=[n0--566:IAND]}; 
    │   ├── l_bound: 5, u_bound: 7; investigated n3--594:ISHL in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 4=[n3--594:ISHL]}; 
    │   └── l_bound: 5, u_bound: 6; investigated n3--594:ISHL in [2:2]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL]}; 
    │       ├── l_bound: 5, u_bound: 6; investigated n0--566:IAND in [2:2]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL]}; 
    │       │   ├── l_bound: 5, u_bound: 6; investigated n2--595:DMA_STORE in [3:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n2--595:DMA_STORE]}; 
    │       │   │   ├── l_bound: 5, u_bound: 6; investigated n7--570:IADD in [3:3]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE, n7--570:IADD], 4=[n2--595:DMA_STORE]}; 
    │       │   │   │   ├── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE, n7--570:IADD], 4=[n2--595:DMA_STORE], 5=[n5--567:IFEQ]}; 
    │       │   │   │   ├── l_bound: 5, u_bound: 6; investigated n5--567:IFEQ in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE, n7--570:IADD], 4=[n2--595:DMA_STORE, n5--567:IFEQ]}; 
    │       │   │   │   │   ├── l_bound: 7, u_bound: 7; investigated n6--575:IFNE in [6:6]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE, n7--570:IADD], 4=[n2--595:DMA_STORE, n5--567:IFEQ], 6=[n6--575:IFNE]}; 
    │       │   │   │   │   ├── l_bound: 6, u_bound: 6; investigated n6--575:IFNE in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE, n7--570:IADD], 4=[n2--595:DMA_STORE, n5--567:IFEQ], 5=[n6--575:IFNE]}; 
    │       │   │   │   └── l_bound: 7, u_bound: 7; investigated n5--567:IFEQ in [6:6]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE, n7--570:IADD], 4=[n2--595:DMA_STORE], 6=[n5--567:IFEQ]}; 
    │       │   │   ├── l_bound: 6, u_bound: 7; investigated n7--570:IADD in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 5=[n7--570:IADD]}; 
    │       │   │   ├── l_bound: 7, u_bound: 8; investigated n7--570:IADD in [6:6]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 6=[n7--570:IADD]}; 
    │       │   │   └── l_bound: 5, u_bound: 6; investigated n7--570:IADD in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD]}; 
    │       │   │       ├── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [3:3]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE, n5--567:IFEQ], 4=[n2--595:DMA_STORE, n7--570:IADD]}; 
    │       │   │       ├── l_bound: 7, u_bound: 7; investigated n5--567:IFEQ in [6:6]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD], 6=[n5--567:IFEQ]}; 
    │       │   │       └── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD], 5=[n5--567:IFEQ]}; 
    │       │   ├── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [4:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 4=[n2--595:DMA_STORE], 5=[n2--595:DMA_STORE]}; 
    │       │   └── l_bound: 7, u_bound: 7; investigated n2--595:DMA_STORE in [5:6]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n0--566:IAND, n3--594:ISHL], 5=[n2--595:DMA_STORE], 6=[n2--595:DMA_STORE]}; 
    │       ├── l_bound: 6, u_bound: 7; investigated n0--566:IAND in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 5=[n0--566:IAND]}; 
    │       ├── l_bound: 5, u_bound: 6; investigated n0--566:IAND in [3:3]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND]}; 
    │       │   ├── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [4:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND], 4=[n2--595:DMA_STORE], 5=[n2--595:DMA_STORE]}; 
    │       │   ├── l_bound: 5, u_bound: 6; investigated n2--595:DMA_STORE in [3:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE]}; 
    │       │   │   ├── l_bound: 5, u_bound: 6; investigated n7--570:IADD in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD]}; 
    │       │   │   │   ├── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD], 5=[n5--567:IFEQ]}; 
    │       │   │   │   └── l_bound: 7, u_bound: 7; investigated n5--567:IFEQ in [6:6]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD], 6=[n5--567:IFEQ]}; 
    │       │   │   ├── l_bound: 6, u_bound: 7; investigated n7--570:IADD in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 5=[n7--570:IADD]}; 
    │       │   │   ├── l_bound: 5, u_bound: 6; investigated n7--570:IADD in [2:2]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL, n7--570:IADD], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE]}; 
    │       │   │   │   ├── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL, n7--570:IADD], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 5=[n5--567:IFEQ]}; 
    │       │   │   │   ├── l_bound: 5, u_bound: 6; investigated n5--567:IFEQ in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL, n7--570:IADD], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n5--567:IFEQ]}; 
    │       │   │   │   │   ├── l_bound: 6, u_bound: 6; investigated n6--575:IFNE in [5:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL, n7--570:IADD], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n5--567:IFEQ], 5=[n6--575:IFNE]}; 
    │       │   │   │   │   ├── l_bound: 7, u_bound: 7; investigated n6--575:IFNE in [6:6]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL, n7--570:IADD], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n5--567:IFEQ], 6=[n6--575:IFNE]}; 
    │       │   │   │   └── l_bound: 7, u_bound: 7; investigated n5--567:IFEQ in [6:6]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL, n7--570:IADD], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 6=[n5--567:IFEQ]}; 
    │       │   │   ├── l_bound: 7, u_bound: 8; investigated n7--570:IADD in [6:6]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 6=[n7--570:IADD]}; 
    │       │   └── l_bound: 7, u_bound: 7; investigated n2--595:DMA_STORE in [5:6]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n0--566:IAND], 5=[n2--595:DMA_STORE], 6=[n2--595:DMA_STORE]}; 
    │       └── l_bound: 5, u_bound: 6; investigated n0--566:IAND in [4:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 4=[n0--566:IAND]}; 
    │           ├── l_bound: 7, u_bound: 7; investigated n2--595:DMA_STORE in [5:6]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 4=[n0--566:IAND], 5=[n2--595:DMA_STORE], 6=[n2--595:DMA_STORE]}; 
    │           ├── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [3:4]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n0--566:IAND, n2--595:DMA_STORE]}; 
    │           └── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [4:5]; investigated partial schedule: {0=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n3--594:ISHL], 4=[n0--566:IAND, n2--595:DMA_STORE], 5=[n2--595:DMA_STORE]}; 
    ├── l_bound: 5, u_bound: 6; investigated n1--562:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD]}; 
    │   ├── l_bound: 5, u_bound: 6; investigated n3--594:ISHL in [3:3]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n3--594:ISHL]}; 
    │   │   ├── l_bound: 6, u_bound: 6; investigated n0--566:IAND in [3:3]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n0--566:IAND, n3--594:ISHL]}; 
    │   │   ├── l_bound: 6, u_bound: 7; investigated n0--566:IAND in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n3--594:ISHL], 5=[n0--566:IAND]}; 
    │   │   └── l_bound: 6, u_bound: 6; investigated n0--566:IAND in [4:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n3--594:ISHL], 4=[n0--566:IAND]}; 
    │   ├── l_bound: 5, u_bound: 6; investigated n3--594:ISHL in [2:2]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL]}; 
    │   │   ├── l_bound: 5, u_bound: 6; investigated n0--566:IAND in [4:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 4=[n0--566:IAND]}; 
    │   │   │   ├── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [3:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n2--595:DMA_STORE], 4=[n0--566:IAND, n2--595:DMA_STORE]}; 
    │   │   │   ├── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [4:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 4=[n0--566:IAND, n2--595:DMA_STORE], 5=[n2--595:DMA_STORE]}; 
    │   │   │   └── l_bound: 7, u_bound: 7; investigated n2--595:DMA_STORE in [5:6]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 4=[n0--566:IAND], 5=[n2--595:DMA_STORE], 6=[n2--595:DMA_STORE]}; 
    │   │   ├── l_bound: 5, u_bound: 6; investigated n0--566:IAND in [3:3]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND]}; 
    │   │   │   ├── l_bound: 6, u_bound: 6; investigated n2--595:DMA_STORE in [4:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND], 4=[n2--595:DMA_STORE], 5=[n2--595:DMA_STORE]}; 
    │   │   │   ├── l_bound: 5, u_bound: 6; investigated n2--595:DMA_STORE in [3:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE]}; 
    │   │   │   │   ├── l_bound: 7, u_bound: 8; investigated n7--570:IADD in [6:6]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 6=[n7--570:IADD]}; 
    │   │   │   │   ├── l_bound: 6, u_bound: 7; investigated n7--570:IADD in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 5=[n7--570:IADD]}; 
    │   │   │   │   ├── l_bound: 5, u_bound: 6; investigated n7--570:IADD in [0:0]; investigated partial schedule: {0=[n4--592:DMA_LOAD, n7--570:IADD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE]}; 
    │   │   │   │   │   ├── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD, n7--570:IADD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 5=[n5--567:IFEQ]}; 
    │   │   │   │   │   ├── l_bound: 5, u_bound: 6; investigated n5--567:IFEQ in [4:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD, n7--570:IADD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n5--567:IFEQ]}; 
    │   │   │   │   │   │   ├── l_bound: 6, u_bound: 6; investigated n6--575:IFNE in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD, n7--570:IADD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n5--567:IFEQ], 5=[n6--575:IFNE]}; 
    │   │   │   │   │   │   ├── l_bound: 7, u_bound: 7; investigated n6--575:IFNE in [6:6]; investigated partial schedule: {0=[n4--592:DMA_LOAD, n7--570:IADD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n5--567:IFEQ], 6=[n6--575:IFNE]}; 
    │   │   │   │   │   └── l_bound: 7, u_bound: 7; investigated n5--567:IFEQ in [6:6]; investigated partial schedule: {0=[n4--592:DMA_LOAD, n7--570:IADD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE], 6=[n5--567:IFEQ]}; 
    │   │   │   │   ├── l_bound: 5, u_bound: 6; investigated n7--570:IADD in [4:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD]}; 
    │   │   │   │   │   ├── l_bound: 7, u_bound: 7; investigated n5--567:IFEQ in [6:6]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD], 6=[n5--567:IFEQ]}; 
    │   │   │   │   │   └── l_bound: 6, u_bound: 6; investigated n5--567:IFEQ in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND, n2--595:DMA_STORE], 4=[n2--595:DMA_STORE, n7--570:IADD], 5=[n5--567:IFEQ]}; 
    │   │   │   └── l_bound: 7, u_bound: 7; investigated n2--595:DMA_STORE in [5:6]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n0--566:IAND], 5=[n2--595:DMA_STORE], 6=[n2--595:DMA_STORE]}; 
    │   │   └── l_bound: 6, u_bound: 7; investigated n0--566:IAND in [5:5]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 5=[n0--566:IAND]}; 
    │   └── l_bound: 5, u_bound: 7; investigated n3--594:ISHL in [4:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n1--562:DMA_LOAD, n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 4=[n3--594:ISHL]}; 
    └── l_bound: 5, u_bound: 6; investigated n1--562:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n1--562:DMA_LOAD]}; 
        ├── l_bound: 6, u_bound: 6; investigated n3--594:ISHL in [3:3]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n1--562:DMA_LOAD, n3--594:ISHL]}; 
        ├── l_bound: 6, u_bound: 7; investigated n3--594:ISHL in [4:4]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD], 3=[n1--562:DMA_LOAD], 4=[n3--594:ISHL]}; 
        └── l_bound: 6, u_bound: 6; investigated n3--594:ISHL in [2:2]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD], 2=[n1--562:DMA_LOAD, n3--594:ISHL], 3=[n1--562:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: listSchedule
BULB tree contains 6 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 2 times
Best latency found: 6
Initial best latency: 6
8 out of 9 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 1 milliseconds

Print BULB tree: 
l_bound: 6, u_bound: 6; investigated partial schedule: {}; 
├── l_bound: 6, u_bound: 6; investigated n4--592:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n4--592:DMA_LOAD], 1=[n4--592:DMA_LOAD]}; 
├── l_bound: 9, u_bound: 9; investigated n4--592:DMA_LOAD in [4:5]; investigated partial schedule: {4=[n4--592:DMA_LOAD], 5=[n4--592:DMA_LOAD]}; 
├── l_bound: 7, u_bound: 7; investigated n4--592:DMA_LOAD in [2:3]; investigated partial schedule: {2=[n4--592:DMA_LOAD], 3=[n4--592:DMA_LOAD]}; 
├── l_bound: 8, u_bound: 8; investigated n4--592:DMA_LOAD in [3:4]; investigated partial schedule: {3=[n4--592:DMA_LOAD], 4=[n4--592:DMA_LOAD]}; 
└── l_bound: 6, u_bound: 6; investigated n4--592:DMA_LOAD in [1:2]; investigated partial schedule: {1=[n4--592:DMA_LOAD], 2=[n4--592:DMA_LOAD]}; 

