set ::env(PROJECT_NAME) clock_tree_design
set ::env(DESIGN_TOP) clock_tree_design
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/clock_tree_design/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/clock_tree_design/rtlclock_tree_design.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
