module wideexpr_00996(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {4{(ctrl[3]?(ctrl[6]?s3:-(-({s5,(ctrl[0]?((s2)+(u5))>>>((s2)^~(s7)):{s4,s7,$unsigned(s6)}),(1'sb0)==(((4'sb1100)+(s3))>>>({4{5'sb00110}})),^(((2'sb01)+(2'b10))<<<({2{6'sb010001}}))}))):(-(1'sb1))<<(s2))}};
  assign y1 = 5'b00101;
  assign y2 = $signed(($unsigned(6'b110101))^(({+(1'b0),$signed({4{$signed((ctrl[7]?u5:{1'sb0,5'sb10010}))}}),{+((ctrl[3]?$signed((2'sb10)!=(s2)):-($signed(u3)))),($unsigned({s7,$signed(5'sb01111),(u2)<<<(3'sb100),~|(3'sb110)}))^(((5'sb11010)|((2'sb01)<=(s2)))>>>(s5)),(ctrl[0]?$signed(2'sb11):((ctrl[0]?3'sb000:-(u7)))<<<($unsigned((s1)>>(s3)))),($signed((+(s6))>>>($signed(6'sb110000))))!=((6'sb000000)-((ctrl[1]?4'sb1000:$signed(s4))))},{$signed($signed(s7))}})+(((-((ctrl[1]?(ctrl[1]?(u4)>=(4'b0111):(4'b0101)>>(4'sb1001)):{s0,4'sb1101})))<<<({1{(((u1)<<(u6))>>({2{4'b1100}}))^~((ctrl[0]?{2{s6}}:{1{s4}}))}}))!=(s1))));
  assign y3 = (ctrl[5]?s7:(ctrl[2]?{2{$unsigned(($signed(5'sb10011))^~((s3)<<<(5'sb11010)))}}:((^({3{3'b000}}))|($signed(s5)))!=((ctrl[6]?(s1)<<<((u3)<<(u4)):{1{-(2'sb11)}}))));
  assign y4 = -((s0)^(4'sb0001));
  assign y5 = -($signed({((ctrl[3]?~(-(6'b001010)):s2))>>>((((s4)<<<(s7))>((ctrl[3]?5'sb11111:3'sb100)))&(u7)),{{1{$signed((1'b0)&(s2))}}}}));
  assign y6 = ((ctrl[7]?($signed((6'sb001010)|(3'sb110)))<<<((ctrl[7]?3'sb001:-(s2))):1'sb0))|((ctrl[7]?((5'sb11011)>>(+(6'sb111100)))-(3'sb101):(ctrl[7]?s5:((ctrl[4]?s6:4'sb1001))>>>((1'b1)&(3'b100)))));
  assign y7 = u7;
endmodule
