Notice 0: Reading LEF file:  /openLANE_flow/designs/digital_pll/runs/run_name/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/digital_pll/runs/run_name/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/digital_pll/runs/run_name/results/routing/digital_pll.def
Notice 0: Design: digital_pll
Notice 0:     Created 20 pins.
Notice 0:     Created 803 components and 4042 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 277 nets and 973 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/digital_pll/runs/run_name/results/routing/digital_pll.def
Top-level design name: digital_pll
Default power net:  VPWR
Default ground net: VGND
Found a total of 1 power ports.
Found a total of 1 ground ports.
Modified power connections of 803 cells (Remaining: 0 ).
