\hypertarget{classtb__flip__flop_1_1behavior}{}\section{behavior Architecture Reference}
\label{classtb__flip__flop_1_1behavior}\index{behavior@{behavior}}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a4b6940703ffe261d728114b7c6c439e8}{P\+\_\+clk\+\_\+50\+M\+Hz}{\bfseries  (  )}
\item 
\hyperlink{classtb__flip__flop_1_1behavior_ad9352d7195a550389abc45f562eae289}{P\+\_\+others\+\_\+signal}{\bfseries  (  )}
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a5db205d3a8eaa6843c25e75308a3ad44}{P\+\_\+syncrst\+\_\+signals}{\bfseries  (  )}
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a5c709e94513dcf5547f7569a59f7637f}{P\+\_\+\+R\+W\+\_\+\+RC}{\bfseries  (  )}
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a6ac5b7c5b9ad3b328a74906221be6551}{P\+\_\+\+R\+W\+\_\+R}{\bfseries  (  )}
\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a43b32943cff2ea9c75d864730f7a4f8e}{cascadable\+\_\+counter}  {\bfseries }  
\begin{DoxyCompactList}\small\item\em Component cascadable\+\_\+counter. \end{DoxyCompactList}\item 
\hyperlink{classtb__flip__flop_1_1behavior_a62a4e5ce8260b287a2f6fd255c68ba95}{flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+RC}  {\bfseries }  
\begin{DoxyCompactList}\small\item\em Component \hyperlink{classflip__flop___r_w___r_c}{flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+RC}. \end{DoxyCompactList}\item 
\hyperlink{classtb__flip__flop_1_1behavior_aca7bacea666edffdcf025f3ecd49087f}{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}  {\bfseries }  
\begin{DoxyCompactList}\small\item\em data\+\_\+out output \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a608ca2ccf8923ddf0eee96f9c7d0e712}{clk\+\_\+period} {\bfseries \textcolor{vhdlchar}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em data\+\_\+out output \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__flip__flop_1_1behavior_aa754743a6b1100cdc70b2fa0e77bbc12}{clk\+\_\+50\+M\+Hz} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__flip__flop_1_1behavior_ae54dd7074d45e37f77b1b1f40f177769}{rst\+\_\+variable} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a51c8392febe2f54bfc0e599a761cd7ef}{rst\+\_\+1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__flip__flop_1_1behavior_ac6071972616da6d9113dc4dae108544a}{ena\+\_\+1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__flip__flop_1_1behavior_aaed2f21c33b2ae2013e88e57ddb091d9}{casc\+\_\+in\+\_\+1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__flip__flop_1_1behavior_ad2068163a678090a907c39fc195ed473}{clk\+\_\+ena} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a85fd49b037d88a8987b4cb9ed23a722c}{R\+W\+\_\+\+R\+C\+\_\+data\+\_\+in} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a6542f766c26e9bbf9172760115f6ea9c}{R\+W\+\_\+\+R\+C\+\_\+write\+\_\+command} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a998c4ad24abc3e8df68069acfdc26fb9}{R\+W\+\_\+\+R\+C\+\_\+clear\+\_\+command} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__flip__flop_1_1behavior_ae07aef622ce63f91f4c3a1fb44ec0327}{R\+W\+\_\+\+R\+C\+\_\+data\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a8ead7e1c37144927f3fc66eca822d986}{R\+W\+\_\+\+R\+\_\+data\+\_\+in} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a50a5ed698e443d70e64669d06d8f980d}{R\+W\+\_\+\+R\+\_\+write\+\_\+command} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a9c3d821aa282e1d82833303db507decd}{R\+W\+\_\+\+R\+\_\+data\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__flip__flop_1_1behavior_a75009583c066055e4a11094601dd457b}{m\+\_\+clk\+\_\+ena}  {\bfseries cascadable\+\_\+counter}   
\begin{DoxyCompactList}\small\item\em clock enable \end{DoxyCompactList}\item 
\hyperlink{classtb__flip__flop_1_1behavior_abd22a206ed092636383f963b5c71dc82}{m\+\_\+rw\+\_\+rc}  {\bfseries flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+RC}   
\begin{DoxyCompactList}\small\item\em \hyperlink{classflip__flop___r_w___r_c}{flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+RC} \end{DoxyCompactList}\item 
\hyperlink{classtb__flip__flop_1_1behavior_a5eda285b424a531e670389320001fcdf}{m\+\_\+rw\+\_\+r}  {\bfseries flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}   
\begin{DoxyCompactList}\small\item\em \hyperlink{classflip__flop___r_w___r}{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R} \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Member Function Documentation}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!P\+\_\+clk\+\_\+50\+M\+Hz@{P\+\_\+clk\+\_\+50\+M\+Hz}}
\index{P\+\_\+clk\+\_\+50\+M\+Hz@{P\+\_\+clk\+\_\+50\+M\+Hz}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{P\+\_\+clk\+\_\+50\+M\+Hz}{P_clk_50MHz}}]{\setlength{\rightskip}{0pt plus 5cm}P\+\_\+clk\+\_\+50\+M\+Hz (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{classtb__flip__flop_1_1behavior_a4b6940703ffe261d728114b7c6c439e8}{}\label{classtb__flip__flop_1_1behavior_a4b6940703ffe261d728114b7c6c439e8}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!P\+\_\+others\+\_\+signal@{P\+\_\+others\+\_\+signal}}
\index{P\+\_\+others\+\_\+signal@{P\+\_\+others\+\_\+signal}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{P\+\_\+others\+\_\+signal}{P_others_signal}}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+\_\+others\+\_\+signal ( ) \hspace{0.3cm}{\ttfamily [Process]}}\hypertarget{classtb__flip__flop_1_1behavior_ad9352d7195a550389abc45f562eae289}{}\label{classtb__flip__flop_1_1behavior_ad9352d7195a550389abc45f562eae289}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!P\+\_\+\+R\+W\+\_\+R@{P\+\_\+\+R\+W\+\_\+R}}
\index{P\+\_\+\+R\+W\+\_\+R@{P\+\_\+\+R\+W\+\_\+R}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{P\+\_\+\+R\+W\+\_\+R}{P_RW_R}}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+\_\+\+R\+W\+\_\+R ( ) \hspace{0.3cm}{\ttfamily [Process]}}\hypertarget{classtb__flip__flop_1_1behavior_a6ac5b7c5b9ad3b328a74906221be6551}{}\label{classtb__flip__flop_1_1behavior_a6ac5b7c5b9ad3b328a74906221be6551}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!P\+\_\+\+R\+W\+\_\+\+RC@{P\+\_\+\+R\+W\+\_\+\+RC}}
\index{P\+\_\+\+R\+W\+\_\+\+RC@{P\+\_\+\+R\+W\+\_\+\+RC}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{P\+\_\+\+R\+W\+\_\+\+RC}{P_RW_RC}}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+\_\+\+R\+W\+\_\+\+RC ( ) \hspace{0.3cm}{\ttfamily [Process]}}\hypertarget{classtb__flip__flop_1_1behavior_a5c709e94513dcf5547f7569a59f7637f}{}\label{classtb__flip__flop_1_1behavior_a5c709e94513dcf5547f7569a59f7637f}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!P\+\_\+syncrst\+\_\+signals@{P\+\_\+syncrst\+\_\+signals}}
\index{P\+\_\+syncrst\+\_\+signals@{P\+\_\+syncrst\+\_\+signals}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{P\+\_\+syncrst\+\_\+signals}{P_syncrst_signals}}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+\_\+syncrst\+\_\+signals ( ) \hspace{0.3cm}{\ttfamily [Process]}}\hypertarget{classtb__flip__flop_1_1behavior_a5db205d3a8eaa6843c25e75308a3ad44}{}\label{classtb__flip__flop_1_1behavior_a5db205d3a8eaa6843c25e75308a3ad44}


\subsection{Member Data Documentation}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!casc\+\_\+in\+\_\+1@{casc\+\_\+in\+\_\+1}}
\index{casc\+\_\+in\+\_\+1@{casc\+\_\+in\+\_\+1}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{casc\+\_\+in\+\_\+1}{casc_in_1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf casc\+\_\+in\+\_\+1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{classtb__flip__flop_1_1behavior_aaed2f21c33b2ae2013e88e57ddb091d9}{}\label{classtb__flip__flop_1_1behavior_aaed2f21c33b2ae2013e88e57ddb091d9}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!cascadable\+\_\+counter@{cascadable\+\_\+counter}}
\index{cascadable\+\_\+counter@{cascadable\+\_\+counter}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{cascadable\+\_\+counter}{cascadable_counter}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cascadable\+\_\+counter} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\hypertarget{classtb__flip__flop_1_1behavior_a43b32943cff2ea9c75d864730f7a4f8e}{}\label{classtb__flip__flop_1_1behavior_a43b32943cff2ea9c75d864730f7a4f8e}


Component cascadable\+\_\+counter. 

\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!clk\+\_\+50\+M\+Hz@{clk\+\_\+50\+M\+Hz}}
\index{clk\+\_\+50\+M\+Hz@{clk\+\_\+50\+M\+Hz}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{clk\+\_\+50\+M\+Hz}{clk_50MHz}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+50\+M\+Hz} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{classtb__flip__flop_1_1behavior_aa754743a6b1100cdc70b2fa0e77bbc12}{}\label{classtb__flip__flop_1_1behavior_aa754743a6b1100cdc70b2fa0e77bbc12}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!clk\+\_\+ena@{clk\+\_\+ena}}
\index{clk\+\_\+ena@{clk\+\_\+ena}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{clk\+\_\+ena}{clk_ena}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+ena} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{classtb__flip__flop_1_1behavior_ad2068163a678090a907c39fc195ed473}{}\label{classtb__flip__flop_1_1behavior_ad2068163a678090a907c39fc195ed473}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!clk\+\_\+period@{clk\+\_\+period}}
\index{clk\+\_\+period@{clk\+\_\+period}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{clk\+\_\+period}{clk_period}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+period} {\bfseries \textcolor{vhdlchar}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\hypertarget{classtb__flip__flop_1_1behavior_a608ca2ccf8923ddf0eee96f9c7d0e712}{}\label{classtb__flip__flop_1_1behavior_a608ca2ccf8923ddf0eee96f9c7d0e712}


data\+\_\+out output 

\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!ena\+\_\+1@{ena\+\_\+1}}
\index{ena\+\_\+1@{ena\+\_\+1}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{ena\+\_\+1}{ena_1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ena\+\_\+1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{classtb__flip__flop_1_1behavior_ac6071972616da6d9113dc4dae108544a}{}\label{classtb__flip__flop_1_1behavior_ac6071972616da6d9113dc4dae108544a}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}}
\index{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}{flip_flop_RW_R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf flip\+\_\+flop\+\_\+\+R\+W\+\_\+R} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\hypertarget{classtb__flip__flop_1_1behavior_aca7bacea666edffdcf025f3ecd49087f}{}\label{classtb__flip__flop_1_1behavior_aca7bacea666edffdcf025f3ecd49087f}


data\+\_\+out output 

\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+RC@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+RC}}
\index{flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+RC@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+RC}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+RC}{flip_flop_RW_RC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+RC} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\hypertarget{classtb__flip__flop_1_1behavior_a62a4e5ce8260b287a2f6fd255c68ba95}{}\label{classtb__flip__flop_1_1behavior_a62a4e5ce8260b287a2f6fd255c68ba95}


Component \hyperlink{classflip__flop___r_w___r_c}{flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+RC}. 

\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!m\+\_\+clk\+\_\+ena@{m\+\_\+clk\+\_\+ena}}
\index{m\+\_\+clk\+\_\+ena@{m\+\_\+clk\+\_\+ena}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{m\+\_\+clk\+\_\+ena}{m_clk_ena}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf m\+\_\+clk\+\_\+ena} {\bfseries \textcolor{vhdlchar}{cascadable\+\_\+counter}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\hypertarget{classtb__flip__flop_1_1behavior_a75009583c066055e4a11094601dd457b}{}\label{classtb__flip__flop_1_1behavior_a75009583c066055e4a11094601dd457b}


clock enable 

\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!m\+\_\+rw\+\_\+r@{m\+\_\+rw\+\_\+r}}
\index{m\+\_\+rw\+\_\+r@{m\+\_\+rw\+\_\+r}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{m\+\_\+rw\+\_\+r}{m_rw_r}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf m\+\_\+rw\+\_\+r} {\bfseries \textcolor{vhdlchar}{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\hypertarget{classtb__flip__flop_1_1behavior_a5eda285b424a531e670389320001fcdf}{}\label{classtb__flip__flop_1_1behavior_a5eda285b424a531e670389320001fcdf}


\hyperlink{classflip__flop___r_w___r}{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R} 

\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!m\+\_\+rw\+\_\+rc@{m\+\_\+rw\+\_\+rc}}
\index{m\+\_\+rw\+\_\+rc@{m\+\_\+rw\+\_\+rc}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{m\+\_\+rw\+\_\+rc}{m_rw_rc}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf m\+\_\+rw\+\_\+rc} {\bfseries \textcolor{vhdlchar}{flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+RC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\hypertarget{classtb__flip__flop_1_1behavior_abd22a206ed092636383f963b5c71dc82}{}\label{classtb__flip__flop_1_1behavior_abd22a206ed092636383f963b5c71dc82}


\hyperlink{classflip__flop___r_w___r_c}{flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+RC} 

\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!rst\+\_\+1@{rst\+\_\+1}}
\index{rst\+\_\+1@{rst\+\_\+1}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{rst\+\_\+1}{rst_1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rst\+\_\+1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{classtb__flip__flop_1_1behavior_a51c8392febe2f54bfc0e599a761cd7ef}{}\label{classtb__flip__flop_1_1behavior_a51c8392febe2f54bfc0e599a761cd7ef}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!rst\+\_\+variable@{rst\+\_\+variable}}
\index{rst\+\_\+variable@{rst\+\_\+variable}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{rst\+\_\+variable}{rst_variable}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rst\+\_\+variable} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{classtb__flip__flop_1_1behavior_ae54dd7074d45e37f77b1b1f40f177769}{}\label{classtb__flip__flop_1_1behavior_ae54dd7074d45e37f77b1b1f40f177769}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!R\+W\+\_\+\+R\+\_\+data\+\_\+in@{R\+W\+\_\+\+R\+\_\+data\+\_\+in}}
\index{R\+W\+\_\+\+R\+\_\+data\+\_\+in@{R\+W\+\_\+\+R\+\_\+data\+\_\+in}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{R\+W\+\_\+\+R\+\_\+data\+\_\+in}{RW_R_data_in}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+W\+\_\+\+R\+\_\+data\+\_\+in} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{classtb__flip__flop_1_1behavior_a8ead7e1c37144927f3fc66eca822d986}{}\label{classtb__flip__flop_1_1behavior_a8ead7e1c37144927f3fc66eca822d986}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!R\+W\+\_\+\+R\+\_\+data\+\_\+out@{R\+W\+\_\+\+R\+\_\+data\+\_\+out}}
\index{R\+W\+\_\+\+R\+\_\+data\+\_\+out@{R\+W\+\_\+\+R\+\_\+data\+\_\+out}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{R\+W\+\_\+\+R\+\_\+data\+\_\+out}{RW_R_data_out}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+W\+\_\+\+R\+\_\+data\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{classtb__flip__flop_1_1behavior_a9c3d821aa282e1d82833303db507decd}{}\label{classtb__flip__flop_1_1behavior_a9c3d821aa282e1d82833303db507decd}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!R\+W\+\_\+\+R\+\_\+write\+\_\+command@{R\+W\+\_\+\+R\+\_\+write\+\_\+command}}
\index{R\+W\+\_\+\+R\+\_\+write\+\_\+command@{R\+W\+\_\+\+R\+\_\+write\+\_\+command}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{R\+W\+\_\+\+R\+\_\+write\+\_\+command}{RW_R_write_command}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+W\+\_\+\+R\+\_\+write\+\_\+command} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{classtb__flip__flop_1_1behavior_a50a5ed698e443d70e64669d06d8f980d}{}\label{classtb__flip__flop_1_1behavior_a50a5ed698e443d70e64669d06d8f980d}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!R\+W\+\_\+\+R\+C\+\_\+clear\+\_\+command@{R\+W\+\_\+\+R\+C\+\_\+clear\+\_\+command}}
\index{R\+W\+\_\+\+R\+C\+\_\+clear\+\_\+command@{R\+W\+\_\+\+R\+C\+\_\+clear\+\_\+command}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{R\+W\+\_\+\+R\+C\+\_\+clear\+\_\+command}{RW_RC_clear_command}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+W\+\_\+\+R\+C\+\_\+clear\+\_\+command} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{classtb__flip__flop_1_1behavior_a998c4ad24abc3e8df68069acfdc26fb9}{}\label{classtb__flip__flop_1_1behavior_a998c4ad24abc3e8df68069acfdc26fb9}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!R\+W\+\_\+\+R\+C\+\_\+data\+\_\+in@{R\+W\+\_\+\+R\+C\+\_\+data\+\_\+in}}
\index{R\+W\+\_\+\+R\+C\+\_\+data\+\_\+in@{R\+W\+\_\+\+R\+C\+\_\+data\+\_\+in}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{R\+W\+\_\+\+R\+C\+\_\+data\+\_\+in}{RW_RC_data_in}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+W\+\_\+\+R\+C\+\_\+data\+\_\+in} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{classtb__flip__flop_1_1behavior_a85fd49b037d88a8987b4cb9ed23a722c}{}\label{classtb__flip__flop_1_1behavior_a85fd49b037d88a8987b4cb9ed23a722c}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!R\+W\+\_\+\+R\+C\+\_\+data\+\_\+out@{R\+W\+\_\+\+R\+C\+\_\+data\+\_\+out}}
\index{R\+W\+\_\+\+R\+C\+\_\+data\+\_\+out@{R\+W\+\_\+\+R\+C\+\_\+data\+\_\+out}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{R\+W\+\_\+\+R\+C\+\_\+data\+\_\+out}{RW_RC_data_out}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+W\+\_\+\+R\+C\+\_\+data\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{classtb__flip__flop_1_1behavior_ae07aef622ce63f91f4c3a1fb44ec0327}{}\label{classtb__flip__flop_1_1behavior_ae07aef622ce63f91f4c3a1fb44ec0327}
\index{tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}!R\+W\+\_\+\+R\+C\+\_\+write\+\_\+command@{R\+W\+\_\+\+R\+C\+\_\+write\+\_\+command}}
\index{R\+W\+\_\+\+R\+C\+\_\+write\+\_\+command@{R\+W\+\_\+\+R\+C\+\_\+write\+\_\+command}!tb\+\_\+flip\+\_\+flop\+::behavior@{tb\+\_\+flip\+\_\+flop\+::behavior}}
\subsubsection[{\texorpdfstring{R\+W\+\_\+\+R\+C\+\_\+write\+\_\+command}{RW_RC_write_command}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+W\+\_\+\+R\+C\+\_\+write\+\_\+command} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{classtb__flip__flop_1_1behavior_a6542f766c26e9bbf9172760115f6ea9c}{}\label{classtb__flip__flop_1_1behavior_a6542f766c26e9bbf9172760115f6ea9c}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Public/\+Documents/\+I2\+C\+\_\+\+V\+H\+D\+L/\+V\+H\+D\+L Codes/\+I2\+C/\+I2\+C-\/master/flip\+\_\+flop/\hyperlink{tb__flip__flop_8vhd}{tb\+\_\+flip\+\_\+flop.\+vhd}\end{DoxyCompactItemize}
