

================================================================
== Vitis HLS Report for 'eucDis'
================================================================
* Date:           Tue Apr 19 20:36:08 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        zynq_hls_coprocessor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.120 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      144|      144|  1.440 us|  1.440 us|  145|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_33_33_s_fu_353  |sqrt_fixed_33_33_s  |        8|        8|  80.000 ns|  80.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- eachElement  |      132|      132|         6|          1|          1|   128|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   1310|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       32|  48|   4537|   3382|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    101|    -|
|Register         |        -|   -|   1687|    256|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       32|  48|   6224|   5049|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       26|  60|     17|     28|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |control_s_axi_U                |control_s_axi       |       32|   0|  1354|  1224|    0|
    |mul_32s_32s_32_2_1_U2          |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U3          |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U4          |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U5          |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U6          |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U7          |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U8          |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U9          |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U10         |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U11         |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U12         |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U13         |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U14         |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U15         |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U16         |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U17         |mul_32s_32s_32_2_1  |        0|   3|   165|    50|    0|
    |grp_sqrt_fixed_33_33_s_fu_353  |sqrt_fixed_33_33_s  |        0|   0|   543|  1358|    0|
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |Total                          |                    |       32|  48|  4537|  3382|    0|
    +-------------------------------+--------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_413_p2       |         +|   0|  0|  12|          11|           4|
    |add_ln9_1_fu_672_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln9_2_fu_702_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln9_3_fu_690_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln9_4_fu_684_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln9_5_fu_696_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln9_6_fu_708_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln9_fu_678_p2        |         +|   0|  0|  32|          32|          32|
    |temp_fu_712_p2           |         +|   0|  0|  32|          32|          32|
    |sub_ln13_1_fu_448_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln13_2_fu_466_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln13_3_fu_484_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln13_4_fu_502_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln13_5_fu_520_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln13_6_fu_538_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln13_7_fu_556_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln13_fu_430_p2       |         -|   0|  0|  39|          32|          32|
    |sub_ln16_1_fu_454_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln16_2_fu_472_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln16_3_fu_490_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln16_4_fu_508_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln16_5_fu_526_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln16_6_fu_544_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln16_7_fu_562_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln16_fu_436_p2       |         -|   0|  0|  39|          32|          32|
    |icmp_ln12_1_fu_442_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln12_2_fu_460_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln12_3_fu_478_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln12_4_fu_496_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln12_5_fu_514_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln12_6_fu_532_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln12_7_fu_550_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln12_fu_424_p2      |      icmp|   0|  0|  18|          32|          32|
    |select_ln12_1_fu_637_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln12_2_fu_642_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln12_3_fu_647_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln12_4_fu_652_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln12_5_fu_657_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln12_6_fu_662_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln12_7_fu_667_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln12_fu_632_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1310|        1046|        1287|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         14|    1|         14|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5  |   9|          2|    1|          2|
    |index_fu_134             |   9|          2|   11|         22|
    |xf_V_fu_130              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 101|         22|   46|        104|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln9_2_reg_1045       |  32|   0|   32|          0|
    |add_ln9_reg_1040         |  32|   0|   32|          0|
    |ap_CS_fsm                |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |icmp_ln12_1_reg_841      |   1|   0|    1|          0|
    |icmp_ln12_2_reg_858      |   1|   0|    1|          0|
    |icmp_ln12_3_reg_875      |   1|   0|    1|          0|
    |icmp_ln12_4_reg_892      |   1|   0|    1|          0|
    |icmp_ln12_5_reg_909      |   1|   0|    1|          0|
    |icmp_ln12_6_reg_926      |   1|   0|    1|          0|
    |icmp_ln12_7_reg_943      |   1|   0|    1|          0|
    |icmp_ln12_reg_824        |   1|   0|    1|          0|
    |index_fu_134             |  11|   0|   11|          0|
    |mul_ln13_1_reg_970       |  32|   0|   32|          0|
    |mul_ln13_2_reg_980       |  32|   0|   32|          0|
    |mul_ln13_3_reg_990       |  32|   0|   32|          0|
    |mul_ln13_4_reg_1000      |  32|   0|   32|          0|
    |mul_ln13_5_reg_1010      |  32|   0|   32|          0|
    |mul_ln13_6_reg_1020      |  32|   0|   32|          0|
    |mul_ln13_7_reg_1030      |  32|   0|   32|          0|
    |mul_ln13_reg_960         |  32|   0|   32|          0|
    |mul_ln16_1_reg_975       |  32|   0|   32|          0|
    |mul_ln16_2_reg_985       |  32|   0|   32|          0|
    |mul_ln16_3_reg_995       |  32|   0|   32|          0|
    |mul_ln16_4_reg_1005      |  32|   0|   32|          0|
    |mul_ln16_5_reg_1015      |  32|   0|   32|          0|
    |mul_ln16_6_reg_1025      |  32|   0|   32|          0|
    |mul_ln16_7_reg_1035      |  32|   0|   32|          0|
    |mul_ln16_reg_965         |  32|   0|   32|          0|
    |p_Val2_s_reg_1055        |  17|   0|   17|          0|
    |sub_ln13_1_reg_846       |  32|   0|   32|          0|
    |sub_ln13_2_reg_863       |  32|   0|   32|          0|
    |sub_ln13_3_reg_880       |  32|   0|   32|          0|
    |sub_ln13_4_reg_897       |  32|   0|   32|          0|
    |sub_ln13_5_reg_914       |  32|   0|   32|          0|
    |sub_ln13_6_reg_931       |  32|   0|   32|          0|
    |sub_ln13_7_reg_948       |  32|   0|   32|          0|
    |sub_ln13_reg_829         |  32|   0|   32|          0|
    |sub_ln16_1_reg_852       |  32|   0|   32|          0|
    |sub_ln16_2_reg_869       |  32|   0|   32|          0|
    |sub_ln16_3_reg_886       |  32|   0|   32|          0|
    |sub_ln16_4_reg_903       |  32|   0|   32|          0|
    |sub_ln16_5_reg_920       |  32|   0|   32|          0|
    |sub_ln16_6_reg_937       |  32|   0|   32|          0|
    |sub_ln16_7_reg_954       |  32|   0|   32|          0|
    |sub_ln16_reg_835         |  32|   0|   32|          0|
    |xf_V_fu_130              |  32|   0|   32|          0|
    |icmp_ln12_1_reg_841      |  64|  32|    1|          0|
    |icmp_ln12_2_reg_858      |  64|  32|    1|          0|
    |icmp_ln12_3_reg_875      |  64|  32|    1|          0|
    |icmp_ln12_4_reg_892      |  64|  32|    1|          0|
    |icmp_ln12_5_reg_909      |  64|  32|    1|          0|
    |icmp_ln12_6_reg_926      |  64|  32|    1|          0|
    |icmp_ln12_7_reg_943      |  64|  32|    1|          0|
    |icmp_ln12_reg_824        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1687| 256| 1183|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   14|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   14|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        eucDis|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        eucDis|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        eucDis|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

