INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:38:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/stq_data_4_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.461ns (35.067%)  route 2.705ns (64.933%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1700, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X18Y111        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=19, routed)          0.436     1.198    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X19Y110        LUT4 (Prop_lut4_I0_O)        0.043     1.241 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.241    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.492 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.492    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.541 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.541    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.648 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4/O[2]
                         net (fo=5, routed)           0.309     1.956    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4_n_5
    SLICE_X21Y112        LUT3 (Prop_lut3_I1_O)        0.118     2.074 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.506     2.580    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X20Y117        LUT6 (Prop_lut6_I1_O)        0.043     2.623 r  lsq1/handshake_lsq_lsq1_core/fullReg_i_4__0/O
                         net (fo=1, routed)           0.168     2.792    lsq1/handshake_lsq_lsq1_core/fullReg_i_4__0_n_0
    SLICE_X20Y118        LUT5 (Prop_lut5_I4_O)        0.043     2.835 r  lsq1/handshake_lsq_lsq1_core/fullReg_i_2__0/O
                         net (fo=17, routed)          0.434     3.269    lsq1/handshake_lsq_lsq1_core/lsq1_ldData_0_valid
    SLICE_X23Y114        LUT4 (Prop_lut4_I0_O)        0.043     3.312 r  lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_i_2/O
                         net (fo=18, routed)          0.201     3.512    lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_i_2_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I2_O)        0.043     3.555 r  lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_i_11/O
                         net (fo=1, routed)           0.000     3.555    lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_i_11_n_0
    SLICE_X20Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.801 r  lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.801    lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_3_n_0
    SLICE_X20Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     3.903 f  lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_4/O[0]
                         net (fo=2, routed)           0.303     4.206    lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_4_n_7
    SLICE_X23Y116        LUT5 (Prop_lut5_I3_O)        0.119     4.325 r  lsq1/handshake_lsq_lsq1_core/stq_data_4_q[31]_i_1/O
                         net (fo=32, routed)          0.349     4.674    lsq1/handshake_lsq_lsq1_core/stq_data_wen_4
    SLICE_X21Y114        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_data_4_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1700, unset)         0.483     4.183    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X21Y114        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_data_4_q_reg[10]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X21Y114        FDRE (Setup_fdre_C_CE)      -0.194     3.953    lsq1/handshake_lsq_lsq1_core/stq_data_4_q_reg[10]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -4.674    
  -------------------------------------------------------------------
                         slack                                 -0.721    




