<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>hls4ml.backends.fpga package &mdash; hls4ml 0.7.1 documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/sphinx_contributors.css" type="text/css" />
    <link rel="shortcut icon" href="../_static/hls4ml_logo.svg"/>
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="hls4ml.backends.fpga.passes package" href="hls4ml.backends.fpga.passes.html" />
    <link rel="prev" title="hls4ml.backends package" href="hls4ml.backends.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search"  style="background: #2980B9" >

          
          
          <a href="../index.html">
            
              <img src="../_static/hls4ml_logo_navbar.png" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                0.9.0.dev4+g14f06d5c
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../concepts.html">Concepts</a></li>
<li class="toctree-l1"><a class="reference internal" href="../status.html">Status and Features</a></li>
<li class="toctree-l1"><a class="reference internal" href="../setup.html">Setup and Quick Start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../release_notes.html">Release Notes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../details.html">Software Details</a></li>
<li class="toctree-l1"><a class="reference internal" href="../flows.html">Optimizer Passes and Flows</a></li>
<li class="toctree-l1"><a class="reference internal" href="../command.html">Command Line Interface (deprecated)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reference.html">Citation, Acknowledgments, and Contributors</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Quick API Reference</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../api/configuration.html">Configuration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../api/hls-model.html">HLS Model Class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../api/profiling.html">Profiling</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Advanced Features</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../advanced/fifo_depth.html">FIFO Buffer Depth Optimization</a></li>
<li class="toctree-l1"><a class="reference internal" href="../advanced/extension.html">Extension API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../advanced/accelerator.html">VivadoAccelerator Backend</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Autogenerated API Reference</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="hls4ml.backends.html">hls4ml.backends package</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="hls4ml.backends.html#subpackages">Subpackages</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.html#submodules">Submodules</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.html#module-hls4ml.backends.backend">hls4ml.backends.backend module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.html#module-hls4ml.backends.template">hls4ml.backends.template module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.html#module-hls4ml.backends">Module contents</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="hls4ml.converters.html">hls4ml.converters package</a></li>
<li class="toctree-l1"><a class="reference internal" href="hls4ml.model.html">hls4ml.model package</a></li>
<li class="toctree-l1"><a class="reference internal" href="hls4ml.report.html">hls4ml.report package</a></li>
<li class="toctree-l1"><a class="reference internal" href="hls4ml.utils.html">hls4ml.utils package</a></li>
<li class="toctree-l1"><a class="reference internal" href="hls4ml.writer.html">hls4ml.writer package</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: #2980B9" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">hls4ml</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="hls4ml.backends.html">hls4ml.backends package</a></li>
      <li class="breadcrumb-item active">hls4ml.backends.fpga package</li>
      <li class="wy-breadcrumbs-aside">
              <a href="https://github.com/fastmachinelearning/hls4ml/blob/main/docs/autodoc/hls4ml.backends.fpga.rst" class="fa fa-github"> Edit on GitHub</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="hls4ml-backends-fpga-package">
<h1>hls4ml.backends.fpga package<a class="headerlink" href="#hls4ml-backends-fpga-package" title="Permalink to this heading"></a></h1>
<section id="subpackages">
<h2>Subpackages<a class="headerlink" href="#subpackages" title="Permalink to this heading"></a></h2>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="hls4ml.backends.fpga.passes.html">hls4ml.backends.fpga.passes package</a><ul>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#submodules">Submodules</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#module-hls4ml.backends.fpga.passes.bn_quant">hls4ml.backends.fpga.passes.bn_quant module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#module-hls4ml.backends.fpga.passes.bram_weights">hls4ml.backends.fpga.passes.bram_weights module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#module-hls4ml.backends.fpga.passes.clone">hls4ml.backends.fpga.passes.clone module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#module-hls4ml.backends.fpga.passes.codegen">hls4ml.backends.fpga.passes.codegen module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#module-hls4ml.backends.fpga.passes.embedding">hls4ml.backends.fpga.passes.embedding module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#module-hls4ml.backends.fpga.passes.final_reshape">hls4ml.backends.fpga.passes.final_reshape module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#module-hls4ml.backends.fpga.passes.fix_softmax_table_size">hls4ml.backends.fpga.passes.fix_softmax_table_size module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#module-hls4ml.backends.fpga.passes.inplace_parallel_reshape">hls4ml.backends.fpga.passes.inplace_parallel_reshape module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#module-hls4ml.backends.fpga.passes.inplace_stream_flatten">hls4ml.backends.fpga.passes.inplace_stream_flatten module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#module-hls4ml.backends.fpga.passes.remove_softmax">hls4ml.backends.fpga.passes.remove_softmax module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#module-hls4ml.backends.fpga.passes.repack_stream">hls4ml.backends.fpga.passes.repack_stream module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#module-hls4ml.backends.fpga.passes.xnor_pooling">hls4ml.backends.fpga.passes.xnor_pooling module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hls4ml.backends.fpga.passes.html#module-hls4ml.backends.fpga.passes">Module contents</a></li>
</ul>
</li>
</ul>
</div>
</section>
<section id="submodules">
<h2>Submodules<a class="headerlink" href="#submodules" title="Permalink to this heading"></a></h2>
</section>
<section id="module-hls4ml.backends.fpga.fpga_backend">
<span id="hls4ml-backends-fpga-fpga-backend-module"></span><h2>hls4ml.backends.fpga.fpga_backend module<a class="headerlink" href="#module-hls4ml.backends.fpga.fpga_backend" title="Permalink to this heading"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_backend.</span></span><span class="sig-name descname"><span class="pre">FPGABackend</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="hls4ml.backends.html#hls4ml.backends.backend.Backend" title="hls4ml.backends.backend.Backend"><code class="xref py py-class docutils literal notranslate"><span class="pre">Backend</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.compile">
<span class="sig-name descname"><span class="pre">compile</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.compile" title="Permalink to this definition"></a></dt>
<dd><p>Compile the generated project that can be linked into Python runtime.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>model</strong> (<a class="reference internal" href="hls4ml.model.html#hls4ml.model.graph.ModelGraph" title="hls4ml.model.graph.ModelGraph"><em>ModelGraph</em></a>) – Model to compile.</p>
</dd>
<dt class="field-even">Raises<span class="colon">:</span></dt>
<dd class="field-even"><p><strong>Exception</strong> – If the project failed to compile</p>
</dd>
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Returns the name of the compiled library.</p>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>string</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.compute_conv1d_instructions">
<span class="sig-name descname"><span class="pre">compute_conv1d_instructions</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">in_W</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">in_C</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">kernel_size</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">3</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">stride</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pad</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.compute_conv1d_instructions" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.compute_conv2d_instructions">
<span class="sig-name descname"><span class="pre">compute_conv2d_instructions</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">in_H</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">in_W</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">in_C</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">kernel_size</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">3</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">stride</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pad</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.compute_conv2d_instructions" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.convert_precision_string">
<em class="property"><span class="pre">classmethod</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">convert_precision_string</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">precision</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.convert_precision_string" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.create_layer_class">
<span class="sig-name descname"><span class="pre">create_layer_class</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">layer_class</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.create_layer_class" title="Permalink to this definition"></a></dt>
<dd><p>Wrap the original layer class into the backend-specific layer class.</p>
<p>Backends should extend base layer classes with new attributes and variables as needed. These new classes are then
used within the model.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>layer_class</strong> (<em>class</em>) – Base class to extend</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.generate_conv1d_line_buffer_fn">
<span class="sig-name descname"><span class="pre">generate_conv1d_line_buffer_fn</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">layer_idx</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">n_partitions</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">in_W</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">in_C</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">kernel</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">3</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">stride</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pad</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dilation</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">1</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.generate_conv1d_line_buffer_fn" title="Permalink to this definition"></a></dt>
<dd><p>Generate a C++ function that mimics the im2col algorithm. This function works for 1D convolution.</p>
<p>The HLS compiler produces suboptimal designs for a im2col algorithm implementation, so a trick we use is
to generate a resulting a result of im2col transformation explicitly, instead of relying on loops. Since
the result depends on the paraleters of the convolution layer (the input size, the kernel size, stride etc),
we need to do this for every convolution layer.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>layer_idx</strong> (<em>int</em>) – Index of layer (‘index’ attribute).</p></li>
<li><p><strong>n_partitions</strong> (<em>int</em>) – Number of partitions to divide the input into.
The pixels in each partition will be processed in parallel.</p></li>
<li><p><strong>in_W</strong> (<em>int</em>) – Width of input.</p></li>
<li><p><strong>in_C</strong> (<em>int</em>) – Number of channels.</p></li>
<li><p><strong>kernel</strong> (<em>int</em><em>, </em><em>optional</em>) – Size of the kernel. Defaults to 3.</p></li>
<li><p><strong>stride</strong> (<em>int</em><em>, </em><em>optional</em>) – Stride length. Defaults to 1.</p></li>
<li><p><strong>pad</strong> (<em>int</em><em> or </em><em>Iterable</em><em>, </em><em>optional</em>) – Padding to apply. Defaults to 0.
Specified as either a number or a list [left_pad, right_pad].</p></li>
<li><p><strong>dilation</strong> (<em>int</em><em>, </em><em>optional</em>) – Dilation rate. Defaults to 1.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Generated C++ function</p>
</dd>
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>str</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.generate_conv2d_line_buffer_fn">
<span class="sig-name descname"><span class="pre">generate_conv2d_line_buffer_fn</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">layer_idx</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">n_partitions</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">in_H</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">in_W</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">in_C</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">kernel</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">(3,</span> <span class="pre">3)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">stride</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">(1,</span> <span class="pre">1)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pad</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">(0,</span> <span class="pre">0,</span> <span class="pre">0,</span> <span class="pre">0)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dilation</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">(1,</span> <span class="pre">1)</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.generate_conv2d_line_buffer_fn" title="Permalink to this definition"></a></dt>
<dd><p>Generate a C++ function that mimics the im2col algorithm. This function works for 2D convolution.</p>
<p>The HLS compiler produces suboptimal designs for a im2col algorithm implementation, so a trick we use is
to generate a resulting a result of im2col transformation explicitly, instead of relying on loops. Since
the result depends on the paraleters of the convolution layer (the input size, the kernel size, stride etc),
we need to do this for every convolution layer.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>layer_idx</strong> (<em>int</em>) – Index of layer (‘index’ attribute).</p></li>
<li><p><strong>n_partitions</strong> (<em>int</em>) – Number of partitions to divide the input into.
The pixels in each partition will be processed in parallel.</p></li>
<li><p><strong>in_H</strong> (<em>int</em>) – Height of input.</p></li>
<li><p><strong>in_W</strong> (<em>int</em>) – Width of input.</p></li>
<li><p><strong>in_C</strong> (<em>int</em>) – Number of channels.</p></li>
<li><p><strong>kernel</strong> (<em>int</em><em> or </em><em>Iterable</em><em>, </em><em>optional</em>) – Size of the kernel. Defaults to (3,3).</p></li>
<li><p><strong>stride</strong> (<em>int</em><em> or </em><em>Iterable</em><em>, </em><em>optional</em>) – Stride length. Defaults to (1,1).</p></li>
<li><p><strong>pad</strong> (<em>int</em><em> or </em><em>Iterable</em><em>, </em><em>optional</em>) – Padding to apply. Defaults to 0.
Specified as either a number or a list [top_pad, bottom_pad, left_pad, right_pad].</p></li>
<li><p><strong>dilation</strong> (<em>int</em><em> or </em><em>Iterable</em><em>, </em><em>optional</em>) – Dilation rate. Defaults to (1,1).</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Generated C++ function</p>
</dd>
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>str</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.get_closest_reuse_factor">
<span class="sig-name descname"><span class="pre">get_closest_reuse_factor</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">valid_rf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">chosen_rf</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.get_closest_reuse_factor" title="Permalink to this definition"></a></dt>
<dd><p>Returns closest value to chosen_rf. valid_rf is sorted (obtained from get_valid_reuse_factors())
If two numbers are equally close, return the smallest number.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.get_layer_mult_size">
<span class="sig-name descname"><span class="pre">get_layer_mult_size</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">layer</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.get_layer_mult_size" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.get_valid_conv_partition_splits">
<span class="sig-name descname"><span class="pre">get_valid_conv_partition_splits</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out_height</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">out_width</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.get_valid_conv_partition_splits" title="Permalink to this definition"></a></dt>
<dd><p>Generate valid partition splits of a Conv1D/2D layer.</p>
<p>Essentially a list of divisors of the number of pixels of the output image.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>out_height</strong> (<em>int</em>) – The height of the output image</p></li>
<li><p><strong>out_width</strong> (<em>int</em>) – The width of the output image</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>List of valid partition splits</p>
</dd>
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>list</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.get_valid_reuse_factors">
<span class="sig-name descname"><span class="pre">get_valid_reuse_factors</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">n_in</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">n_out</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.get_valid_reuse_factors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.get_writer_flow">
<span class="sig-name descname"><span class="pre">get_writer_flow</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.get_writer_flow" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.product_type">
<span class="sig-name descname"><span class="pre">product_type</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">data_T</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">weight_T</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.product_type" title="Permalink to this definition"></a></dt>
<dd><p>Helper function to determine which product implementation to use during inference</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.set_closest_reuse_factor">
<span class="sig-name descname"><span class="pre">set_closest_reuse_factor</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">layer</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">n_in</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">n_out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">attribute</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'reuse_factor'</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.set_closest_reuse_factor" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.set_target_reuse_factor">
<span class="sig-name descname"><span class="pre">set_target_reuse_factor</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">layer</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.set_target_reuse_factor" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.write">
<span class="sig-name descname"><span class="pre">write</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.write" title="Permalink to this definition"></a></dt>
<dd><p>Write the generated project to disk.</p>
<p>This function converts the model to C++ and writes the generated files in the output
directory specified in the <cite>config</cite>.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>model</strong> (<a class="reference internal" href="hls4ml.model.html#hls4ml.model.graph.ModelGraph" title="hls4ml.model.graph.ModelGraph"><em>ModelGraph</em></a>) – Model to write.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_backend.FPGABackend.write_hls">
<span class="sig-name descname"><span class="pre">write_hls</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_backend.FPGABackend.write_hls" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-hls4ml.backends.fpga.fpga_layers">
<span id="hls4ml-backends-fpga-fpga-layers-module"></span><h2>hls4ml.backends.fpga.fpga_layers module<a class="headerlink" href="#module-hls4ml.backends.fpga.fpga_layers" title="Permalink to this heading"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_layers.BatchNormalizationQuantizedTanh">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_layers.</span></span><span class="sig-name descname"><span class="pre">BatchNormalizationQuantizedTanh</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">attributes</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">inputs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">outputs</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_layers.BatchNormalizationQuantizedTanh" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="hls4ml.model.html#hls4ml.model.layers.Layer" title="hls4ml.model.layers.Layer"><code class="xref py py-class docutils literal notranslate"><span class="pre">Layer</span></code></a></p>
<p>Merged Batch Normalization and quantized (binary or ternary) Tanh layer.
The mean, variance, beta, gamma parameters are folded into the threshold(s) at which the
sign of the input flips after the quantized (binary or ternary) Tanh activation.</p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_layers.BatchNormalizationQuantizedTanh.initialize">
<span class="sig-name descname"><span class="pre">initialize</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_layers.BatchNormalizationQuantizedTanh.initialize" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_layers.BatchNormalizationQuantizedTanh.set_thresholds">
<span class="sig-name descname"><span class="pre">set_thresholds</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">scale</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bias</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ternary_threshold</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0.5</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_layers.BatchNormalizationQuantizedTanh.set_thresholds" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_layers.PointwiseConv1D">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_layers.</span></span><span class="sig-name descname"><span class="pre">PointwiseConv1D</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">attributes</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">inputs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">outputs</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_layers.PointwiseConv1D" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="hls4ml.model.html#hls4ml.model.layers.Conv1D" title="hls4ml.model.layers.Conv1D"><code class="xref py py-class docutils literal notranslate"><span class="pre">Conv1D</span></code></a></p>
<p>Optimized Conv1D implementation for 1x1 kernels.</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_layers.PointwiseConv2D">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_layers.</span></span><span class="sig-name descname"><span class="pre">PointwiseConv2D</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">attributes</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">inputs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">outputs</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_layers.PointwiseConv2D" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="hls4ml.model.html#hls4ml.model.layers.Conv2D" title="hls4ml.model.layers.Conv2D"><code class="xref py py-class docutils literal notranslate"><span class="pre">Conv2D</span></code></a></p>
<p>Optimized Conv2D implementation for 1x1 kernels.</p>
</dd></dl>

</section>
<section id="module-hls4ml.backends.fpga.fpga_types">
<span id="hls4ml-backends-fpga-fpga-types-module"></span><h2>hls4ml.backends.fpga.fpga_types module<a class="headerlink" href="#module-hls4ml.backends.fpga.fpga_types" title="Permalink to this heading"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.ACFixedPrecisionDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">ACFixedPrecisionDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.ACFixedPrecisionDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.PrecisionDefinition" title="hls4ml.backends.fpga.fpga_types.PrecisionDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">PrecisionDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.ACFixedPrecisionDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.ACFixedPrecisionDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.ACIntegerPrecisionDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">ACIntegerPrecisionDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.ACIntegerPrecisionDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.PrecisionDefinition" title="hls4ml.backends.fpga.fpga_types.PrecisionDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">PrecisionDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.ACIntegerPrecisionDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.ACIntegerPrecisionDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.ACTypeConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">ACTypeConverter</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.ACTypeConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.FixedPrecisionConverter" title="hls4ml.backends.fpga.fpga_types.FixedPrecisionConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">FixedPrecisionConverter</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.APFixedPrecisionDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">APFixedPrecisionDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.APFixedPrecisionDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.PrecisionDefinition" title="hls4ml.backends.fpga.fpga_types.PrecisionDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">PrecisionDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.APFixedPrecisionDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.APFixedPrecisionDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.APIntegerPrecisionDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">APIntegerPrecisionDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.APIntegerPrecisionDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.PrecisionDefinition" title="hls4ml.backends.fpga.fpga_types.PrecisionDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">PrecisionDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.APIntegerPrecisionDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.APIntegerPrecisionDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.APTypeConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">APTypeConverter</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.APTypeConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.FixedPrecisionConverter" title="hls4ml.backends.fpga.fpga_types.FixedPrecisionConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">FixedPrecisionConverter</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.ArrayVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">ArrayVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">prefix</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">definition_cls</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.ArrayVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.ArrayVariableConverter.convert">
<span class="sig-name descname"><span class="pre">convert</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">tensor_var</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pragma</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'partition'</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.ArrayVariableConverter.convert" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.BramWeightVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">BramWeightVariableConverter</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.BramWeightVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.BramWeightVariableConverter.convert">
<em class="property"><span class="pre">classmethod</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">convert</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">weight_var</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.BramWeightVariableConverter.convert" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.CompressedTypeConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">CompressedTypeConverter</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.CompressedTypeConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.TypeDefinition" title="hls4ml.backends.fpga.fpga_types.TypeDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">TypeDefinition</span></code></a>, <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.TypePrecisionConverter" title="hls4ml.backends.fpga.fpga_types.TypePrecisionConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">TypePrecisionConverter</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.CompressedTypeConverter.convert_precision">
<span class="sig-name descname"><span class="pre">convert_precision</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">precision_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.CompressedTypeConverter.convert_precision" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.CompressedTypeConverter.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.CompressedTypeConverter.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.ExponentTypeConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">ExponentTypeConverter</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.ExponentTypeConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.TypeDefinition" title="hls4ml.backends.fpga.fpga_types.TypeDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">TypeDefinition</span></code></a>, <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.TypePrecisionConverter" title="hls4ml.backends.fpga.fpga_types.TypePrecisionConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">TypePrecisionConverter</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.ExponentTypeConverter.convert_precision">
<span class="sig-name descname"><span class="pre">convert_precision</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">precision_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.ExponentTypeConverter.convert_precision" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.ExponentTypeConverter.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.ExponentTypeConverter.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.FixedPrecisionConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">FixedPrecisionConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_map</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">prefix</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.FixedPrecisionConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.PrecisionConverter" title="hls4ml.backends.fpga.fpga_types.PrecisionConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">PrecisionConverter</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.FixedPrecisionConverter.convert">
<span class="sig-name descname"><span class="pre">convert</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">precision_type</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.FixedPrecisionConverter.convert" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.HLSTypeConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">HLSTypeConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">precision_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.HLSTypeConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.HLSTypeConverter.convert">
<span class="sig-name descname"><span class="pre">convert</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">atype</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.HLSTypeConverter.convert" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.InplaceStreamVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">InplaceStreamVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">prefix</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">definition_cls</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.InplaceStreamVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.StreamVariableConverter" title="hls4ml.backends.fpga.fpga_types.StreamVariableConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">StreamVariableConverter</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.InplaceStreamVariableConverter.convert">
<span class="sig-name descname"><span class="pre">convert</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">tensor_var</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">n_pack</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">depth</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.InplaceStreamVariableConverter.convert" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.NamedTypeConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">NamedTypeConverter</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.NamedTypeConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.TypeDefinition" title="hls4ml.backends.fpga.fpga_types.TypeDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">TypeDefinition</span></code></a>, <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.TypePrecisionConverter" title="hls4ml.backends.fpga.fpga_types.TypePrecisionConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">TypePrecisionConverter</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.NamedTypeConverter.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.NamedTypeConverter.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.PackedTypeConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">PackedTypeConverter</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.PackedTypeConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.TypeDefinition" title="hls4ml.backends.fpga.fpga_types.TypeDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">TypeDefinition</span></code></a>, <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.TypePrecisionConverter" title="hls4ml.backends.fpga.fpga_types.TypePrecisionConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">TypePrecisionConverter</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.PackedTypeConverter.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.PackedTypeConverter.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.PrecisionConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">PrecisionConverter</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.PrecisionConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.PrecisionConverter.convert">
<span class="sig-name descname"><span class="pre">convert</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">precision_type</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.PrecisionConverter.convert" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.PrecisionDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">PrecisionDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.PrecisionDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.PrecisionDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.PrecisionDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusArrayVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">QuartusArrayVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusArrayVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.ArrayVariableConverter" title="hls4ml.backends.fpga.fpga_types.ArrayVariableConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">ArrayVariableConverter</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusArrayVariableDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">QuartusArrayVariableDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusArrayVariableDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.VariableDefinition" title="hls4ml.backends.fpga.fpga_types.VariableDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">VariableDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusArrayVariableDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name_suffix</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">as_reference</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusArrayVariableDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusInplaceArrayVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">QuartusInplaceArrayVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusInplaceArrayVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.ArrayVariableConverter" title="hls4ml.backends.fpga.fpga_types.ArrayVariableConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">ArrayVariableConverter</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusInplaceArrayVariableDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">QuartusInplaceArrayVariableDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusInplaceArrayVariableDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.VariableDefinition" title="hls4ml.backends.fpga.fpga_types.VariableDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">VariableDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusInplaceArrayVariableDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusInplaceArrayVariableDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusInplaceStreamVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">QuartusInplaceStreamVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusInplaceStreamVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.InplaceStreamVariableConverter" title="hls4ml.backends.fpga.fpga_types.InplaceStreamVariableConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">InplaceStreamVariableConverter</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusInplaceStreamVariableDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">QuartusInplaceStreamVariableDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusInplaceStreamVariableDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.VariableDefinition" title="hls4ml.backends.fpga.fpga_types.VariableDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">VariableDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusInplaceStreamVariableDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusInplaceStreamVariableDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusStreamVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">QuartusStreamVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusStreamVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.StreamVariableConverter" title="hls4ml.backends.fpga.fpga_types.StreamVariableConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">StreamVariableConverter</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusStreamVariableDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">QuartusStreamVariableDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusStreamVariableDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.VariableDefinition" title="hls4ml.backends.fpga.fpga_types.VariableDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">VariableDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusStreamVariableDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name_suffix</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">as_reference</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusStreamVariableDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusStructMemberVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">QuartusStructMemberVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusStructMemberVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.StructMemberVariableConverter" title="hls4ml.backends.fpga.fpga_types.StructMemberVariableConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">StructMemberVariableConverter</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusStructMemberVariableDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">QuartusStructMemberVariableDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusStructMemberVariableDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.VariableDefinition" title="hls4ml.backends.fpga.fpga_types.VariableDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">VariableDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.QuartusStructMemberVariableDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name_suffix</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">as_reference</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.QuartusStructMemberVariableDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.StaticWeightVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">StaticWeightVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.StaticWeightVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.StaticWeightVariableConverter.convert">
<span class="sig-name descname"><span class="pre">convert</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">weight_var</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.StaticWeightVariableConverter.convert" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.StaticWeightVariableDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">StaticWeightVariableDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.StaticWeightVariableDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.VariableDefinition" title="hls4ml.backends.fpga.fpga_types.VariableDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">VariableDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.StaticWeightVariableDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name_suffix</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">as_reference</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.StaticWeightVariableDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.StreamVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">StreamVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">prefix</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">definition_cls</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.StreamVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.StreamVariableConverter.convert">
<span class="sig-name descname"><span class="pre">convert</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">tensor_var</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">n_pack</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">depth</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.StreamVariableConverter.convert" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.StructMemberVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">StructMemberVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">prefix</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">definition_cls</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.StructMemberVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.StructMemberVariableConverter.convert">
<span class="sig-name descname"><span class="pre">convert</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">tensor_var</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pragma</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'partition'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">struct_name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.StructMemberVariableConverter.convert" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.TypeDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">TypeDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.TypeDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.TypeDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.TypeDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.TypePrecisionConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">TypePrecisionConverter</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.TypePrecisionConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.TypePrecisionConverter.convert_precision">
<span class="sig-name descname"><span class="pre">convert_precision</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">precision_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.TypePrecisionConverter.convert_precision" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VariableDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">VariableDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VariableDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VariableDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name_suffix</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">as_reference</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VariableDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VivadoArrayVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">VivadoArrayVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VivadoArrayVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.ArrayVariableConverter" title="hls4ml.backends.fpga.fpga_types.ArrayVariableConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">ArrayVariableConverter</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VivadoArrayVariableDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">VivadoArrayVariableDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VivadoArrayVariableDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.VariableDefinition" title="hls4ml.backends.fpga.fpga_types.VariableDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">VariableDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VivadoArrayVariableDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name_suffix</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">as_reference</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VivadoArrayVariableDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VivadoInplaceArrayVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">VivadoInplaceArrayVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VivadoInplaceArrayVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.ArrayVariableConverter" title="hls4ml.backends.fpga.fpga_types.ArrayVariableConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">ArrayVariableConverter</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VivadoInplaceArrayVariableDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">VivadoInplaceArrayVariableDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VivadoInplaceArrayVariableDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.VariableDefinition" title="hls4ml.backends.fpga.fpga_types.VariableDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">VariableDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VivadoInplaceArrayVariableDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VivadoInplaceArrayVariableDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VivadoInplaceStreamVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">VivadoInplaceStreamVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VivadoInplaceStreamVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.InplaceStreamVariableConverter" title="hls4ml.backends.fpga.fpga_types.InplaceStreamVariableConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">InplaceStreamVariableConverter</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VivadoInplaceStreamVariableDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">VivadoInplaceStreamVariableDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VivadoInplaceStreamVariableDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.VariableDefinition" title="hls4ml.backends.fpga.fpga_types.VariableDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">VariableDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VivadoInplaceStreamVariableDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VivadoInplaceStreamVariableDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VivadoStreamVariableConverter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">VivadoStreamVariableConverter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_converter</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VivadoStreamVariableConverter" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.StreamVariableConverter" title="hls4ml.backends.fpga.fpga_types.StreamVariableConverter"><code class="xref py py-class docutils literal notranslate"><span class="pre">StreamVariableConverter</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VivadoStreamVariableDefinition">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">hls4ml.backends.fpga.fpga_types.</span></span><span class="sig-name descname"><span class="pre">VivadoStreamVariableDefinition</span></span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VivadoStreamVariableDefinition" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#hls4ml.backends.fpga.fpga_types.VariableDefinition" title="hls4ml.backends.fpga.fpga_types.VariableDefinition"><code class="xref py py-class docutils literal notranslate"><span class="pre">VariableDefinition</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="hls4ml.backends.fpga.fpga_types.VivadoStreamVariableDefinition.definition_cpp">
<span class="sig-name descname"><span class="pre">definition_cpp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name_suffix</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">as_reference</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#hls4ml.backends.fpga.fpga_types.VivadoStreamVariableDefinition.definition_cpp" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-hls4ml.backends.fpga">
<span id="module-contents"></span><h2>Module contents<a class="headerlink" href="#module-hls4ml.backends.fpga" title="Permalink to this heading"></a></h2>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="hls4ml.backends.html" class="btn btn-neutral float-left" title="hls4ml.backends package" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="hls4ml.backends.fpga.passes.html" class="btn btn-neutral float-right" title="hls4ml.backends.fpga.passes package" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Fast Machine Learning Lab.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>