<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ID_AA64ISAR1_EL1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1</h1><p>The ID_AA64ISAR1_EL1 characteristics are:</p><h2>Purpose</h2><p>Provides information about the features and instructions implemented in AArch64 state.</p><p>For general information about the interpretation of the ID registers<ins>,</ins> see <span class="xref"><del>'</del>Principles of the ID scheme for fields in ID registers<del>' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D10.4.1</del></span>.</p><h2>Configuration</h2><p><ins>If ID_AA64ISAR1_EL1.{API, APA} == {0000, 0000}, then:</ins></p><ul><li><ins>The </ins><a href="AArch64-tcr_el1.html"><ins>TCR_EL1</ins></a><ins>.{TBID,TBID0}, </ins><a href="AArch64-tcr_el2.html"><ins>TCR_EL2</ins></a><ins>.{TBID0,TBID1}, </ins><a href="AArch64-tcr_el2.html"><ins>TCR_EL2</ins></a><ins>.TBID and </ins><a href="AArch64-tcr_el3.html"><ins>TCR_EL3</ins></a><ins>.TBID bits are </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.
</ins></li><li><a href="AArch64-apiakeyhi_el1.html"><ins>APIAKeyHi_EL1</ins></a><ins>, </ins><a href="AArch64-apiakeylo_el1.html"><ins>APIAKeyLo_EL1</ins></a><ins>, </ins><a href="AArch64-apibkeyhi_el1.html"><ins>APIBKeyHi_EL1</ins></a><ins>, </ins><a href="AArch64-apibkeylo_el1.html"><ins>APIBKeyLo_EL1</ins></a><ins>, </ins><a href="AArch64-apdakeyhi_el1.html"><ins>APDAKeyHi_EL1</ins></a><ins>, </ins><a href="AArch64-apdakeylo_el1.html"><ins>APDAKeyLo_EL1</ins></a><ins>, </ins><a href="AArch64-apdbkeyhi_el1.html"><ins>APDBKeyHi_EL1</ins></a><ins>, </ins><a href="AArch64-apdbkeylo_el1.html"><ins>APDBKeyLo_EL1</ins></a><ins> are not allocated.
</ins></li><li><span class="xref"><ins>SCTLR_ELx</ins></span><ins>.EnIA, </ins><span class="xref"><ins>SCTLR_ELx</ins></span><ins>.EnIB, </ins><span class="xref"><ins>SCTLR_ELx</ins></span><ins>.EnDA, </ins><span class="xref"><ins>SCTLR_ELx</ins></span><ins>.EnDB are all </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.
</ins></li></ul><p><ins>If ID_AA64ISAR1_EL1.{GPI, GPA, API, APA} == {0000, 0000, 0000, 0000}, then:</ins></p><ul><li><a href="AArch64-hcr_el2.html"><ins>HCR_EL2</ins></a><ins>.APK and </ins><a href="AArch64-hcr_el2.html"><ins>HCR_EL2</ins></a><ins>.API are </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.
</ins></li><li><a href="AArch64-scr_el3.html"><ins>SCR_EL3</ins></a><ins>.APK and </ins><a href="AArch64-scr_el3.html"><ins>SCR_EL3</ins></a><ins>.API are </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.
</ins></li></ul><h2>Attributes</h2><p>ID_AA64ISAR1_EL1 is a 64-bit register.</p><h2>Field descriptions</h2><p>The ID_AA64ISAR1_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#0_63">RES0</a></td><td class="lr" colspan="4"><a href="#I8MM_55">I8MM</a></td><td class="lr" colspan="4"><a href="#DGH_51">DGH</a></td><td class="lr" colspan="4"><a href="#BF16_47">BF16</a></td><td class="lr" colspan="4"><a href="#SPECRES_43">SPECRES</a></td><td class="lr" colspan="4"><a href="#SB_39">SB</a></td><td class="lr" colspan="4"><a href="#FRINTTS_35">FRINTTS</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#GPI_31">GPI</a></td><td class="lr" colspan="4"><a href="#GPA_27">GPA</a></td><td class="lr" colspan="4"><a href="#LRCPC_23">LRCPC</a></td><td class="lr" colspan="4"><a href="#FCMA_19">FCMA</a></td><td class="lr" colspan="4"><a href="#JSCVT_15">JSCVT</a></td><td class="lr" colspan="4"><a href="#API_11">API</a></td><td class="lr" colspan="4"><a href="#APA_7">APA</a></td><td class="lr" colspan="4"><a href="#DPB_3">DPB</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="0_63">
                Bits [63:56]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="I8MM_55">I8MM, bits [55:52]
                  <div style="font-size:smaller;"><br/><del>From Armv8.2:
                </del></div></h4><p>Indicates support for <ins>Floating-point</ins><del>Advanced</del> <del>SIMD </del>and <ins>Advanced SIMD</ins><del>floating-point</del> Int8 matrix multiplication instructions in AArch64 state. Defined values of this field are:</p><table class="valuetable"><tr><th>I8MM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Int8 matrix multiplication instructions are not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>SMMLA, SUDOT, UMMLA, USMMLA, and USDOT instructions are implemented.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.2-I8MM</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p><p><ins>When Advanced SIMD and SVE are both implemented, this field must return the same value as </ins><a href="AArch64-id_aa64zfr0_el1.html"><ins>ID_AA64ZFR0_EL1</ins></a><ins>.I8MM.</ins></p><p>From Armv8.6, the only permitted value is <span class="binarynumber">0b0001</span>.</p><h4 id="DGH_51"><del>DGH, bits [51:48]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.6:
                </del></div></h4><p><del>Indicates presence of the Data Gathering Hint instruction. Defined values are:</del></p><h4 id="DGH_51"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>DGH, bits [51:48]
                  </ins></h4><p><ins>Indicates support for the Data Gathering Hint instruction. Defined values are:</ins></p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><table class="valuetable"><tr><th>DGH</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Data Gathering Hint is not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>Data Gathering Hint is implemented.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.0-DGH</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p><p>From ARMv8.0, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p><p>If the <span class="instruction">DGH</span> instruction has no effect in preventing the merging of memory accesses, the value of this field is 0.</p><h4 id="BF16_47"><del>BF16, bits [47:44]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.2:
                </del></div></h4><p><del>Indicates support for Advanced SIMD and floating-point BFloat16 instructions in AArch64 state. Defined values are:</del></p><h4 id="BF16_47"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>BF16, bits [47:44]
                  </ins></h4><p><ins>Indicates support for Advanced SIMD and Floating-point BFloat16 instructions in AArch64 state. Defined values are:</ins></p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><table class="valuetable"><tr><th>BF16</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>BFloat16 instructions are not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>BFDOT, BFMLAL, BFMLAL2, BFMMLA, BFCVT, and BFCVT2 instructions are implemented.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.2-BF16</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p><p><ins>When Advanced SIMD and SVE are both implemented, this field must return the same value as </ins><a href="AArch64-id_aa64zfr0_el1.html"><ins>ID_AA64ZFR0_EL1</ins></a><ins>.BF16.</ins></p><p>From ARMv8.6, the only permitted value is <span class="binarynumber">0b0001</span>.</p><h4 id="0_47"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="SPECRES_43">SPECRES, bits [43:40]
                  </h4><p><ins>Indicates</ins><del>Speculation</del> <ins>support</ins><del>invalidation</del> <ins>for</ins><del>instruction</del> <ins>prediction invalidation instructions</ins><del>support</del> in AArch64 state. Defined values are:</p><table class="valuetable"><tr><th>SPECRES</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>CFP RCTX, DVP RCTX, and CPP RCTX instructions are not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>CFP RCTX, DVP RCTX, and CPP RCTX instructions are implemented.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref"><ins>ARMv8.0-PredInv</ins></span><ins> implements the functionality identified by </ins><span class="binarynumber"><ins>0b0001</ins></span><ins>.</ins></p><p>From Armv8.5, the only permitted value is <span class="binarynumber">0b0001</span>.</p><h4 id="SB_39">SB, bits [39:36]
                  </h4><p><ins>Indicates support for </ins>SB instruction<del> support</del> in AArch64 state. Defined values are:</p><table class="valuetable"><tr><th>SB</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>SB instruction is not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>SB instruction is implemented.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref"><ins>ARMv8.0-SB</ins></span><ins> implements the functionality identified by </ins><span class="binarynumber"><ins>0b0001</ins></span><ins>.</ins></p><p>From Armv8.5, the only permitted value is <span class="binarynumber">0b0001</span>.</p><h4 id="FRINTTS_35">FRINTTS, bits [35:32]
                  <div style="font-size:smaller;"><br/><del>From Armv8.5:
                </del></div></h4><p>Indicates <ins>support for the</ins><del>whether</del> FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions are implemented. Defined values are:</p><table class="valuetable"><tr><th>FRINTTS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions are not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions are implemented.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref"><ins>ARMv8.5-FRINT</ins></span><ins> implements the functionality identified by </ins><span class="binarynumber"><ins>0b0001</ins></span><ins>.</ins></p><p>From Armv8.5, the only permitted value is <span class="binarynumber">0b0001</span>.</p><h4 id="GPI_31"><del>GPI, bits [31:28]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.3:
                </del></div></h4><p><del>Indicates whether an </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> algorithm is implemented in the PE for generic code authentication, in AArch64 state. Defined values are:</del></p><h4 id="GPI_31"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>GPI, bits [31:28]
                  </ins></h4><p><ins>Indicates support for an</ins><del>Reserved,</del> <span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins><del>RES0</del></span> <ins>algorithm is implemented in the PE for generic code authentication in AArch64 state. Defined values are:</ins><del>.</del></p><table class="valuetable"><tr><th>GPI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Generic Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>Generic Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented. This <ins>includes</ins><del>involves</del> the PACGA instruction.</p></td></tr></table><p>All other values are reserved.</p><p>From Armv8.3, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p><p>If the value of ID_AA64ISAR1_EL1.GPA is non-zero, this field must have the value <span class="binarynumber">0b0000</span>.</p><h4 id="GPA_27"><del>GPA, bits [27:24]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.3:
                </del></div></h4><p><del>Indicates whether QARMA or Architected algorithm is implemented in the PE for generic code authentication, in AArch64 state. Defined values are:</del></p><h4 id="GPA_27"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>GPA, bits [27:24]
                  </ins></h4><p><ins>Indicates whether QARMA or Architected algorithm is implemented in the PE for generic code authentication in AArch64 state. Defined values are:</ins></p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><table class="valuetable"><tr><th>GPA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Generic Authentication using an Architected algorithm is not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>Generic Authentication using the QARMA algorithm is implemented. This <ins>includes</ins><del>involves</del> the PACGA instruction.</p></td></tr></table><p>All other values are reserved.</p><p>From Armv8.3, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p><p>If the value of ID_AA64ISAR1_EL1.GPI is non-zero, this field must have the value <span class="binarynumber">0b0000</span>.</p><h4 id="LRCPC_23"><del>LRCPC, bits [23:20]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.4:
                </del></div></h4><p><del>Indicates support for weaker release consistency, RCpc based model. Defined values are:</del></p><h4 id="LRCPC_23"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>LRCPC, bits [23:20]
                  </ins></h4><p><ins>Indicates support for weaker release consistency, RCpc, based model. Defined values are:</ins></p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><table class="valuetable"><tr><th>LRCPC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>The <ins>LDAPR</ins><del>LDAPUR</del>*, <ins>LDAPUR</ins><del>STLUR</del>*, and <ins>STLUR</ins><del>LDAPR</del>* instructions are not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>The LDAPR* instructions are implemented.</p></td></tr><tr><td class="bitfield">0b0010</td><td><p>The <ins>LDAPR</ins><del>LDAPUR</del>*, <ins>LDAPUR</ins><del>STLUR</del>*, and <ins>STLUR</ins><del>LDAPR</del>* instructions are implemented.</p></td></tr></table><p><del>In Armv8.0, Armv8.1, and Armv8.2, the only permitted value is </del><span class="binarynumber"><del>0b0000</del></span><del>.</del></p><p><del>In Armv8.3, the only permitted value is </del><span class="binarynumber"><del>0b0001</del></span><del>. ARMv8.3-RCPC implements the functionality identified by the value </del><span class="binarynumber"><del>0b0001</del></span><del>.</del></p><p><del>From Armv8.4, the only permitted value is </del><span class="binarynumber"><del>0b0010</del></span><del>. ARMv8.4-RCPC implements the functionality identified by the value </del><span class="binarynumber"><del>0b0010</del></span><del>.</del></p><p><del>All other values are reserved.</del></p><h4 id="LRCPC_23"><div style="font-size:smaller;"><br/><del>From Armv8.3:
                </del></div></h4><p><del>Indicates support for weaker release consistency, RCpc based model. Defined values are:</del></p><table class="valuetable"><tr><th><del>LRCPC</del></th><th><del>Meaning</del></th></tr><tr><td class="bitfield"><del>0b0000</del></td><td><p><del>The LDAPRB, LDAPRH and LDAPR instructions are not implemented.</del></p></td></tr><tr><td class="bitfield"><del>0b0001</del></td><td><p><del>The LDAPRB, LDAPRH and LDAPR instructions are implemented.</del></p></td></tr></table><p><del>All other values are reserved.</del></p><p>ARMv8.3-RCPC implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p><ins>ARMv8.4-RCPC</ins><del>In</del> <ins>implements</ins><del>Armv8.0,</del> <ins>the</ins><del>Armv8.1,</del> <ins>functionality</ins><del>and</del> <ins>identified</ins><del>Armv8.2,</del> <ins>by </ins>the <del>only permitted </del>value<del> is</del> <span class="binarynumber"><ins>0b0010</ins><del>0b0000</del></span>.</p><p>In Armv8.3, the only permitted value is <span class="binarynumber">0b0001</span>.</p><h4 id="0_23"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="FCMA_19"><del>FCMA, bits [19:16]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.3:
                </del></div></h4><p><ins>From Armv8.4, the only permitted value is </ins><span class="binarynumber"><ins>0b0010</ins></span><ins>.</ins></p><p><ins>All other values are reserved.</ins></p><h4 id="FCMA_19"><ins>FCMA, bits [19:16]
                  </ins></h4><p>Indicates support for complex number addition and multiplication, where numbers are stored in vectors. Defined values are:</p><table class="valuetable"><tr><th>FCMA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>The FCMLA and FCADD instructions are not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>The FCMLA and FCADD instructions are implemented.</p></td></tr></table><p>All other values are reserved.</p><p>ARMv8.3-CompNum implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>In Armv8.0, Armv8.1, and Armv8.2, the only permitted value is <span class="binarynumber">0b0000</span>.</p><p>From Armv8.3, <ins>if Advanced SIMD or Floating-point is implemented, </ins>the only permitted value is <span class="binarynumber">0b0001</span>.</p><h4 id="0_19"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="JSCVT_15"><del>JSCVT, bits [15:12]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.3:
                </del></div></h4><p><del>Indicates support for javascript conversion from double precision floating point values to integers in AArch64 state. Defined values are:</del></p><p><ins>From Armv8.3, if Advanced SIMD or Floating-point is not implemented, the only permitted value is </ins><span class="binarynumber"><ins>0b0000</ins></span><ins>.</ins></p><h4 id="JSCVT_15"><ins>JSCVT, bits [15:12]
                  </ins></h4><p><ins>Indicates support for JavaScript conversion from double precision floating point values to integers in AArch64 state. Defined values are:</ins></p><table class="valuetable"><tr><th>JSCVT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>The FJCVTZS instruction is not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>The FJCVTZS instruction is implemented.</p></td></tr></table><p>All other values are reserved.</p><p>ARMv8.3.JSConv implements the functionality identified by <span class="binarynumber">0b0001</span>.</p><p>In Armv8.0, Armv8.1, and Armv8.2, the only permitted value is <span class="binarynumber">0b0000</span>.</p><p>From Armv8.3, <ins>if Advanced SIMD or Floating-point is implemented, </ins>the only permitted value is <span class="binarynumber">0b0001</span>.</p><h4 id="0_15"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="API_11"><del>API, bits [11:8]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.3:
                </del></div></h4><p><ins>From Armv8.3, if Advanced SIMD or Floating-point is not implemented, the only permitted value is </ins><span class="binarynumber"><ins>0b0000</ins></span><ins>.</ins></p><h4 id="API_11"><ins>API, bits [11:8]
                  </ins></h4><p>Indicates whether an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented in the PE for address authentication, in AArch64 state. This applies to all Pointer Authentication instructions other than the PACGA instruction. Defined values are:</p><table class="valuetable"><tr><th>API</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Address Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>Address Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented, with the HaveEnhancedPAC() and HaveEnhancedPAC2() functions returning FALSE.</p></td></tr><tr><td class="bitfield">0b0010</td><td><p>Address Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented, with the HaveEnhancedPAC() function returning TRUE, and the HaveEnhancedPAC2() function returning FALSE.</p></td></tr><tr><td class="bitfield">0b0011</td><td><p>Address Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, and the HaveEnhancedPAC() function returning FALSE.</p></td></tr><tr><td class="bitfield">0b0100</td><td><p>Address Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning TRUE, the HaveFPACCombined() function returning FALSE, and the HaveEnhancedPAC() function returning FALSE.</p></td></tr><tr><td class="bitfield">0b0101</td><td><p>Address Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning TRUE, the HaveFPACCombined() function returning TRUE, and the HaveEnhancedPAC() function returning FALSE.</p></td></tr></table><p>All other values are reserved.</p><p>ARMv8.3-PAuth implements the functionality added by the values <span class="binarynumber">0b0000</span>, <span class="binarynumber">0b0001</span>, and <span class="binarynumber">0b0010</span>.</p><p>ARMv8.3-PAuth2 implements the functionality added by the value <span class="binarynumber">0b0011</span>.</p><p>ARMv8.3-FPAC implements the functionality added by the values <span class="binarynumber">0b0100</span> and <span class="binarynumber">0b0101</span>.</p><p>From Armv8.6, the permitted values are <span class="binarynumber">0b0011</span>, <span class="binarynumber">0b0100</span>, and <span class="binarynumber">0b0101</span>.</p><p>If the value of ID_AA64ISAR1_EL1.APA is non-zero, this field must have the value <span class="binarynumber">0b0000</span>.</p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="APA_7"><del>APA, bits [7:4]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.3:
                </del></div></h4><h4 id="APA_7"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>APA, bits [7:4]
                  </ins></h4><p>Indicates whether QARMA or Architected algorithm is implemented in the PE for address authentication, in AArch64 state. This applies to all Pointer Authentication instructions other than the PACGA instruction. Defined values are:</p><table class="valuetable"><tr><th>APA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Address Authentication using an Architected algorithm is not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>Address Authentication using the QARMA algorithm is implemented, with the HaveEnhancedPAC() and HaveEnhancedPAC2() functions returning FALSE.</p></td></tr><tr><td class="bitfield">0b0010</td><td><p>Address Authentication using the QARMA algorithm is implemented, with the HaveEnhancedPAC() function returning TRUE and the HaveEnhancedPAC2() function returning FALSE.</p></td></tr><tr><td class="bitfield">0b0011</td><td><p>Address Authentication using the QARMA algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning FALSE, the HaveFPACCombined() function returning FALSE, and the HaveEnhancedPAC() function returning FALSE.</p></td></tr><tr><td class="bitfield">0b0100</td><td><p>Address Authentication using the QARMA algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning TRUE, the HaveFPACCombined() function returning FALSE, and the HaveEnhancedPAC() function returning FALSE.</p></td></tr><tr><td class="bitfield">0b0101</td><td><p>Address Authentication using the QARMA algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning TRUE, the HaveFPACCombined() function returning TRUE, and the HaveEnhancedPAC() function returning FALSE.</p></td></tr></table><p>All other values are reserved.</p><p>ARMv8.3-PAuth implements the functionality added by the values <span class="binarynumber">0b0000</span>, <span class="binarynumber">0b0001</span>, and <span class="binarynumber">0b0010</span>.</p><p>ARMv8.3-PAuth2 implements the functionality added by the value <span class="binarynumber">0b0011</span>.</p><p>ARMv8.3-FPAC implements the functionality added by the values <span class="binarynumber">0b0100</span> and <span class="binarynumber">0b0101</span>.</p><p>From Armv8.6, the permitted values are <span class="binarynumber">0b0011</span>, <span class="binarynumber">0b0100</span>, and <span class="binarynumber">0b0101</span>.</p><p>If the value of the ID_AA64ISAR1_EL1.API is non-zero, this field must have the value <span class="binarynumber">0b0000</span>.</p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="DPB_3"><del>DPB, bits [3:0]
                  </del><div style="font-size:smaller;"><br/><del>From Armv8.2:
                </del></div></h4><h4 id="DPB_3"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>DPB, bits [3:0]
                  </ins></h4><p>Data Persistence writeback. Indicates support for the <a href="AArch64-dc-cvap.html">DC CVAP</a> and <a href="AArch64-dc-cvadp.html">DC CVADP</a> instructions in AArch64 state. Defined values are:</p><table class="valuetable"><tr><th>DPB</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p><a href="AArch64-dc-cvap.html">DC CVAP</a> not supported.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p><a href="AArch64-dc-cvap.html">DC CVAP</a> supported.</p></td></tr><tr><td class="bitfield">0b0010</td><td><p><a href="AArch64-dc-cvap.html">DC CVAP</a> and <a href="AArch64-dc-cvadp.html">DC CVADP</a> supported.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.2-DCPoP</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p><span class="xref">ARMv8.2-DCCVADP</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p><p>From Armv8.2 to Armv8.4, the only permitted value is <span class="binarynumber">0b0001</span>.</p><p>From Armv8.5, the only permitted value is <span class="binarynumber">0b0010</span></p><h4 id="0_3"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><div class="text_after_fields"><p><del>If ID_AA64ISAR1_EL1.{API, APA} == {0, 0}, then:</del></p><ul><li><del>The </del><a href="AArch64-tcr_el1.html"><del>TCR_EL1</del></a><del>.{TBID,TBID0}, </del><a href="AArch64-tcr_el2.html"><del>TCR_EL2</del></a><del>.{TBID0,TBID1}, </del><a href="AArch64-tcr_el2.html"><del>TCR_EL2</del></a><del>.TBID and </del><a href="AArch64-tcr_el3.html"><del>TCR_EL3</del></a><del>.TBID bits are </del><span class="arm-defined-word"><del>RES0</del></span><del>.
</del></li><li><a href="AArch64-apiakeyhi_el1.html"><del>APIAKeyHi_EL1</del></a><del>, </del><a href="AArch64-apiakeylo_el1.html"><del>APIAKeyLo_EL1</del></a><del>, </del><a href="AArch64-apibkeyhi_el1.html"><del>APIBKeyHi_EL1</del></a><del>, </del><a href="AArch64-apibkeylo_el1.html"><del>APIBKeyLo_EL1</del></a><del>, </del><a href="AArch64-apdakeyhi_el1.html"><del>APDAKeyHi_EL1</del></a><del>, </del><a href="AArch64-apdakeylo_el1.html"><del>APDAKeyLo_EL1</del></a><del>, </del><a href="AArch64-apdbkeyhi_el1.html"><del>APDBKeyHi_EL1</del></a><del>, </del><a href="AArch64-apdbkeylo_el1.html"><del>APDBKeyLo_EL1</del></a><del> are not allocated.
</del></li><li><span class="xref"><del>SCTLR_ELx</del></span><del>.EnIA, </del><span class="xref"><del>SCTLR_ELx</del></span><del>.EnIB, </del><span class="xref"><del>SCTLR_ELx</del></span><del>.EnDA, </del><span class="xref"><del>SCTLR_ELx</del></span><del>.EnDB are all </del><span class="arm-defined-word"><del>RES0</del></span><del>.
</del></li></ul><p><del>If ID_AA64ISAR1_EL1.{GPI, GPA, API, APA} == {0, 0, 0, 0}, then:</del></p><ul><li><a href="AArch64-hcr_el2.html"><del>HCR_EL2</del></a><del>.APK and </del><a href="AArch64-hcr_el2.html"><del>HCR_EL2</del></a><del>.API are </del><span class="arm-defined-word"><del>RES0</del></span><del>.
</del></li><li><a href="AArch64-scr_el3.html"><del>SCR_EL3</del></a><del>.APK and </del><a href="AArch64-scr_el3.html"><del>SCR_EL3</del></a><del>.API are </del><span class="arm-defined-word"><del>RES0</del></span><del>.
</del></li></ul></div><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the ID_AA64ISAR1_EL1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt>, ID_AA64ISAR1_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0110</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if IsFeatureImplemented("ARMv8.4-IDST") then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return ID_AA64ISAR1_EL1;
elsif PSTATE.EL == EL2 then
    return ID_AA64ISAR1_EL1;
elsif PSTATE.EL == EL3 then
    return ID_AA64ISAR1_EL1;
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>