<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Jan 16 18:48:09 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     spi_lcd
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets debug_led2_c_3]
            26 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.451ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_715__i0  (from debug_led2_c_3 +)
   Destination:    FD1S3IX    CD             count_715__i0  (to debug_led2_c_3 +)

   Delay:                   3.403ns  (25.0% logic, 75.0% route), 2 logic levels.

 Constraint Details:

      3.403ns data_path count_715__i0 to count_715__i0 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.451ns

 Path Details: count_715__i0 to count_715__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_715__i0 (from debug_led2_c_3)
Route        12   e 1.432                                  count[0]
LUT4        ---     0.448              C to Z              \segment_led_inst/i2_3_lut_4_lut
Route         4   e 1.120                                  count_3__N_11
                  --------
                    3.403  (25.0% logic, 75.0% route), 2 logic levels.


Passed:  The following path meets requirements by 1.451ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_715__i0  (from debug_led2_c_3 +)
   Destination:    FD1S3IX    CD             count_715__i1  (to debug_led2_c_3 +)

   Delay:                   3.403ns  (25.0% logic, 75.0% route), 2 logic levels.

 Constraint Details:

      3.403ns data_path count_715__i0 to count_715__i1 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.451ns

 Path Details: count_715__i0 to count_715__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_715__i0 (from debug_led2_c_3)
Route        12   e 1.432                                  count[0]
LUT4        ---     0.448              C to Z              \segment_led_inst/i2_3_lut_4_lut
Route         4   e 1.120                                  count_3__N_11
                  --------
                    3.403  (25.0% logic, 75.0% route), 2 logic levels.


Passed:  The following path meets requirements by 1.451ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_715__i0  (from debug_led2_c_3 +)
   Destination:    FD1S3IX    CD             count_715__i2  (to debug_led2_c_3 +)

   Delay:                   3.403ns  (25.0% logic, 75.0% route), 2 logic levels.

 Constraint Details:

      3.403ns data_path count_715__i0 to count_715__i2 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.451ns

 Path Details: count_715__i0 to count_715__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_715__i0 (from debug_led2_c_3)
Route        12   e 1.432                                  count[0]
LUT4        ---     0.448              C to Z              \segment_led_inst/i2_3_lut_4_lut
Route         4   e 1.120                                  count_3__N_11
                  --------
                    3.403  (25.0% logic, 75.0% route), 2 logic levels.

Report: 3.549 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets sys_clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 9.392ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr_i0_i1_rep_360  (from sys_clk_c +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i0  (to sys_clk_c +)

   Delay:                  14.246ns  (32.5% logic, 67.5% route), 12 logic levels.

 Constraint Details:

     14.246ns data_path \lcd_show_char_inst/rom_addr_i0_i1_rep_360 to \lcd_show_char_inst/temp_i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 9.392ns

 Path Details: \lcd_show_char_inst/rom_addr_i0_i1_rep_360 to \lcd_show_char_inst/temp_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr_i0_i1_rep_360 (from sys_clk_c)
Route        77   e 2.101                                  \lcd_show_char_inst/n15878
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i7568_2_lut_rep_263_2_lut
Route        16   e 1.516                                  \lcd_show_char_inst/n14540
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_0_i236_3_lut_4_lut
Route         6   e 1.218                                  \lcd_show_char_inst/n1483
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_0_i252_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n252
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_0_i253_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n253_adj_733
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i12652_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12723
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i12673_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12724
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i12038
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12737
MUXL5       ---     0.212             D0 to Z              \lcd_show_char_inst/char_ram_inst/i12042
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12741
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i12044_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12743
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_0_i4095
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[0]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i1_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_356[0]
                  --------
                   14.246  (32.5% logic, 67.5% route), 12 logic levels.


Error:  The following path violates requirements by 9.392ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr_i0_i1_rep_360  (from sys_clk_c +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i1  (to sys_clk_c +)

   Delay:                  14.246ns  (32.5% logic, 67.5% route), 12 logic levels.

 Constraint Details:

     14.246ns data_path \lcd_show_char_inst/rom_addr_i0_i1_rep_360 to \lcd_show_char_inst/temp_i1 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 9.392ns

 Path Details: \lcd_show_char_inst/rom_addr_i0_i1_rep_360 to \lcd_show_char_inst/temp_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr_i0_i1_rep_360 (from sys_clk_c)
Route        77   e 2.101                                  \lcd_show_char_inst/n15878
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i7568_2_lut_rep_263_2_lut
Route        16   e 1.516                                  \lcd_show_char_inst/n14540
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_0_i236_3_lut_4_lut
Route         6   e 1.218                                  \lcd_show_char_inst/n1483
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i476_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n476
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i11939_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12638
MUXL5       ---     0.212           ALUT to Z              \lcd_show_char_inst/char_ram_inst/i11940
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12639
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i11918_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12617
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i12709_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12624
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i11929
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12628
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i11931_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12630
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i4095
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[1]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i2_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_356[1]
                  --------
                   14.246  (32.5% logic, 67.5% route), 12 logic levels.


Error:  The following path violates requirements by 9.391ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr_i0_i1_rep_360  (from sys_clk_c +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i3  (to sys_clk_c +)

   Delay:                  14.245ns  (32.5% logic, 67.5% route), 12 logic levels.

 Constraint Details:

     14.245ns data_path \lcd_show_char_inst/rom_addr_i0_i1_rep_360 to \lcd_show_char_inst/temp_i3 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 9.391ns

 Path Details: \lcd_show_char_inst/rom_addr_i0_i1_rep_360 to \lcd_show_char_inst/temp_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr_i0_i1_rep_360 (from sys_clk_c)
Route        77   e 2.101                                  \lcd_show_char_inst/n15878
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i7568_2_lut_rep_263_2_lut
Route        16   e 1.516                                  \lcd_show_char_inst/n14540
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_2_i428_3_lut_4_lut
Route         3   e 1.051                                  \lcd_show_char_inst/char_ram_inst/n428_adj_601
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i444_3_lut
Route         2   e 0.954                                  \lcd_show_char_inst/char_ram_inst/n444_adj_706
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i445_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n445
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i11800
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12499
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i11814_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12513
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i12717_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12520
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i11825
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12524
MUXL5       ---     0.212             D0 to Z              \lcd_show_char_inst/char_ram_inst/i11827
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12526
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i4095_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[3]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i4_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_356[3]
                  --------
                   14.245  (32.5% logic, 67.5% route), 12 logic levels.

Warning: 14.392 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets sys_clk_50MHz]
            339 items scored, 339 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.498ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \lcd_init_inst/cnt_s4_num__i7  (from sys_clk_50MHz +)
   Destination:    FD1S3AX    D              \lcd_init_inst/init_data_i2  (to sys_clk_50MHz +)

   Delay:                  11.352ns  (33.0% logic, 67.0% route), 9 logic levels.

 Constraint Details:

     11.352ns data_path \lcd_init_inst/cnt_s4_num__i7 to \lcd_init_inst/init_data_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 6.498ns

 Path Details: \lcd_init_inst/cnt_s4_num__i7 to \lcd_init_inst/init_data_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_init_inst/cnt_s4_num__i7 (from sys_clk_50MHz)
Route         2   e 1.002                                  \lcd_init_inst/cnt_s4_num[7]
LUT4        ---     0.448              D to Z              \lcd_init_inst/i4_4_lut_adj_43
Route         1   e 0.788                                  \lcd_init_inst/n10_adj_814
LUT4        ---     0.448              B to Z              \lcd_init_inst/i5_3_lut
Route         2   e 0.954                                  \lcd_init_inst/n12126
LUT4        ---     0.448              B to Z              \lcd_init_inst/i1_4_lut_adj_41
Route         6   e 1.218                                  \lcd_init_inst/n12108
LUT4        ---     0.448              C to Z              \lcd_init_inst/i2_2_lut_rep_354
Route         7   e 1.255                                  \lcd_init_inst/n15852
LUT4        ---     0.448              D to Z              \lcd_init_inst/i1_3_lut_4_lut_4_lut_4_lut
Route         1   e 0.020                                  \lcd_init_inst/n5_adj_808
MUXL5       ---     0.212           ALUT to Z              \lcd_init_inst/i18
Route         1   e 0.788                                  \lcd_init_inst/n11
LUT4        ---     0.448              C to Z              \lcd_init_inst/i1_2_lut_3_lut_4_lut_adj_53
Route         1   e 0.788                                  \lcd_init_inst/n7
LUT4        ---     0.448              D to Z              \lcd_init_inst/init_data_8__I_0_i3_4_lut
Route         1   e 0.788                                  \lcd_init_inst/init_data_8__N_108[2]
                  --------
                   11.352  (33.0% logic, 67.0% route), 9 logic levels.


Error:  The following path violates requirements by 6.498ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \lcd_init_inst/cnt_s4_num__i6  (from sys_clk_50MHz +)
   Destination:    FD1S3AX    D              \lcd_init_inst/init_data_i2  (to sys_clk_50MHz +)

   Delay:                  11.352ns  (33.0% logic, 67.0% route), 9 logic levels.

 Constraint Details:

     11.352ns data_path \lcd_init_inst/cnt_s4_num__i6 to \lcd_init_inst/init_data_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 6.498ns

 Path Details: \lcd_init_inst/cnt_s4_num__i6 to \lcd_init_inst/init_data_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_init_inst/cnt_s4_num__i6 (from sys_clk_50MHz)
Route         2   e 1.002                                  \lcd_init_inst/cnt_s4_num[6]
LUT4        ---     0.448              C to Z              \lcd_init_inst/i4_4_lut_adj_43
Route         1   e 0.788                                  \lcd_init_inst/n10_adj_814
LUT4        ---     0.448              B to Z              \lcd_init_inst/i5_3_lut
Route         2   e 0.954                                  \lcd_init_inst/n12126
LUT4        ---     0.448              B to Z              \lcd_init_inst/i1_4_lut_adj_41
Route         6   e 1.218                                  \lcd_init_inst/n12108
LUT4        ---     0.448              C to Z              \lcd_init_inst/i2_2_lut_rep_354
Route         7   e 1.255                                  \lcd_init_inst/n15852
LUT4        ---     0.448              D to Z              \lcd_init_inst/i1_3_lut_4_lut_4_lut_4_lut
Route         1   e 0.020                                  \lcd_init_inst/n5_adj_808
MUXL5       ---     0.212           ALUT to Z              \lcd_init_inst/i18
Route         1   e 0.788                                  \lcd_init_inst/n11
LUT4        ---     0.448              C to Z              \lcd_init_inst/i1_2_lut_3_lut_4_lut_adj_53
Route         1   e 0.788                                  \lcd_init_inst/n7
LUT4        ---     0.448              D to Z              \lcd_init_inst/init_data_8__I_0_i3_4_lut
Route         1   e 0.788                                  \lcd_init_inst/init_data_8__N_108[2]
                  --------
                   11.352  (33.0% logic, 67.0% route), 9 logic levels.


Error:  The following path violates requirements by 6.498ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \lcd_init_inst/cnt_s4_num__i5  (from sys_clk_50MHz +)
   Destination:    FD1S3AX    D              \lcd_init_inst/init_data_i2  (to sys_clk_50MHz +)

   Delay:                  11.352ns  (33.0% logic, 67.0% route), 9 logic levels.

 Constraint Details:

     11.352ns data_path \lcd_init_inst/cnt_s4_num__i5 to \lcd_init_inst/init_data_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 6.498ns

 Path Details: \lcd_init_inst/cnt_s4_num__i5 to \lcd_init_inst/init_data_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_init_inst/cnt_s4_num__i5 (from sys_clk_50MHz)
Route         2   e 1.002                                  \lcd_init_inst/cnt_s4_num[5]
LUT4        ---     0.448              A to Z              \lcd_init_inst/i4_4_lut_adj_43
Route         1   e 0.788                                  \lcd_init_inst/n10_adj_814
LUT4        ---     0.448              B to Z              \lcd_init_inst/i5_3_lut
Route         2   e 0.954                                  \lcd_init_inst/n12126
LUT4        ---     0.448              B to Z              \lcd_init_inst/i1_4_lut_adj_41
Route         6   e 1.218                                  \lcd_init_inst/n12108
LUT4        ---     0.448              C to Z              \lcd_init_inst/i2_2_lut_rep_354
Route         7   e 1.255                                  \lcd_init_inst/n15852
LUT4        ---     0.448              D to Z              \lcd_init_inst/i1_3_lut_4_lut_4_lut_4_lut
Route         1   e 0.020                                  \lcd_init_inst/n5_adj_808
MUXL5       ---     0.212           ALUT to Z              \lcd_init_inst/i18
Route         1   e 0.788                                  \lcd_init_inst/n11
LUT4        ---     0.448              C to Z              \lcd_init_inst/i1_2_lut_3_lut_4_lut_adj_53
Route         1   e 0.788                                  \lcd_init_inst/n7
LUT4        ---     0.448              D to Z              \lcd_init_inst/init_data_8__I_0_i3_4_lut
Route         1   e 0.788                                  \lcd_init_inst/init_data_8__N_108[2]
                  --------
                   11.352  (33.0% logic, 67.0% route), 9 logic levels.

Warning: 11.498 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets debug_led2_c_3]          |     5.000 ns|     3.549 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets sys_clk_c]               |     5.000 ns|    14.392 ns|    12 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sys_clk_50MHz]           |     5.000 ns|    11.498 ns|     9 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\lcd_show_char_inst/rom_addr[2]         |     398|     976|     22.01%
                                        |        |        |
\lcd_show_char_inst/rom_addr[0]         |     497|     827|     18.65%
                                        |        |        |
\lcd_show_char_inst/rom_addr[3]         |     507|     791|     17.84%
                                        |        |        |
\lcd_show_char_inst/rom_q[2]            |       1|     742|     16.73%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_356[2]    |       1|     742|     16.73%
                                        |        |        |
\lcd_show_char_inst/rom_q[3]            |       1|     720|     16.23%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_356[3]    |       1|     720|     16.23%
                                        |        |        |
\lcd_show_char_inst/rom_q[4]            |       1|     684|     15.42%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_356[4]    |       1|     684|     15.42%
                                        |        |        |
\lcd_show_char_inst/rom_q[1]            |       1|     641|     14.45%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_356[1]    |       1|     641|     14.45%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n12575|       1|     590|     13.30%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n12526|       1|     575|     12.97%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n12781|       1|     544|     12.27%
                                        |        |        |
\lcd_show_char_inst/rom_addr[1]         |     305|     529|     11.93%
                                        |        |        |
\lcd_show_char_inst/rom_q[5]            |       1|     526|     11.86%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_356[5]    |       1|     526|     11.86%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n12630|       1|     503|     11.34%
                                        |        |        |
\lcd_show_char_inst/n15878              |      77|     468|     10.55%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4435  Score: 20117087

Constraints cover  7991 paths, 2071 nets, and 6717 connections (97.2% coverage)


Peak memory: 176504832 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
