

================================================================
== Synthesis Summary Report of 'train_step'
================================================================
+ General Information: 
    * Date:           Wed May 14 09:49:22 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        train_step
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |                 Modules                 | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |          |           |           |     |
    |                 & Loops                 | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ train_step                             |     -|  0.44|       29|  290.000|         -|       30|     -|        no|     -|  68 (28%)|  1440 (1%)|  3368 (5%)|    -|
    | + forwardHidden                         |     -|  0.83|        4|   40.000|         -|        1|     -|       yes|     -|   16 (6%)|  328 (~0%)|   852 (1%)|    -|
    | + forwardHidden                         |     -|  0.83|        4|   40.000|         -|        1|     -|       yes|     -|   16 (6%)|  328 (~0%)|   852 (1%)|    -|
    | + updateHidden                          |     -|  3.74|        3|   30.000|         -|        1|     -|       yes|     -|  32 (13%)|    4 (~0%)|   702 (1%)|    -|
    | + train_step_Pipeline_VITIS_LOOP_136_1  |     -|  1.86|       18|  180.000|         -|       18|     -|        no|     -|         -|   22 (~0%)|  292 (~0%)|    -|
    |  o VITIS_LOOP_136_1                     |    II|  7.30|       16|  160.000|         4|        4|     4|       yes|     -|         -|          -|          -|    -|
    | + train_step_Pipeline_VITIS_LOOP_141_4  |     -|  1.86|        6|   60.000|         -|        6|     -|        no|     -|         -|    5 (~0%)|   51 (~0%)|    -|
    |  o VITIS_LOOP_141_4                     |     -|  7.30|        4|   40.000|         1|        1|     4|       yes|     -|         -|          -|          -|    -|
    +-----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_CTRL | 32         | 8             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL | img_pos_0   | 0x10   | 32    | W      | Data signal of img_pos_0         |                                                                      |
| s_axi_CTRL | img_pos_1   | 0x18   | 32    | W      | Data signal of img_pos_1         |                                                                      |
| s_axi_CTRL | img_pos_2   | 0x20   | 32    | W      | Data signal of img_pos_2         |                                                                      |
| s_axi_CTRL | img_pos_3   | 0x28   | 32    | W      | Data signal of img_pos_3         |                                                                      |
| s_axi_CTRL | img_pos_4   | 0x30   | 32    | W      | Data signal of img_pos_4         |                                                                      |
| s_axi_CTRL | img_pos_5   | 0x38   | 32    | W      | Data signal of img_pos_5         |                                                                      |
| s_axi_CTRL | img_pos_6   | 0x40   | 32    | W      | Data signal of img_pos_6         |                                                                      |
| s_axi_CTRL | img_pos_7   | 0x48   | 32    | W      | Data signal of img_pos_7         |                                                                      |
| s_axi_CTRL | img_neg_0   | 0x50   | 32    | W      | Data signal of img_neg_0         |                                                                      |
| s_axi_CTRL | img_neg_1   | 0x58   | 32    | W      | Data signal of img_neg_1         |                                                                      |
| s_axi_CTRL | img_neg_2   | 0x60   | 32    | W      | Data signal of img_neg_2         |                                                                      |
| s_axi_CTRL | img_neg_3   | 0x68   | 32    | W      | Data signal of img_neg_3         |                                                                      |
| s_axi_CTRL | img_neg_4   | 0x70   | 32    | W      | Data signal of img_neg_4         |                                                                      |
| s_axi_CTRL | img_neg_5   | 0x78   | 32    | W      | Data signal of img_neg_5         |                                                                      |
| s_axi_CTRL | img_neg_6   | 0x80   | 32    | W      | Data signal of img_neg_6         |                                                                      |
| s_axi_CTRL | img_neg_7   | 0x88   | 32    | W      | Data signal of img_neg_7         |                                                                      |
| s_axi_CTRL | last_sample | 0x90   | 32    | W      | Data signal of last_sample       |                                                                      |
| s_axi_CTRL | sample_idx  | 0x98   | 32    | W      | Data signal of sample_idx        |                                                                      |
+------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AP_MEMORY
+-----------------+-----------+----------+
| Port            | Direction | Bitwidth |
+-----------------+-----------+----------+
| W1_out_address0 | out       | 5        |
| W1_out_address1 | out       | 5        |
| W1_out_d0       | out       | 8        |
| W1_out_d1       | out       | 8        |
| W2_out_address0 | out       | 2        |
| W2_out_d0       | out       | 8        |
+-----------------+-----------+----------+

* Other Ports
+-----------+--------+-----------+----------+
| Port      | Mode   | Direction | Bitwidth |
+-----------+--------+-----------+----------+
| leds_port | ap_vld | out       | 4        |
+-----------+--------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+--------------------------------------------+
| Argument    | Direction | Datatype                                   |
+-------------+-----------+--------------------------------------------+
| img_pos     | in        | ap_fixed<8, 8, AP_TRN, AP_WRAP, 0> const * |
| img_neg     | in        | ap_fixed<8, 8, AP_TRN, AP_WRAP, 0> const * |
| last_sample | in        | int                                        |
| sample_idx  | in        | int                                        |
| leds_port   | out       | &                                          |
| W1_out      | out       | ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>*        |
| W2_out      | out       | ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>*        |
+-------------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+-------------+------------------+-----------+----------+---------------------------------------+
| Argument    | HW Interface     | HW Type   | HW Usage | HW Info                               |
+-------------+------------------+-----------+----------+---------------------------------------+
| img_pos     | s_axi_CTRL       | interface |          |                                       |
| img_pos     | s_axi_CTRL       | interface |          |                                       |
| img_pos     | s_axi_CTRL       | interface |          |                                       |
| img_pos     | s_axi_CTRL       | interface |          |                                       |
| img_pos     | s_axi_CTRL       | interface |          |                                       |
| img_pos     | s_axi_CTRL       | interface |          |                                       |
| img_pos     | s_axi_CTRL       | interface |          |                                       |
| img_pos     | s_axi_CTRL       | interface |          |                                       |
| img_neg     | s_axi_CTRL       | interface |          |                                       |
| img_neg     | s_axi_CTRL       | interface |          |                                       |
| img_neg     | s_axi_CTRL       | interface |          |                                       |
| img_neg     | s_axi_CTRL       | interface |          |                                       |
| img_neg     | s_axi_CTRL       | interface |          |                                       |
| img_neg     | s_axi_CTRL       | interface |          |                                       |
| img_neg     | s_axi_CTRL       | interface |          |                                       |
| img_neg     | s_axi_CTRL       | interface |          |                                       |
| last_sample | s_axi_CTRL       | register  |          | name=last_sample offset=0x90 range=32 |
| sample_idx  | s_axi_CTRL       | register  |          | name=sample_idx offset=0x98 range=32  |
| leds_port   | leds_port        | port      |          |                                       |
| leds_port   | leds_port_ap_vld | port      |          |                                       |
| W1_out      | W1_out_address0  | port      | offset   |                                       |
| W1_out      | W1_out_ce0       | port      |          |                                       |
| W1_out      | W1_out_we0       | port      |          |                                       |
| W1_out      | W1_out_d0        | port      |          |                                       |
| W1_out      | W1_out_address1  | port      | offset   |                                       |
| W1_out      | W1_out_ce1       | port      |          |                                       |
| W1_out      | W1_out_we1       | port      |          |                                       |
| W1_out      | W1_out_d1        | port      |          |                                       |
| W2_out      | W2_out_address0  | port      | offset   |                                       |
| W2_out      | W2_out_ce0       | port      |          |                                       |
| W2_out      | W2_out_we0       | port      |          |                                       |
| W2_out      | W2_out_d0        | port      |          |                                       |
+-------------+------------------+-----------+----------+---------------------------------------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| Name                                        | DSP | Pragma | Variable       | Op        | Impl                     | Latency |
+---------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| + train_step                                | 68  |        |                |           |                          |         |
|   sub_ln145_fu_640_p2                       |     |        | sub_ln145      | sub       | fabric                   | 0       |
|   mul_32ns_34ns_42_2_1_U199                 | 4   |        | mul_ln145      | mul       | auto                     | 1       |
|   icmp_ln146_fu_646_p2                      |     |        | icmp_ln146     | setne     | auto                     | 0       |
|   xor_ln146_fu_666_p2                       |     |        | xor_ln146      | xor       | auto                     | 0       |
|   leds_port                                 |     |        | select_ln146   | select    | auto_sel                 | 0       |
|  + forwardHidden (grp_forwardHidden_fu_325) | 16  |        |                |           |                          |         |
|    mac_muladd_8s_2s_10s_11_4_1_U17          | 1   |        | sum            | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U17          | 1   |        | sext_ln53      | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U1                      |     |        | mul_ln56       | mul       | auto                     | 0       |
|    mul_2s_8s_10_1_1_U2                      |     |        | mul_ln56_1     | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U18          | 1   |        | mul_ln56_2     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U18          | 1   |        | sext_ln56_10   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U3                      |     |        | mul_ln56_3     | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U19          | 1   |        | mul_ln56_4     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U19          | 1   |        | sext_ln56_16   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U4                      |     |        | mul_ln56_5     | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U20          | 1   |        | mul_ln56_6     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U20          | 1   |        | sext_ln56_22   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U17          | 1   |        | add_ln56       | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U18          | 1   |        | add_ln56_1     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U19          | 1   |        | add_ln56_3     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U20          | 1   |        | add_ln56_4     | add       | dsp_slice                | 3       |
|    add_ln56_5_fu_598_p2                     |     |        | add_ln56_5     | add       | fabric                   | 0       |
|    select_ln53_fu_665_p3                    |     |        | select_ln53    | select    | auto_sel                 | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U21          | 1   |        | sum_4          | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U21          | 1   |        | sext_ln56_28   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U5                      |     |        | mul_ln56_8     | mul       | auto                     | 0       |
|    mul_2s_8s_10_1_1_U6                      |     |        | mul_ln56_9     | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U22          | 1   |        | mul_ln56_10    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U22          | 1   |        | sext_ln56_34   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U7                      |     |        | mul_ln56_11    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U23          | 1   |        | mul_ln56_12    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U23          | 1   |        | sext_ln56_38   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U8                      |     |        | mul_ln56_13    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U24          | 1   |        | mul_ln56_14    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U24          | 1   |        | sext_ln56_42   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U21          | 1   |        | add_ln56_7     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U22          | 1   |        | add_ln56_8     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U23          | 1   |        | add_ln56_10    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U24          | 1   |        | add_ln56_11    | add       | dsp_slice                | 3       |
|    add_ln56_12_fu_610_p2                    |     |        | add_ln56_12    | add       | fabric                   | 0       |
|    select_ln56_fu_698_p3                    |     |        | select_ln56    | select    | auto_sel                 | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U25          | 1   |        | sum_5          | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U25          | 1   |        | sext_ln56_48   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U9                      |     |        | mul_ln56_16    | mul       | auto                     | 0       |
|    mul_2s_8s_10_1_1_U10                     |     |        | mul_ln56_17    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U26          | 1   |        | mul_ln56_18    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U26          | 1   |        | sext_ln56_54   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U11                     |     |        | mul_ln56_19    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U27          | 1   |        | mul_ln56_20    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U27          | 1   |        | sext_ln56_58   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U12                     |     |        | mul_ln56_21    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U28          | 1   |        | mul_ln56_22    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U28          | 1   |        | sext_ln56_62   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U25          | 1   |        | add_ln56_14    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U26          | 1   |        | add_ln56_15    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U27          | 1   |        | add_ln56_17    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U28          | 1   |        | add_ln56_18    | add       | dsp_slice                | 3       |
|    add_ln56_19_fu_622_p2                    |     |        | add_ln56_19    | add       | fabric                   | 0       |
|    select_ln56_1_fu_731_p3                  |     |        | select_ln56_1  | select    | auto_sel                 | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U29          | 1   |        | sum_6          | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U29          | 1   |        | sext_ln56_68   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U13                     |     |        | mul_ln56_24    | mul       | auto                     | 0       |
|    mul_2s_8s_10_1_1_U14                     |     |        | mul_ln56_25    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U30          | 1   |        | mul_ln56_26    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U30          | 1   |        | sext_ln56_74   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U15                     |     |        | mul_ln56_27    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U31          | 1   |        | mul_ln56_28    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U31          | 1   |        | sext_ln56_78   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U16                     |     |        | mul_ln56_29    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U32          | 1   |        | mul_ln56_30    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U32          | 1   |        | sext_ln56_82   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U29          | 1   |        | add_ln56_21    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U30          | 1   |        | add_ln56_22    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U31          | 1   |        | add_ln56_24    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U32          | 1   |        | add_ln56_25    | add       | dsp_slice                | 3       |
|    add_ln56_26_fu_634_p2                    |     |        | add_ln56_26    | add       | fabric                   | 0       |
|    select_ln61_fu_764_p3                    |     |        | select_ln61    | select    | auto_sel                 | 0       |
|  + forwardHidden (grp_forwardHidden_fu_409) | 16  |        |                |           |                          |         |
|    mac_muladd_8s_2s_10s_11_4_1_U17          | 1   |        | sum            | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U17          | 1   |        | sext_ln53      | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U1                      |     |        | mul_ln56       | mul       | auto                     | 0       |
|    mul_2s_8s_10_1_1_U2                      |     |        | mul_ln56_1     | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U18          | 1   |        | mul_ln56_2     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U18          | 1   |        | sext_ln56_10   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U3                      |     |        | mul_ln56_3     | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U19          | 1   |        | mul_ln56_4     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U19          | 1   |        | sext_ln56_16   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U4                      |     |        | mul_ln56_5     | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U20          | 1   |        | mul_ln56_6     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U20          | 1   |        | sext_ln56_22   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U17          | 1   |        | add_ln56       | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U18          | 1   |        | add_ln56_1     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U19          | 1   |        | add_ln56_3     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U20          | 1   |        | add_ln56_4     | add       | dsp_slice                | 3       |
|    add_ln56_5_fu_598_p2                     |     |        | add_ln56_5     | add       | fabric                   | 0       |
|    select_ln53_fu_665_p3                    |     |        | select_ln53    | select    | auto_sel                 | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U21          | 1   |        | sum_4          | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U21          | 1   |        | sext_ln56_28   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U5                      |     |        | mul_ln56_8     | mul       | auto                     | 0       |
|    mul_2s_8s_10_1_1_U6                      |     |        | mul_ln56_9     | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U22          | 1   |        | mul_ln56_10    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U22          | 1   |        | sext_ln56_34   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U7                      |     |        | mul_ln56_11    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U23          | 1   |        | mul_ln56_12    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U23          | 1   |        | sext_ln56_38   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U8                      |     |        | mul_ln56_13    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U24          | 1   |        | mul_ln56_14    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U24          | 1   |        | sext_ln56_42   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U21          | 1   |        | add_ln56_7     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U22          | 1   |        | add_ln56_8     | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U23          | 1   |        | add_ln56_10    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U24          | 1   |        | add_ln56_11    | add       | dsp_slice                | 3       |
|    add_ln56_12_fu_610_p2                    |     |        | add_ln56_12    | add       | fabric                   | 0       |
|    select_ln56_fu_698_p3                    |     |        | select_ln56    | select    | auto_sel                 | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U25          | 1   |        | sum_5          | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U25          | 1   |        | sext_ln56_48   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U9                      |     |        | mul_ln56_16    | mul       | auto                     | 0       |
|    mul_2s_8s_10_1_1_U10                     |     |        | mul_ln56_17    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U26          | 1   |        | mul_ln56_18    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U26          | 1   |        | sext_ln56_54   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U11                     |     |        | mul_ln56_19    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U27          | 1   |        | mul_ln56_20    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U27          | 1   |        | sext_ln56_58   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U12                     |     |        | mul_ln56_21    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U28          | 1   |        | mul_ln56_22    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U28          | 1   |        | sext_ln56_62   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U25          | 1   |        | add_ln56_14    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U26          | 1   |        | add_ln56_15    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U27          | 1   |        | add_ln56_17    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U28          | 1   |        | add_ln56_18    | add       | dsp_slice                | 3       |
|    add_ln56_19_fu_622_p2                    |     |        | add_ln56_19    | add       | fabric                   | 0       |
|    select_ln56_1_fu_731_p3                  |     |        | select_ln56_1  | select    | auto_sel                 | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U29          | 1   |        | sum_6          | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U29          | 1   |        | sext_ln56_68   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U13                     |     |        | mul_ln56_24    | mul       | auto                     | 0       |
|    mul_2s_8s_10_1_1_U14                     |     |        | mul_ln56_25    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U30          | 1   |        | mul_ln56_26    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U30          | 1   |        | sext_ln56_74   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U15                     |     |        | mul_ln56_27    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U31          | 1   |        | mul_ln56_28    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U31          | 1   |        | sext_ln56_78   | sext      | dsp_slice                | 3       |
|    mul_2s_8s_10_1_1_U16                     |     |        | mul_ln56_29    | mul       | auto                     | 0       |
|    mac_muladd_8s_2s_10s_11_4_1_U32          | 1   |        | mul_ln56_30    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U32          | 1   |        | sext_ln56_82   | sext      | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U29          | 1   |        | add_ln56_21    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U30          | 1   |        | add_ln56_22    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U31          | 1   |        | add_ln56_24    | add       | dsp_slice                | 3       |
|    mac_muladd_8s_2s_10s_11_4_1_U32          | 1   |        | add_ln56_25    | add       | dsp_slice                | 3       |
|    add_ln56_26_fu_634_p2                    |     |        | add_ln56_26    | add       | fabric                   | 0       |
|    select_ln61_fu_764_p3                    |     |        | select_ln61    | select    | auto_sel                 | 0       |
|  + updateHidden                             | 32  |        |                |           |                          |         |
|    delta_fu_170_p2                          |     |        | delta          | sub       | fabric                   | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U75           | 1   |        | mul_ln95       | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U75           | 1   |        | w_new          | add       | dsp_slice                | 3       |
|    select_ln97_fu_529_p3                    |     |        | select_ln97    | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U76           | 1   |        | mul_ln95_1     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U77           | 1   |        | mul_ln95_2     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U78           | 1   |        | mul_ln95_3     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U79           | 1   |        | mul_ln95_4     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U80           | 1   |        | mul_ln95_5     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U81           | 1   |        | mul_ln95_6     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U82           | 1   |        | mul_ln95_7     | mul       | dsp_slice                | 3       |
|    delta_4_fu_228_p2                        |     |        | delta_4        | sub       | fabric                   | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U83           | 1   |        | mul_ln95_8     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U84           | 1   |        | mul_ln95_9     | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U85           | 1   |        | mul_ln95_10    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U86           | 1   |        | mul_ln95_11    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U87           | 1   |        | mul_ln95_12    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U88           | 1   |        | mul_ln95_13    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U89           | 1   |        | mul_ln95_14    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U90           | 1   |        | mul_ln95_15    | mul       | dsp_slice                | 3       |
|    delta_5_fu_242_p2                        |     |        | delta_5        | sub       | fabric                   | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U91           | 1   |        | mul_ln95_16    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U92           | 1   |        | mul_ln95_17    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U93           | 1   |        | mul_ln95_18    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U94           | 1   |        | mul_ln95_19    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U95           | 1   |        | mul_ln95_20    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U96           | 1   |        | mul_ln95_21    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U97           | 1   |        | mul_ln95_22    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U98           | 1   |        | mul_ln95_23    | mul       | dsp_slice                | 3       |
|    delta_3_fu_256_p2                        |     |        | delta_3        | sub       | fabric                   | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U99           | 1   |        | mul_ln95_24    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U100          | 1   |        | mul_ln95_25    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U101          | 1   |        | mul_ln95_26    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U102          | 1   |        | mul_ln95_27    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U103          | 1   |        | mul_ln95_28    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U104          | 1   |        | mul_ln95_29    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U105          | 1   |        | mul_ln95_30    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U106          | 1   |        | mul_ln95_31    | mul       | dsp_slice                | 3       |
|    mac_muladd_8s_8s_2s_12_4_1_U76           | 1   |        | w_new_32       | add       | dsp_slice                | 3       |
|    select_ln97_1_fu_544_p3                  |     |        | select_ln97_1  | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U77           | 1   |        | w_new_33       | add       | dsp_slice                | 3       |
|    select_ln97_2_fu_559_p3                  |     |        | select_ln97_2  | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U78           | 1   |        | w_new_34       | add       | dsp_slice                | 3       |
|    select_ln97_3_fu_574_p3                  |     |        | select_ln97_3  | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U79           | 1   |        | w_new_35       | add       | dsp_slice                | 3       |
|    select_ln97_4_fu_589_p3                  |     |        | select_ln97_4  | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U80           | 1   |        | w_new_36       | add       | dsp_slice                | 3       |
|    select_ln97_5_fu_604_p3                  |     |        | select_ln97_5  | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U81           | 1   |        | w_new_37       | add       | dsp_slice                | 3       |
|    select_ln97_6_fu_619_p3                  |     |        | select_ln97_6  | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U82           | 1   |        | w_new_38       | add       | dsp_slice                | 3       |
|    select_ln97_7_fu_634_p3                  |     |        | select_ln97_7  | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U83           | 1   |        | w_new_39       | add       | dsp_slice                | 3       |
|    select_ln97_8_fu_649_p3                  |     |        | select_ln97_8  | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U84           | 1   |        | w_new_40       | add       | dsp_slice                | 3       |
|    select_ln97_9_fu_664_p3                  |     |        | select_ln97_9  | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U85           | 1   |        | w_new_41       | add       | dsp_slice                | 3       |
|    select_ln97_10_fu_679_p3                 |     |        | select_ln97_10 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U86           | 1   |        | w_new_42       | add       | dsp_slice                | 3       |
|    select_ln97_11_fu_694_p3                 |     |        | select_ln97_11 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U87           | 1   |        | w_new_43       | add       | dsp_slice                | 3       |
|    select_ln97_12_fu_709_p3                 |     |        | select_ln97_12 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U88           | 1   |        | w_new_44       | add       | dsp_slice                | 3       |
|    select_ln97_13_fu_724_p3                 |     |        | select_ln97_13 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U89           | 1   |        | w_new_45       | add       | dsp_slice                | 3       |
|    select_ln97_14_fu_739_p3                 |     |        | select_ln97_14 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U90           | 1   |        | w_new_46       | add       | dsp_slice                | 3       |
|    select_ln97_15_fu_754_p3                 |     |        | select_ln97_15 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U91           | 1   |        | w_new_47       | add       | dsp_slice                | 3       |
|    select_ln97_16_fu_769_p3                 |     |        | select_ln97_16 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U92           | 1   |        | w_new_48       | add       | dsp_slice                | 3       |
|    select_ln97_17_fu_784_p3                 |     |        | select_ln97_17 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U93           | 1   |        | w_new_49       | add       | dsp_slice                | 3       |
|    select_ln97_18_fu_799_p3                 |     |        | select_ln97_18 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U94           | 1   |        | w_new_50       | add       | dsp_slice                | 3       |
|    select_ln97_19_fu_814_p3                 |     |        | select_ln97_19 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U95           | 1   |        | w_new_51       | add       | dsp_slice                | 3       |
|    select_ln97_20_fu_829_p3                 |     |        | select_ln97_20 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U96           | 1   |        | w_new_52       | add       | dsp_slice                | 3       |
|    select_ln97_21_fu_844_p3                 |     |        | select_ln97_21 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U97           | 1   |        | w_new_53       | add       | dsp_slice                | 3       |
|    select_ln97_22_fu_859_p3                 |     |        | select_ln97_22 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U98           | 1   |        | w_new_54       | add       | dsp_slice                | 3       |
|    select_ln97_23_fu_874_p3                 |     |        | select_ln97_23 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U99           | 1   |        | w_new_55       | add       | dsp_slice                | 3       |
|    select_ln97_24_fu_889_p3                 |     |        | select_ln97_24 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U100          | 1   |        | w_new_56       | add       | dsp_slice                | 3       |
|    select_ln97_25_fu_904_p3                 |     |        | select_ln97_25 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U101          | 1   |        | w_new_57       | add       | dsp_slice                | 3       |
|    select_ln97_26_fu_919_p3                 |     |        | select_ln97_26 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U102          | 1   |        | w_new_58       | add       | dsp_slice                | 3       |
|    select_ln97_27_fu_934_p3                 |     |        | select_ln97_27 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U103          | 1   |        | w_new_59       | add       | dsp_slice                | 3       |
|    select_ln97_28_fu_949_p3                 |     |        | select_ln97_28 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U104          | 1   |        | w_new_60       | add       | dsp_slice                | 3       |
|    select_ln97_29_fu_964_p3                 |     |        | select_ln97_29 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U105          | 1   |        | w_new_61       | add       | dsp_slice                | 3       |
|    select_ln97_30_fu_979_p3                 |     |        | select_ln97_30 | select    | auto_sel                 | 0       |
|    mac_muladd_8s_8s_2s_12_4_1_U106          | 1   |        | w_new_62       | add       | dsp_slice                | 3       |
|    select_ln97_31_fu_994_p3                 |     |        | select_ln97_31 | select    | auto_sel                 | 0       |
|  + train_step_Pipeline_VITIS_LOOP_136_1     | 0   |        |                |           |                          |         |
|    icmp_ln136_fu_399_p2                     |     |        | icmp_ln136     | seteq     | auto                     | 0       |
|    add_ln136_fu_405_p2                      |     |        | add_ln136      | add       | fabric                   | 0       |
|    sparsemux_9_2_2_1_1_U156                 |     |        | tmp            | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_2_1_1_U157                 |     |        | tmp_1          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_2_1_1_U158                 |     |        | tmp_2          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_2_1_1_U159                 |     |        | tmp_3          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_2_1_1_U160                 |     |        | tmp_4          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_2_1_1_U161                 |     |        | tmp_5          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_2_1_1_U162                 |     |        | tmp_6          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_2_1_1_U163                 |     |        | tmp_7          | sparsemux | compactencoding_dontcare | 0       |
|  + train_step_Pipeline_VITIS_LOOP_141_4     | 0   |        |                |           |                          |         |
|    icmp_ln141_fu_60_p2                      |     |        | icmp_ln141     | seteq     | auto                     | 0       |
|    add_ln141_fu_66_p2                       |     |        | add_ln141      | add       | fabric                   | 0       |
+---------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name           | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                |           |           |      |      |        |          |      |         | Banks            |
+----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + train_step   |           |           | 0    | 0    |        |          |      |         |                  |
|   CTRL_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------+------------------------------------------------------+
| Type            | Options                                | Location                                             |
+-----------------+----------------------------------------+------------------------------------------------------+
| array_partition | variable=input complete dim=1          | ../src/forward_fw.cpp:47 in forwardhidden, input     |
| array_partition | variable=W1 complete dim=2             | ../src/forward_fw.cpp:48 in forwardhidden, W1        |
| pipeline        | II=1                                   | ../src/forward_fw.cpp:49 in forwardhidden            |
| array_partition | variable=hidden complete dim=1         | ../src/forward_fw.cpp:65 in forwardoutput, hidden    |
| array_partition | variable=W2 complete dim=2             | ../src/forward_fw.cpp:66 in forwardoutput, W2        |
| pipeline        | II=1                                   | ../src/forward_fw.cpp:67 in forwardoutput            |
| array_partition | variable=input complete dim=1          | ../src/forward_fw.cpp:88 in updatehidden, input      |
| array_partition | variable=W1 complete dim=2             | ../src/forward_fw.cpp:89 in updatehidden, W1         |
| pipeline        | II=1                                   | ../src/forward_fw.cpp:90 in updatehidden             |
| interface       | s_axilite port=img_pos bundle=CTRL     | ../src/forward_fw.cpp:113 in train_step, img_pos     |
| interface       | s_axilite port=img_neg bundle=CTRL     | ../src/forward_fw.cpp:114 in train_step, img_neg     |
| interface       | s_axilite port=last_sample bundle=CTRL | ../src/forward_fw.cpp:115 in train_step, last_sample |
| interface       | s_axilite port=sample_idx bundle=CTRL  | ../src/forward_fw.cpp:116 in train_step, sample_idx  |
| interface       | s_axilite port=return bundle=CTRL      | ../src/forward_fw.cpp:117 in train_step, return      |
| interface       | ap_vld port=leds_port                  | ../src/forward_fw.cpp:118 in train_step, leds_port   |
+-----------------+----------------------------------------+------------------------------------------------------+


