
 module basicgatesusingdataflow_tb( );
 reg a,b;
 wire andout,orout,xorout,nandout,norout,xnorout;
 basicgatesusingdataflow uut(a,b,andout,orout,xorout,nandout,norout,xnorout);
 initial 
     begin
        a=0;b=0;#100;
        a=0;b=1;#100;
        a=1;b=0;#100;
        a=1;b=1;#100;
     end
 endmodule
