
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/bzip2_183B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3166434 heartbeat IPC: 3.15813 cumulative IPC: 3.15813 (Simulation time: 0 hr 0 min 35 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3166436 (Simulation time: 0 hr 0 min 35 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 10316915 heartbeat IPC: 1.39851 cumulative IPC: 1.39851 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 17841680 heartbeat IPC: 1.32895 cumulative IPC: 1.36284 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 25221186 heartbeat IPC: 1.3551 cumulative IPC: 1.36025 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 33038196 heartbeat IPC: 1.27926 cumulative IPC: 1.33906 (Simulation time: 0 hr 2 min 42 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40697965 heartbeat IPC: 1.30552 cumulative IPC: 1.33221 (Simulation time: 0 hr 3 min 14 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 49372941 heartbeat IPC: 1.15274 cumulative IPC: 1.29852 (Simulation time: 0 hr 3 min 45 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 57395724 heartbeat IPC: 1.24645 cumulative IPC: 1.29082 (Simulation time: 0 hr 4 min 16 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 65818690 heartbeat IPC: 1.18723 cumulative IPC: 1.27689 (Simulation time: 0 hr 4 min 52 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 75077216 heartbeat IPC: 1.08009 cumulative IPC: 1.25155 (Simulation time: 0 hr 5 min 25 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 84335143 heartbeat IPC: 1.08016 cumulative IPC: 1.232 (Simulation time: 0 hr 5 min 58 sec) 
Finished CPU 0 instructions: 100000003 cycles: 81168708 cumulative IPC: 1.232 (Simulation time: 0 hr 5 min 58 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.232 instructions: 100000003 cycles: 81168708
cpu0_DTLB TOTAL     ACCESS:   21898690  HIT:   21442468  MISS:     456222
cpu0_DTLB LOAD      ACCESS:   17507387  HIT:   17192468  MISS:     314919
cpu0_DTLB RFO       ACCESS:    4391303  HIT:    4250000  MISS:     141303
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.24713 cycles
cpu0_ITLB TOTAL     ACCESS:   10073072  HIT:   10073072  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10073072  HIT:   10073072  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      41448  HIT:      41447  MISS:          1
cpu0_L1I LOAD      ACCESS:      41448  HIT:      41447  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 194 cycles
cpu0_STLB TOTAL     ACCESS:     456222  HIT:     455829  MISS:        393
cpu0_STLB LOAD      ACCESS:     314919  HIT:     314778  MISS:        141
cpu0_STLB RFO       ACCESS:     141303  HIT:     141051  MISS:        252
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 203.934 cycles
cpu0_L1D TOTAL     ACCESS:   20753224  HIT:   19343775  MISS:    1409449
cpu0_L1D LOAD      ACCESS:   14095521  HIT:   13040177  MISS:    1055344
cpu0_L1D RFO       ACCESS:    6657330  HIT:    6303420  MISS:     353910
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        373  HIT:        178  MISS:        195
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 80.5601 cycles
cpu0_L2C TOTAL     ACCESS:    1811658  HIT:    1198423  MISS:     613235
cpu0_L2C LOAD      ACCESS:    1055327  HIT:     692826  MISS:     362501
cpu0_L2C RFO       ACCESS:     353863  HIT:     103232  MISS:     250631
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     402273  HIT:     402201  MISS:         72
cpu0_L2C TRANSLATION ACCESS:        195  HIT:        164  MISS:         31
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 159.738 cycles
LLC TOTAL     ACCESS:     901939  HIT:     755173  MISS:     146766
LLC LOAD      ACCESS:     362498  HIT:     293560  MISS:      68938
LLC RFO       ACCESS:     250610  HIT:     184572  MISS:      66038
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     288800  HIT:     277011  MISS:      11789
LLC TRANSLATION ACCESS:         31  HIT:         30  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 579.685 cycles
Insertion Distribution: 
	LOAD 45893 0 33602 7287 
	RFO 41289 0 26088 11672 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 11882 
	 1 0 11 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       8933  ROW_BUFFER_MISS:     125339
 DBUS AVG_CONGESTED_CYCLE:    3.97272
 WQ ROW_BUFFER_HIT:       6912  ROW_BUFFER_MISS:      83974  FULL:          0


CPU 0 Branch Prediction Accuracy: 89.4501% MPKI: 18.6246 Average ROB Occupancy at Mispredict: 32.6015
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.6246
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

