    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Tx_1
Tx_1__0__MASK EQU 0x04
Tx_1__0__PC EQU CYREG_PRT12_PC2
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 2
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__MASK EQU 0x04
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 2
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART_BUART
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01

; XBEE_CTS
XBEE_CTS__0__MASK EQU 0x20
XBEE_CTS__0__PC EQU CYREG_PRT5_PC5
XBEE_CTS__0__PORT EQU 5
XBEE_CTS__0__SHIFT EQU 5
XBEE_CTS__AG EQU CYREG_PRT5_AG
XBEE_CTS__AMUX EQU CYREG_PRT5_AMUX
XBEE_CTS__BIE EQU CYREG_PRT5_BIE
XBEE_CTS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
XBEE_CTS__BYP EQU CYREG_PRT5_BYP
XBEE_CTS__CTL EQU CYREG_PRT5_CTL
XBEE_CTS__DM0 EQU CYREG_PRT5_DM0
XBEE_CTS__DM1 EQU CYREG_PRT5_DM1
XBEE_CTS__DM2 EQU CYREG_PRT5_DM2
XBEE_CTS__DR EQU CYREG_PRT5_DR
XBEE_CTS__INP_DIS EQU CYREG_PRT5_INP_DIS
XBEE_CTS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
XBEE_CTS__LCD_EN EQU CYREG_PRT5_LCD_EN
XBEE_CTS__MASK EQU 0x20
XBEE_CTS__PORT EQU 5
XBEE_CTS__PRT EQU CYREG_PRT5_PRT
XBEE_CTS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
XBEE_CTS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
XBEE_CTS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
XBEE_CTS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
XBEE_CTS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
XBEE_CTS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
XBEE_CTS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
XBEE_CTS__PS EQU CYREG_PRT5_PS
XBEE_CTS__SHIFT EQU 5
XBEE_CTS__SLW EQU CYREG_PRT5_SLW

; XBEE_RESET
XBEE_RESET__0__MASK EQU 0x20
XBEE_RESET__0__PC EQU CYREG_PRT3_PC5
XBEE_RESET__0__PORT EQU 3
XBEE_RESET__0__SHIFT EQU 5
XBEE_RESET__AG EQU CYREG_PRT3_AG
XBEE_RESET__AMUX EQU CYREG_PRT3_AMUX
XBEE_RESET__BIE EQU CYREG_PRT3_BIE
XBEE_RESET__BIT_MASK EQU CYREG_PRT3_BIT_MASK
XBEE_RESET__BYP EQU CYREG_PRT3_BYP
XBEE_RESET__CTL EQU CYREG_PRT3_CTL
XBEE_RESET__DM0 EQU CYREG_PRT3_DM0
XBEE_RESET__DM1 EQU CYREG_PRT3_DM1
XBEE_RESET__DM2 EQU CYREG_PRT3_DM2
XBEE_RESET__DR EQU CYREG_PRT3_DR
XBEE_RESET__INP_DIS EQU CYREG_PRT3_INP_DIS
XBEE_RESET__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
XBEE_RESET__LCD_EN EQU CYREG_PRT3_LCD_EN
XBEE_RESET__MASK EQU 0x20
XBEE_RESET__PORT EQU 3
XBEE_RESET__PRT EQU CYREG_PRT3_PRT
XBEE_RESET__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
XBEE_RESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
XBEE_RESET__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
XBEE_RESET__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
XBEE_RESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
XBEE_RESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
XBEE_RESET__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
XBEE_RESET__PS EQU CYREG_PRT3_PS
XBEE_RESET__SHIFT EQU 5
XBEE_RESET__SLW EQU CYREG_PRT3_SLW

; XBEE_RTS
XBEE_RTS__0__MASK EQU 0x80
XBEE_RTS__0__PC EQU CYREG_PRT5_PC7
XBEE_RTS__0__PORT EQU 5
XBEE_RTS__0__SHIFT EQU 7
XBEE_RTS__AG EQU CYREG_PRT5_AG
XBEE_RTS__AMUX EQU CYREG_PRT5_AMUX
XBEE_RTS__BIE EQU CYREG_PRT5_BIE
XBEE_RTS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
XBEE_RTS__BYP EQU CYREG_PRT5_BYP
XBEE_RTS__CTL EQU CYREG_PRT5_CTL
XBEE_RTS__DM0 EQU CYREG_PRT5_DM0
XBEE_RTS__DM1 EQU CYREG_PRT5_DM1
XBEE_RTS__DM2 EQU CYREG_PRT5_DM2
XBEE_RTS__DR EQU CYREG_PRT5_DR
XBEE_RTS__INP_DIS EQU CYREG_PRT5_INP_DIS
XBEE_RTS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
XBEE_RTS__LCD_EN EQU CYREG_PRT5_LCD_EN
XBEE_RTS__MASK EQU 0x80
XBEE_RTS__PORT EQU 5
XBEE_RTS__PRT EQU CYREG_PRT5_PRT
XBEE_RTS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
XBEE_RTS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
XBEE_RTS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
XBEE_RTS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
XBEE_RTS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
XBEE_RTS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
XBEE_RTS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
XBEE_RTS__PS EQU CYREG_PRT5_PS
XBEE_RTS__SHIFT EQU 7
XBEE_RTS__SLW EQU CYREG_PRT5_SLW

; XBEE_RX
XBEE_RX__0__MASK EQU 0x01
XBEE_RX__0__PC EQU CYREG_PRT3_PC0
XBEE_RX__0__PORT EQU 3
XBEE_RX__0__SHIFT EQU 0
XBEE_RX__AG EQU CYREG_PRT3_AG
XBEE_RX__AMUX EQU CYREG_PRT3_AMUX
XBEE_RX__BIE EQU CYREG_PRT3_BIE
XBEE_RX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
XBEE_RX__BYP EQU CYREG_PRT3_BYP
XBEE_RX__CTL EQU CYREG_PRT3_CTL
XBEE_RX__DM0 EQU CYREG_PRT3_DM0
XBEE_RX__DM1 EQU CYREG_PRT3_DM1
XBEE_RX__DM2 EQU CYREG_PRT3_DM2
XBEE_RX__DR EQU CYREG_PRT3_DR
XBEE_RX__INP_DIS EQU CYREG_PRT3_INP_DIS
XBEE_RX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
XBEE_RX__LCD_EN EQU CYREG_PRT3_LCD_EN
XBEE_RX__MASK EQU 0x01
XBEE_RX__PORT EQU 3
XBEE_RX__PRT EQU CYREG_PRT3_PRT
XBEE_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
XBEE_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
XBEE_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
XBEE_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
XBEE_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
XBEE_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
XBEE_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
XBEE_RX__PS EQU CYREG_PRT3_PS
XBEE_RX__SHIFT EQU 0
XBEE_RX__SLW EQU CYREG_PRT3_SLW

; XBEE_RX_INT
XBEE_RX_INT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
XBEE_RX_INT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
XBEE_RX_INT__INTC_MASK EQU 0x01
XBEE_RX_INT__INTC_NUMBER EQU 0
XBEE_RX_INT__INTC_PRIOR_NUM EQU 7
XBEE_RX_INT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
XBEE_RX_INT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
XBEE_RX_INT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; XBEE_SLEEP_RQ
XBEE_SLEEP_RQ__0__MASK EQU 0x10
XBEE_SLEEP_RQ__0__PC EQU CYREG_PRT5_PC4
XBEE_SLEEP_RQ__0__PORT EQU 5
XBEE_SLEEP_RQ__0__SHIFT EQU 4
XBEE_SLEEP_RQ__AG EQU CYREG_PRT5_AG
XBEE_SLEEP_RQ__AMUX EQU CYREG_PRT5_AMUX
XBEE_SLEEP_RQ__BIE EQU CYREG_PRT5_BIE
XBEE_SLEEP_RQ__BIT_MASK EQU CYREG_PRT5_BIT_MASK
XBEE_SLEEP_RQ__BYP EQU CYREG_PRT5_BYP
XBEE_SLEEP_RQ__CTL EQU CYREG_PRT5_CTL
XBEE_SLEEP_RQ__DM0 EQU CYREG_PRT5_DM0
XBEE_SLEEP_RQ__DM1 EQU CYREG_PRT5_DM1
XBEE_SLEEP_RQ__DM2 EQU CYREG_PRT5_DM2
XBEE_SLEEP_RQ__DR EQU CYREG_PRT5_DR
XBEE_SLEEP_RQ__INP_DIS EQU CYREG_PRT5_INP_DIS
XBEE_SLEEP_RQ__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
XBEE_SLEEP_RQ__LCD_EN EQU CYREG_PRT5_LCD_EN
XBEE_SLEEP_RQ__MASK EQU 0x10
XBEE_SLEEP_RQ__PORT EQU 5
XBEE_SLEEP_RQ__PRT EQU CYREG_PRT5_PRT
XBEE_SLEEP_RQ__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
XBEE_SLEEP_RQ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
XBEE_SLEEP_RQ__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
XBEE_SLEEP_RQ__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
XBEE_SLEEP_RQ__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
XBEE_SLEEP_RQ__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
XBEE_SLEEP_RQ__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
XBEE_SLEEP_RQ__PS EQU CYREG_PRT5_PS
XBEE_SLEEP_RQ__SHIFT EQU 4
XBEE_SLEEP_RQ__SLW EQU CYREG_PRT5_SLW

; XBEE_TX
XBEE_TX__0__MASK EQU 0x10
XBEE_TX__0__PC EQU CYREG_PRT3_PC4
XBEE_TX__0__PORT EQU 3
XBEE_TX__0__SHIFT EQU 4
XBEE_TX__AG EQU CYREG_PRT3_AG
XBEE_TX__AMUX EQU CYREG_PRT3_AMUX
XBEE_TX__BIE EQU CYREG_PRT3_BIE
XBEE_TX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
XBEE_TX__BYP EQU CYREG_PRT3_BYP
XBEE_TX__CTL EQU CYREG_PRT3_CTL
XBEE_TX__DM0 EQU CYREG_PRT3_DM0
XBEE_TX__DM1 EQU CYREG_PRT3_DM1
XBEE_TX__DM2 EQU CYREG_PRT3_DM2
XBEE_TX__DR EQU CYREG_PRT3_DR
XBEE_TX__INP_DIS EQU CYREG_PRT3_INP_DIS
XBEE_TX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
XBEE_TX__LCD_EN EQU CYREG_PRT3_LCD_EN
XBEE_TX__MASK EQU 0x10
XBEE_TX__PORT EQU 3
XBEE_TX__PRT EQU CYREG_PRT3_PRT
XBEE_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
XBEE_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
XBEE_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
XBEE_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
XBEE_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
XBEE_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
XBEE_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
XBEE_TX__PS EQU CYREG_PRT3_PS
XBEE_TX__SHIFT EQU 4
XBEE_TX__SLW EQU CYREG_PRT3_SLW

; XBEE_UART_BUART
XBEE_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
XBEE_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
XBEE_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
XBEE_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
XBEE_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
XBEE_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
XBEE_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
XBEE_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
XBEE_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
XBEE_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
XBEE_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
XBEE_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
XBEE_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
XBEE_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
XBEE_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
XBEE_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
XBEE_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
XBEE_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
XBEE_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
XBEE_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
XBEE_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
XBEE_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
XBEE_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
XBEE_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
XBEE_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
XBEE_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
XBEE_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
XBEE_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
XBEE_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
XBEE_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
XBEE_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
XBEE_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
XBEE_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
XBEE_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
XBEE_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
XBEE_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
XBEE_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
XBEE_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
XBEE_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
XBEE_UART_BUART_sRX_RxSts__3__POS EQU 3
XBEE_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
XBEE_UART_BUART_sRX_RxSts__4__POS EQU 4
XBEE_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
XBEE_UART_BUART_sRX_RxSts__5__POS EQU 5
XBEE_UART_BUART_sRX_RxSts__MASK EQU 0x38
XBEE_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
XBEE_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
XBEE_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB05_A0
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB05_A1
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB05_D0
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB05_D1
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB05_F0
XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB05_F1
XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
XBEE_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
XBEE_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
XBEE_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
XBEE_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
XBEE_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
XBEE_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
XBEE_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
XBEE_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
XBEE_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
XBEE_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
XBEE_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
XBEE_UART_BUART_sTX_TxSts__0__POS EQU 0
XBEE_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
XBEE_UART_BUART_sTX_TxSts__1__POS EQU 1
XBEE_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
XBEE_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
XBEE_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
XBEE_UART_BUART_sTX_TxSts__2__POS EQU 2
XBEE_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
XBEE_UART_BUART_sTX_TxSts__3__POS EQU 3
XBEE_UART_BUART_sTX_TxSts__MASK EQU 0x0F
XBEE_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
XBEE_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
XBEE_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB05_ST

; XBEE_UART_IntClock
XBEE_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
XBEE_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
XBEE_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
XBEE_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
XBEE_UART_IntClock__INDEX EQU 0x01
XBEE_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
XBEE_UART_IntClock__PM_ACT_MSK EQU 0x02
XBEE_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
XBEE_UART_IntClock__PM_STBY_MSK EQU 0x02

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
