
swamplaunch_chip.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be58  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  0800c128  0800c128  0001c128  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c55c  0800c55c  0001c55c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c564  0800c564  0001c564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c568  0800c568  0001c568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  24000000  0800c56c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000433c  240001dc  0800c748  000201dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24004518  0800c748  00024518  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0002020a  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001f11a  00000000  00000000  0002024d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00004076  00000000  00000000  0003f367  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000018d8  00000000  00000000  000433e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001333  00000000  00000000  00044cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003717a  00000000  00000000  00045feb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001fef5  00000000  00000000  0007d165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0015b72a  00000000  00000000  0009d05a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00007724  00000000  00000000  001f8784  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 000000ae  00000000  00000000  001ffea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001dc 	.word	0x240001dc
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800c110 	.word	0x0800c110

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001e0 	.word	0x240001e0
 800030c:	0800c110 	.word	0x0800c110

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b970 	b.w	80006b8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9e08      	ldr	r6, [sp, #32]
 80003f6:	460d      	mov	r5, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	460f      	mov	r7, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4694      	mov	ip, r2
 8000404:	d965      	bls.n	80004d2 <__udivmoddi4+0xe2>
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	b143      	cbz	r3, 800041e <__udivmoddi4+0x2e>
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	f1c3 0220 	rsb	r2, r3, #32
 8000414:	409f      	lsls	r7, r3
 8000416:	fa20 f202 	lsr.w	r2, r0, r2
 800041a:	4317      	orrs	r7, r2
 800041c:	409c      	lsls	r4, r3
 800041e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000422:	fa1f f58c 	uxth.w	r5, ip
 8000426:	fbb7 f1fe 	udiv	r1, r7, lr
 800042a:	0c22      	lsrs	r2, r4, #16
 800042c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000430:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000434:	fb01 f005 	mul.w	r0, r1, r5
 8000438:	4290      	cmp	r0, r2
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x62>
 800043c:	eb1c 0202 	adds.w	r2, ip, r2
 8000440:	f101 37ff 	add.w	r7, r1, #4294967295
 8000444:	f080 811c 	bcs.w	8000680 <__udivmoddi4+0x290>
 8000448:	4290      	cmp	r0, r2
 800044a:	f240 8119 	bls.w	8000680 <__udivmoddi4+0x290>
 800044e:	3902      	subs	r1, #2
 8000450:	4462      	add	r2, ip
 8000452:	1a12      	subs	r2, r2, r0
 8000454:	b2a4      	uxth	r4, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000462:	fb00 f505 	mul.w	r5, r0, r5
 8000466:	42a5      	cmp	r5, r4
 8000468:	d90a      	bls.n	8000480 <__udivmoddi4+0x90>
 800046a:	eb1c 0404 	adds.w	r4, ip, r4
 800046e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000472:	f080 8107 	bcs.w	8000684 <__udivmoddi4+0x294>
 8000476:	42a5      	cmp	r5, r4
 8000478:	f240 8104 	bls.w	8000684 <__udivmoddi4+0x294>
 800047c:	4464      	add	r4, ip
 800047e:	3802      	subs	r0, #2
 8000480:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000484:	1b64      	subs	r4, r4, r5
 8000486:	2100      	movs	r1, #0
 8000488:	b11e      	cbz	r6, 8000492 <__udivmoddi4+0xa2>
 800048a:	40dc      	lsrs	r4, r3
 800048c:	2300      	movs	r3, #0
 800048e:	e9c6 4300 	strd	r4, r3, [r6]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0xbc>
 800049a:	2e00      	cmp	r6, #0
 800049c:	f000 80ed 	beq.w	800067a <__udivmoddi4+0x28a>
 80004a0:	2100      	movs	r1, #0
 80004a2:	e9c6 0500 	strd	r0, r5, [r6]
 80004a6:	4608      	mov	r0, r1
 80004a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ac:	fab3 f183 	clz	r1, r3
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d149      	bne.n	8000548 <__udivmoddi4+0x158>
 80004b4:	42ab      	cmp	r3, r5
 80004b6:	d302      	bcc.n	80004be <__udivmoddi4+0xce>
 80004b8:	4282      	cmp	r2, r0
 80004ba:	f200 80f8 	bhi.w	80006ae <__udivmoddi4+0x2be>
 80004be:	1a84      	subs	r4, r0, r2
 80004c0:	eb65 0203 	sbc.w	r2, r5, r3
 80004c4:	2001      	movs	r0, #1
 80004c6:	4617      	mov	r7, r2
 80004c8:	2e00      	cmp	r6, #0
 80004ca:	d0e2      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	e9c6 4700 	strd	r4, r7, [r6]
 80004d0:	e7df      	b.n	8000492 <__udivmoddi4+0xa2>
 80004d2:	b902      	cbnz	r2, 80004d6 <__udivmoddi4+0xe6>
 80004d4:	deff      	udf	#255	; 0xff
 80004d6:	fab2 f382 	clz	r3, r2
 80004da:	2b00      	cmp	r3, #0
 80004dc:	f040 8090 	bne.w	8000600 <__udivmoddi4+0x210>
 80004e0:	1a8a      	subs	r2, r1, r2
 80004e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e6:	fa1f fe8c 	uxth.w	lr, ip
 80004ea:	2101      	movs	r1, #1
 80004ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80004f0:	fb07 2015 	mls	r0, r7, r5, r2
 80004f4:	0c22      	lsrs	r2, r4, #16
 80004f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004fa:	fb0e f005 	mul.w	r0, lr, r5
 80004fe:	4290      	cmp	r0, r2
 8000500:	d908      	bls.n	8000514 <__udivmoddi4+0x124>
 8000502:	eb1c 0202 	adds.w	r2, ip, r2
 8000506:	f105 38ff 	add.w	r8, r5, #4294967295
 800050a:	d202      	bcs.n	8000512 <__udivmoddi4+0x122>
 800050c:	4290      	cmp	r0, r2
 800050e:	f200 80cb 	bhi.w	80006a8 <__udivmoddi4+0x2b8>
 8000512:	4645      	mov	r5, r8
 8000514:	1a12      	subs	r2, r2, r0
 8000516:	b2a4      	uxth	r4, r4
 8000518:	fbb2 f0f7 	udiv	r0, r2, r7
 800051c:	fb07 2210 	mls	r2, r7, r0, r2
 8000520:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000524:	fb0e fe00 	mul.w	lr, lr, r0
 8000528:	45a6      	cmp	lr, r4
 800052a:	d908      	bls.n	800053e <__udivmoddi4+0x14e>
 800052c:	eb1c 0404 	adds.w	r4, ip, r4
 8000530:	f100 32ff 	add.w	r2, r0, #4294967295
 8000534:	d202      	bcs.n	800053c <__udivmoddi4+0x14c>
 8000536:	45a6      	cmp	lr, r4
 8000538:	f200 80bb 	bhi.w	80006b2 <__udivmoddi4+0x2c2>
 800053c:	4610      	mov	r0, r2
 800053e:	eba4 040e 	sub.w	r4, r4, lr
 8000542:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000546:	e79f      	b.n	8000488 <__udivmoddi4+0x98>
 8000548:	f1c1 0720 	rsb	r7, r1, #32
 800054c:	408b      	lsls	r3, r1
 800054e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000552:	ea4c 0c03 	orr.w	ip, ip, r3
 8000556:	fa05 f401 	lsl.w	r4, r5, r1
 800055a:	fa20 f307 	lsr.w	r3, r0, r7
 800055e:	40fd      	lsrs	r5, r7
 8000560:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000564:	4323      	orrs	r3, r4
 8000566:	fbb5 f8f9 	udiv	r8, r5, r9
 800056a:	fa1f fe8c 	uxth.w	lr, ip
 800056e:	fb09 5518 	mls	r5, r9, r8, r5
 8000572:	0c1c      	lsrs	r4, r3, #16
 8000574:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000578:	fb08 f50e 	mul.w	r5, r8, lr
 800057c:	42a5      	cmp	r5, r4
 800057e:	fa02 f201 	lsl.w	r2, r2, r1
 8000582:	fa00 f001 	lsl.w	r0, r0, r1
 8000586:	d90b      	bls.n	80005a0 <__udivmoddi4+0x1b0>
 8000588:	eb1c 0404 	adds.w	r4, ip, r4
 800058c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000590:	f080 8088 	bcs.w	80006a4 <__udivmoddi4+0x2b4>
 8000594:	42a5      	cmp	r5, r4
 8000596:	f240 8085 	bls.w	80006a4 <__udivmoddi4+0x2b4>
 800059a:	f1a8 0802 	sub.w	r8, r8, #2
 800059e:	4464      	add	r4, ip
 80005a0:	1b64      	subs	r4, r4, r5
 80005a2:	b29d      	uxth	r5, r3
 80005a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80005a8:	fb09 4413 	mls	r4, r9, r3, r4
 80005ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80005b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80005b4:	45a6      	cmp	lr, r4
 80005b6:	d908      	bls.n	80005ca <__udivmoddi4+0x1da>
 80005b8:	eb1c 0404 	adds.w	r4, ip, r4
 80005bc:	f103 35ff 	add.w	r5, r3, #4294967295
 80005c0:	d26c      	bcs.n	800069c <__udivmoddi4+0x2ac>
 80005c2:	45a6      	cmp	lr, r4
 80005c4:	d96a      	bls.n	800069c <__udivmoddi4+0x2ac>
 80005c6:	3b02      	subs	r3, #2
 80005c8:	4464      	add	r4, ip
 80005ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005ce:	fba3 9502 	umull	r9, r5, r3, r2
 80005d2:	eba4 040e 	sub.w	r4, r4, lr
 80005d6:	42ac      	cmp	r4, r5
 80005d8:	46c8      	mov	r8, r9
 80005da:	46ae      	mov	lr, r5
 80005dc:	d356      	bcc.n	800068c <__udivmoddi4+0x29c>
 80005de:	d053      	beq.n	8000688 <__udivmoddi4+0x298>
 80005e0:	b156      	cbz	r6, 80005f8 <__udivmoddi4+0x208>
 80005e2:	ebb0 0208 	subs.w	r2, r0, r8
 80005e6:	eb64 040e 	sbc.w	r4, r4, lr
 80005ea:	fa04 f707 	lsl.w	r7, r4, r7
 80005ee:	40ca      	lsrs	r2, r1
 80005f0:	40cc      	lsrs	r4, r1
 80005f2:	4317      	orrs	r7, r2
 80005f4:	e9c6 7400 	strd	r7, r4, [r6]
 80005f8:	4618      	mov	r0, r3
 80005fa:	2100      	movs	r1, #0
 80005fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000600:	f1c3 0120 	rsb	r1, r3, #32
 8000604:	fa02 fc03 	lsl.w	ip, r2, r3
 8000608:	fa20 f201 	lsr.w	r2, r0, r1
 800060c:	fa25 f101 	lsr.w	r1, r5, r1
 8000610:	409d      	lsls	r5, r3
 8000612:	432a      	orrs	r2, r5
 8000614:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000618:	fa1f fe8c 	uxth.w	lr, ip
 800061c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000620:	fb07 1510 	mls	r5, r7, r0, r1
 8000624:	0c11      	lsrs	r1, r2, #16
 8000626:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800062a:	fb00 f50e 	mul.w	r5, r0, lr
 800062e:	428d      	cmp	r5, r1
 8000630:	fa04 f403 	lsl.w	r4, r4, r3
 8000634:	d908      	bls.n	8000648 <__udivmoddi4+0x258>
 8000636:	eb1c 0101 	adds.w	r1, ip, r1
 800063a:	f100 38ff 	add.w	r8, r0, #4294967295
 800063e:	d22f      	bcs.n	80006a0 <__udivmoddi4+0x2b0>
 8000640:	428d      	cmp	r5, r1
 8000642:	d92d      	bls.n	80006a0 <__udivmoddi4+0x2b0>
 8000644:	3802      	subs	r0, #2
 8000646:	4461      	add	r1, ip
 8000648:	1b49      	subs	r1, r1, r5
 800064a:	b292      	uxth	r2, r2
 800064c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000650:	fb07 1115 	mls	r1, r7, r5, r1
 8000654:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000658:	fb05 f10e 	mul.w	r1, r5, lr
 800065c:	4291      	cmp	r1, r2
 800065e:	d908      	bls.n	8000672 <__udivmoddi4+0x282>
 8000660:	eb1c 0202 	adds.w	r2, ip, r2
 8000664:	f105 38ff 	add.w	r8, r5, #4294967295
 8000668:	d216      	bcs.n	8000698 <__udivmoddi4+0x2a8>
 800066a:	4291      	cmp	r1, r2
 800066c:	d914      	bls.n	8000698 <__udivmoddi4+0x2a8>
 800066e:	3d02      	subs	r5, #2
 8000670:	4462      	add	r2, ip
 8000672:	1a52      	subs	r2, r2, r1
 8000674:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000678:	e738      	b.n	80004ec <__udivmoddi4+0xfc>
 800067a:	4631      	mov	r1, r6
 800067c:	4630      	mov	r0, r6
 800067e:	e708      	b.n	8000492 <__udivmoddi4+0xa2>
 8000680:	4639      	mov	r1, r7
 8000682:	e6e6      	b.n	8000452 <__udivmoddi4+0x62>
 8000684:	4610      	mov	r0, r2
 8000686:	e6fb      	b.n	8000480 <__udivmoddi4+0x90>
 8000688:	4548      	cmp	r0, r9
 800068a:	d2a9      	bcs.n	80005e0 <__udivmoddi4+0x1f0>
 800068c:	ebb9 0802 	subs.w	r8, r9, r2
 8000690:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000694:	3b01      	subs	r3, #1
 8000696:	e7a3      	b.n	80005e0 <__udivmoddi4+0x1f0>
 8000698:	4645      	mov	r5, r8
 800069a:	e7ea      	b.n	8000672 <__udivmoddi4+0x282>
 800069c:	462b      	mov	r3, r5
 800069e:	e794      	b.n	80005ca <__udivmoddi4+0x1da>
 80006a0:	4640      	mov	r0, r8
 80006a2:	e7d1      	b.n	8000648 <__udivmoddi4+0x258>
 80006a4:	46d0      	mov	r8, sl
 80006a6:	e77b      	b.n	80005a0 <__udivmoddi4+0x1b0>
 80006a8:	3d02      	subs	r5, #2
 80006aa:	4462      	add	r2, ip
 80006ac:	e732      	b.n	8000514 <__udivmoddi4+0x124>
 80006ae:	4608      	mov	r0, r1
 80006b0:	e70a      	b.n	80004c8 <__udivmoddi4+0xd8>
 80006b2:	4464      	add	r4, ip
 80006b4:	3802      	subs	r0, #2
 80006b6:	e742      	b.n	800053e <__udivmoddi4+0x14e>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	4a07      	ldr	r2, [pc, #28]	; (80006e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80006cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	4a06      	ldr	r2, [pc, #24]	; (80006ec <vApplicationGetIdleTaskMemory+0x30>)
 80006d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2280      	movs	r2, #128	; 0x80
 80006d8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80006da:	bf00      	nop
 80006dc:	3714      	adds	r7, #20
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	24000200 	.word	0x24000200
 80006ec:	240002a0 	.word	0x240002a0

080006f0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006f0:	b5b0      	push	{r4, r5, r7, lr}
 80006f2:	b08e      	sub	sp, #56	; 0x38
 80006f4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80006f6:	4b14      	ldr	r3, [pc, #80]	; (8000748 <MX_FREERTOS_Init+0x58>)
 80006f8:	f107 041c 	add.w	r4, r7, #28
 80006fc:	461d      	mov	r5, r3
 80006fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000700:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000702:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000706:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800070a:	f107 031c 	add.w	r3, r7, #28
 800070e:	2100      	movs	r1, #0
 8000710:	4618      	mov	r0, r3
 8000712:	f007 fc5c 	bl	8007fce <osThreadCreate>
 8000716:	4603      	mov	r3, r0
 8000718:	4a0c      	ldr	r2, [pc, #48]	; (800074c <MX_FREERTOS_Init+0x5c>)
 800071a:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, Task2_init, osPriorityNormal, 0, 128);
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <MX_FREERTOS_Init+0x60>)
 800071e:	463c      	mov	r4, r7
 8000720:	461d      	mov	r5, r3
 8000722:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000724:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000726:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800072a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 800072e:	463b      	mov	r3, r7
 8000730:	2100      	movs	r1, #0
 8000732:	4618      	mov	r0, r3
 8000734:	f007 fc4b 	bl	8007fce <osThreadCreate>
 8000738:	4603      	mov	r3, r0
 800073a:	4a06      	ldr	r2, [pc, #24]	; (8000754 <MX_FREERTOS_Init+0x64>)
 800073c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800073e:	bf00      	nop
 8000740:	3738      	adds	r7, #56	; 0x38
 8000742:	46bd      	mov	sp, r7
 8000744:	bdb0      	pop	{r4, r5, r7, pc}
 8000746:	bf00      	nop
 8000748:	0800c134 	.word	0x0800c134
 800074c:	240001f8 	.word	0x240001f8
 8000750:	0800c15c 	.word	0x0800c15c
 8000754:	240001fc 	.word	0x240001fc

08000758 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000760:	2001      	movs	r0, #1
 8000762:	f007 fc80 	bl	8008066 <osDelay>
 8000766:	e7fb      	b.n	8000760 <StartDefaultTask+0x8>

08000768 <Task2_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task2_init */
void Task2_init(void const * argument)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b0a4      	sub	sp, #144	; 0x90
 800076c:	af02      	add	r7, sp, #8
 800076e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task2_init */
	icm20948_init();
 8000770:	f000 f8a8 	bl	80008c4 <icm20948_init>
	char tx_buffer[100];

  /* Infinite loop */
  for(;;)
  {
	  icm20948_accel_read(&my_accel);
 8000774:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000778:	4618      	mov	r0, r3
 800077a:	f000 f917 	bl	80009ac <icm20948_accel_read>

	  x_val = my_accel.x;
 800077e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8000782:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000786:	ee17 3a90 	vmov	r3, s15
 800078a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	  y_val = my_accel.y;
 800078e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8000792:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000796:	ee17 3a90 	vmov	r3, s15
 800079a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	  z_val = my_accel.z;
 800079e:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80007a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80007a6:	ee17 3a90 	vmov	r3, s15
 80007aa:	67fb      	str	r3, [r7, #124]	; 0x7c

	  sprintf(tx_buffer, "x: %d\ty: %d\tz: %d\n", x_val, y_val, z_val);
 80007ac:	f107 000c 	add.w	r0, r7, #12
 80007b0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80007b2:	9300      	str	r3, [sp, #0]
 80007b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80007b8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80007bc:	490a      	ldr	r1, [pc, #40]	; (80007e8 <Task2_init+0x80>)
 80007be:	f009 fb7b 	bl	8009eb8 <siprintf>
	  HAL_UART_Transmit(&huart5, (uint8_t *)tx_buffer, strlen(tx_buffer), 1000);
 80007c2:	f107 030c 	add.w	r3, r7, #12
 80007c6:	4618      	mov	r0, r3
 80007c8:	f7ff fdf2 	bl	80003b0 <strlen>
 80007cc:	4603      	mov	r3, r0
 80007ce:	b29a      	uxth	r2, r3
 80007d0:	f107 010c 	add.w	r1, r7, #12
 80007d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007d8:	4804      	ldr	r0, [pc, #16]	; (80007ec <Task2_init+0x84>)
 80007da:	f006 f9c1 	bl	8006b60 <HAL_UART_Transmit>
	  osDelay(10);
 80007de:	200a      	movs	r0, #10
 80007e0:	f007 fc41 	bl	8008066 <osDelay>
	  icm20948_accel_read(&my_accel);
 80007e4:	e7c6      	b.n	8000774 <Task2_init+0xc>
 80007e6:	bf00      	nop
 80007e8:	0800c178 	.word	0x0800c178
 80007ec:	240005e0 	.word	0x240005e0

080007f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b088      	sub	sp, #32
 80007f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f6:	f107 030c 	add.w	r3, r7, #12
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
 8000802:	60da      	str	r2, [r3, #12]
 8000804:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000806:	4b2d      	ldr	r3, [pc, #180]	; (80008bc <MX_GPIO_Init+0xcc>)
 8000808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800080c:	4a2b      	ldr	r2, [pc, #172]	; (80008bc <MX_GPIO_Init+0xcc>)
 800080e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000812:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000816:	4b29      	ldr	r3, [pc, #164]	; (80008bc <MX_GPIO_Init+0xcc>)
 8000818:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800081c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000820:	60bb      	str	r3, [r7, #8]
 8000822:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000824:	4b25      	ldr	r3, [pc, #148]	; (80008bc <MX_GPIO_Init+0xcc>)
 8000826:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800082a:	4a24      	ldr	r2, [pc, #144]	; (80008bc <MX_GPIO_Init+0xcc>)
 800082c:	f043 0302 	orr.w	r3, r3, #2
 8000830:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000834:	4b21      	ldr	r3, [pc, #132]	; (80008bc <MX_GPIO_Init+0xcc>)
 8000836:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800083a:	f003 0302 	and.w	r3, r3, #2
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	4b1e      	ldr	r3, [pc, #120]	; (80008bc <MX_GPIO_Init+0xcc>)
 8000844:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000848:	4a1c      	ldr	r2, [pc, #112]	; (80008bc <MX_GPIO_Init+0xcc>)
 800084a:	f043 0301 	orr.w	r3, r3, #1
 800084e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000852:	4b1a      	ldr	r3, [pc, #104]	; (80008bc <MX_GPIO_Init+0xcc>)
 8000854:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000858:	f003 0301 	and.w	r3, r3, #1
 800085c:	603b      	str	r3, [r7, #0]
 800085e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Servo_motor_GPIO_Port, Servo_motor_Pin, GPIO_PIN_RESET);
 8000860:	2200      	movs	r2, #0
 8000862:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000866:	4816      	ldr	r0, [pc, #88]	; (80008c0 <MX_GPIO_Init+0xd0>)
 8000868:	f001 fdda 	bl	8002420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800086c:	2201      	movs	r2, #1
 800086e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000872:	4813      	ldr	r0, [pc, #76]	; (80008c0 <MX_GPIO_Init+0xd0>)
 8000874:	f001 fdd4 	bl	8002420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Servo_motor_Pin;
 8000878:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800087c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087e:	2301      	movs	r3, #1
 8000880:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	2300      	movs	r3, #0
 8000884:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000886:	2300      	movs	r3, #0
 8000888:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Servo_motor_GPIO_Port, &GPIO_InitStruct);
 800088a:	f107 030c 	add.w	r3, r7, #12
 800088e:	4619      	mov	r1, r3
 8000890:	480b      	ldr	r0, [pc, #44]	; (80008c0 <MX_GPIO_Init+0xd0>)
 8000892:	f001 fc1d 	bl	80020d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000896:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800089a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089c:	2301      	movs	r3, #1
 800089e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008a4:	2302      	movs	r3, #2
 80008a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008a8:	f107 030c 	add.w	r3, r7, #12
 80008ac:	4619      	mov	r1, r3
 80008ae:	4804      	ldr	r0, [pc, #16]	; (80008c0 <MX_GPIO_Init+0xd0>)
 80008b0:	f001 fc0e 	bl	80020d0 <HAL_GPIO_Init>

}
 80008b4:	bf00      	nop
 80008b6:	3720      	adds	r7, #32
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	58024400 	.word	0x58024400
 80008c0:	58020400 	.word	0x58020400

080008c4 <icm20948_init>:
static uint8_t* read_multiple_ak09916_reg(uint8_t reg, uint8_t len);


/* Main Functions */
void icm20948_init()
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
	while(!icm20948_who_am_i());
 80008c8:	bf00      	nop
 80008ca:	f000 f8b9 	bl	8000a40 <icm20948_who_am_i>
 80008ce:	4603      	mov	r3, r0
 80008d0:	f083 0301 	eor.w	r3, r3, #1
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d1f7      	bne.n	80008ca <icm20948_init+0x6>

	icm20948_device_reset();
 80008da:	f000 f8c4 	bl	8000a66 <icm20948_device_reset>
	HAL_Delay(100);
 80008de:	2064      	movs	r0, #100	; 0x64
 80008e0:	f001 faee 	bl	8001ec0 <HAL_Delay>

	icm20948_wakeup();
 80008e4:	f000 f8cb 	bl	8000a7e <icm20948_wakeup>

	icm20948_clock_source(1);
 80008e8:	2001      	movs	r0, #1
 80008ea:	f000 f8f9 	bl	8000ae0 <icm20948_clock_source>
	icm20948_odr_align_enable();
 80008ee:	f000 f910 	bl	8000b12 <icm20948_odr_align_enable>
	
	icm20948_spi_slave_enable();
 80008f2:	f000 f8de 	bl	8000ab2 <icm20948_spi_slave_enable>
	
	icm20948_gyro_low_pass_filter(0);
 80008f6:	2000      	movs	r0, #0
 80008f8:	f000 f914 	bl	8000b24 <icm20948_gyro_low_pass_filter>
	icm20948_accel_low_pass_filter(0);
 80008fc:	2000      	movs	r0, #0
 80008fe:	f000 f92e 	bl	8000b5e <icm20948_accel_low_pass_filter>

	icm20948_gyro_sample_rate_divider(0);
 8000902:	2000      	movs	r0, #0
 8000904:	f000 f948 	bl	8000b98 <icm20948_gyro_sample_rate_divider>
	icm20948_accel_sample_rate_divider(0);
 8000908:	2000      	movs	r0, #0
 800090a:	f000 f954 	bl	8000bb6 <icm20948_accel_sample_rate_divider>

	icm20948_gyro_calibration();
 800090e:	f000 f971 	bl	8000bf4 <icm20948_gyro_calibration>
	icm20948_accel_calibration();
 8000912:	f000 fa0b 	bl	8000d2c <icm20948_accel_calibration>

	icm20948_gyro_full_scale_select(_2000dps);
 8000916:	2003      	movs	r0, #3
 8000918:	f000 fb16 	bl	8000f48 <icm20948_gyro_full_scale_select>
	icm20948_accel_full_scale_select(_16g);
 800091c:	2003      	movs	r0, #3
 800091e:	f000 fb5d 	bl	8000fdc <icm20948_accel_full_scale_select>
}
 8000922:	bf00      	nop
 8000924:	bd80      	pop	{r7, pc}

08000926 <icm20948_gyro_read>:
	ak09916_soft_reset();
	ak09916_operation_mode_setting(continuous_measurement_100hz);
}

void icm20948_gyro_read(axises* data)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	b084      	sub	sp, #16
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_GYRO_XOUT_H, 6);
 800092e:	2206      	movs	r2, #6
 8000930:	2133      	movs	r1, #51	; 0x33
 8000932:	2000      	movs	r0, #0
 8000934:	f000 fc1e 	bl	8001174 <read_multiple_icm20948_reg>
 8000938:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	021b      	lsls	r3, r3, #8
 8000940:	b21a      	sxth	r2, r3
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	3301      	adds	r3, #1
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	b21b      	sxth	r3, r3
 800094a:	4313      	orrs	r3, r2
 800094c:	b21b      	sxth	r3, r3
 800094e:	ee07 3a90 	vmov	s15, r3
 8000952:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	edc3 7a00 	vstr	s15, [r3]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	3302      	adds	r3, #2
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	021b      	lsls	r3, r3, #8
 8000964:	b21a      	sxth	r2, r3
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	3303      	adds	r3, #3
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	b21b      	sxth	r3, r3
 800096e:	4313      	orrs	r3, r2
 8000970:	b21b      	sxth	r3, r3
 8000972:	ee07 3a90 	vmov	s15, r3
 8000976:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	3304      	adds	r3, #4
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	021b      	lsls	r3, r3, #8
 8000988:	b21a      	sxth	r2, r3
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	3305      	adds	r3, #5
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	b21b      	sxth	r3, r3
 8000992:	4313      	orrs	r3, r2
 8000994:	b21b      	sxth	r3, r3
 8000996:	ee07 3a90 	vmov	s15, r3
 800099a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80009a4:	bf00      	nop
 80009a6:	3710      	adds	r7, #16
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}

080009ac <icm20948_accel_read>:

void icm20948_accel_read(axises* data)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 80009b4:	2206      	movs	r2, #6
 80009b6:	212d      	movs	r1, #45	; 0x2d
 80009b8:	2000      	movs	r0, #0
 80009ba:	f000 fbdb 	bl	8001174 <read_multiple_icm20948_reg>
 80009be:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	021b      	lsls	r3, r3, #8
 80009c6:	b21a      	sxth	r2, r3
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	3301      	adds	r3, #1
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	b21b      	sxth	r3, r3
 80009d0:	4313      	orrs	r3, r2
 80009d2:	b21b      	sxth	r3, r3
 80009d4:	ee07 3a90 	vmov	s15, r3
 80009d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	edc3 7a00 	vstr	s15, [r3]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	3302      	adds	r3, #2
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	021b      	lsls	r3, r3, #8
 80009ea:	b21a      	sxth	r2, r3
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	3303      	adds	r3, #3
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	b21b      	sxth	r3, r3
 80009f4:	4313      	orrs	r3, r2
 80009f6:	b21b      	sxth	r3, r3
 80009f8:	ee07 3a90 	vmov	s15, r3
 80009fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]) + accel_scale_factor; 
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	3304      	adds	r3, #4
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	021b      	lsls	r3, r3, #8
 8000a0e:	b21a      	sxth	r2, r3
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	3305      	adds	r3, #5
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	b21b      	sxth	r3, r3
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	b21b      	sxth	r3, r3
 8000a1c:	ee07 3a90 	vmov	s15, r3
 8000a20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a24:	4b05      	ldr	r3, [pc, #20]	; (8000a3c <icm20948_accel_read+0x90>)
 8000a26:	edd3 7a00 	vldr	s15, [r3]
 8000a2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	edc3 7a02 	vstr	s15, [r3, #8]
	// Add scale factor because calibraiton function offset gravity acceleration.
}
 8000a34:	bf00      	nop
 8000a36:	3710      	adds	r7, #16
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	240004a4 	.word	0x240004a4

08000a40 <icm20948_who_am_i>:
}	


/* Sub Functions */
bool icm20948_who_am_i()
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
	uint8_t icm20948_id = read_single_icm20948_reg(ub_0, B0_WHO_AM_I);
 8000a46:	2100      	movs	r1, #0
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f000 fb3f 	bl	80010cc <read_single_icm20948_reg>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	71fb      	strb	r3, [r7, #7]

	if(icm20948_id == ICM20948_ID)
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	2bea      	cmp	r3, #234	; 0xea
 8000a56:	d101      	bne.n	8000a5c <icm20948_who_am_i+0x1c>
		return true;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	e000      	b.n	8000a5e <icm20948_who_am_i+0x1e>
	else
		return false;
 8000a5c:	2300      	movs	r3, #0
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}

08000a66 <icm20948_device_reset>:
	else
		return false;
}

void icm20948_device_reset()
{
 8000a66:	b580      	push	{r7, lr}
 8000a68:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, 0x80 | 0x41);
 8000a6a:	22c1      	movs	r2, #193	; 0xc1
 8000a6c:	2106      	movs	r1, #6
 8000a6e:	2000      	movs	r0, #0
 8000a70:	f000 fb5c 	bl	800112c <write_single_icm20948_reg>
	HAL_Delay(100);
 8000a74:	2064      	movs	r0, #100	; 0x64
 8000a76:	f001 fa23 	bl	8001ec0 <HAL_Delay>
}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <icm20948_wakeup>:
	write_single_ak09916_reg(MAG_CNTL3, 0x01);
	HAL_Delay(100);
}

void icm20948_wakeup()
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	b082      	sub	sp, #8
 8000a82:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8000a84:	2106      	movs	r1, #6
 8000a86:	2000      	movs	r0, #0
 8000a88:	f000 fb20 	bl	80010cc <read_single_icm20948_reg>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	71fb      	strb	r3, [r7, #7]
	new_val &= 0xBF;
 8000a90:	79fb      	ldrb	r3, [r7, #7]
 8000a92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000a96:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	2106      	movs	r1, #6
 8000a9e:	2000      	movs	r0, #0
 8000aa0:	f000 fb44 	bl	800112c <write_single_icm20948_reg>
	HAL_Delay(100);
 8000aa4:	2064      	movs	r0, #100	; 0x64
 8000aa6:	f001 fa0b 	bl	8001ec0 <HAL_Delay>
}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}

08000ab2 <icm20948_spi_slave_enable>:
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
	HAL_Delay(100);
}

void icm20948_spi_slave_enable()
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	b082      	sub	sp, #8
 8000ab6:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8000ab8:	2103      	movs	r1, #3
 8000aba:	2000      	movs	r0, #0
 8000abc:	f000 fb06 	bl	80010cc <read_single_icm20948_reg>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x10;
 8000ac4:	79fb      	ldrb	r3, [r7, #7]
 8000ac6:	f043 0310 	orr.w	r3, r3, #16
 8000aca:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	461a      	mov	r2, r3
 8000ad0:	2103      	movs	r1, #3
 8000ad2:	2000      	movs	r0, #0
 8000ad4:	f000 fb2a 	bl	800112c <write_single_icm20948_reg>
}
 8000ad8:	bf00      	nop
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}

08000ae0 <icm20948_clock_source>:

	write_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL, new_val);	
}

void icm20948_clock_source(uint8_t source)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b084      	sub	sp, #16
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8000aea:	2106      	movs	r1, #6
 8000aec:	2000      	movs	r0, #0
 8000aee:	f000 faed 	bl	80010cc <read_single_icm20948_reg>
 8000af2:	4603      	mov	r3, r0
 8000af4:	73fb      	strb	r3, [r7, #15]
	new_val |= source;
 8000af6:	7bfa      	ldrb	r2, [r7, #15]
 8000af8:	79fb      	ldrb	r3, [r7, #7]
 8000afa:	4313      	orrs	r3, r2
 8000afc:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8000afe:	7bfb      	ldrb	r3, [r7, #15]
 8000b00:	461a      	mov	r2, r3
 8000b02:	2106      	movs	r1, #6
 8000b04:	2000      	movs	r0, #0
 8000b06:	f000 fb11 	bl	800112c <write_single_icm20948_reg>
}
 8000b0a:	bf00      	nop
 8000b0c:	3710      	adds	r7, #16
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <icm20948_odr_align_enable>:

void icm20948_odr_align_enable()
{
 8000b12:	b580      	push	{r7, lr}
 8000b14:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_2, B2_ODR_ALIGN_EN, 0x01);
 8000b16:	2201      	movs	r2, #1
 8000b18:	2109      	movs	r1, #9
 8000b1a:	2020      	movs	r0, #32
 8000b1c:	f000 fb06 	bl	800112c <write_single_icm20948_reg>
}
 8000b20:	bf00      	nop
 8000b22:	bd80      	pop	{r7, pc}

08000b24 <icm20948_gyro_low_pass_filter>:

void icm20948_gyro_low_pass_filter(uint8_t config)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8000b2e:	2101      	movs	r1, #1
 8000b30:	2020      	movs	r0, #32
 8000b32:	f000 facb 	bl	80010cc <read_single_icm20948_reg>
 8000b36:	4603      	mov	r3, r0
 8000b38:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	00db      	lsls	r3, r3, #3
 8000b3e:	b25a      	sxtb	r2, r3
 8000b40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	b25b      	sxtb	r3, r3
 8000b48:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8000b4a:	7bfb      	ldrb	r3, [r7, #15]
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	2101      	movs	r1, #1
 8000b50:	2020      	movs	r0, #32
 8000b52:	f000 faeb 	bl	800112c <write_single_icm20948_reg>
}
 8000b56:	bf00      	nop
 8000b58:	3710      	adds	r7, #16
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <icm20948_accel_low_pass_filter>:

void icm20948_accel_low_pass_filter(uint8_t config)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b084      	sub	sp, #16
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	4603      	mov	r3, r0
 8000b66:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 8000b68:	2114      	movs	r1, #20
 8000b6a:	2020      	movs	r0, #32
 8000b6c:	f000 faae 	bl	80010cc <read_single_icm20948_reg>
 8000b70:	4603      	mov	r3, r0
 8000b72:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	00db      	lsls	r3, r3, #3
 8000b78:	b25a      	sxtb	r2, r3
 8000b7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	b25b      	sxtb	r3, r3
 8000b82:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8000b84:	7bfb      	ldrb	r3, [r7, #15]
 8000b86:	461a      	mov	r2, r3
 8000b88:	2101      	movs	r1, #1
 8000b8a:	2020      	movs	r0, #32
 8000b8c:	f000 face 	bl	800112c <write_single_icm20948_reg>
}
 8000b90:	bf00      	nop
 8000b92:	3710      	adds	r7, #16
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <icm20948_gyro_sample_rate_divider>:

void icm20948_gyro_sample_rate_divider(uint8_t divider)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	71fb      	strb	r3, [r7, #7]
	write_single_icm20948_reg(ub_2, B2_GYRO_SMPLRT_DIV, divider);
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	2020      	movs	r0, #32
 8000baa:	f000 fabf 	bl	800112c <write_single_icm20948_reg>
}
 8000bae:	bf00      	nop
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <icm20948_accel_sample_rate_divider>:

void icm20948_accel_sample_rate_divider(uint16_t divider)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b084      	sub	sp, #16
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	80fb      	strh	r3, [r7, #6]
	uint8_t divider_1 = (uint8_t)(divider >> 8);
 8000bc0:	88fb      	ldrh	r3, [r7, #6]
 8000bc2:	0a1b      	lsrs	r3, r3, #8
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	73fb      	strb	r3, [r7, #15]
	uint8_t divider_2 = (uint8_t)(0x0F & divider);
 8000bc8:	88fb      	ldrh	r3, [r7, #6]
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	f003 030f 	and.w	r3, r3, #15
 8000bd0:	73bb      	strb	r3, [r7, #14]

	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_1, divider_1);
 8000bd2:	7bfb      	ldrb	r3, [r7, #15]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	2110      	movs	r1, #16
 8000bd8:	2020      	movs	r0, #32
 8000bda:	f000 faa7 	bl	800112c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_2, divider_2);
 8000bde:	7bbb      	ldrb	r3, [r7, #14]
 8000be0:	461a      	mov	r2, r3
 8000be2:	2111      	movs	r1, #17
 8000be4:	2020      	movs	r0, #32
 8000be6:	f000 faa1 	bl	800112c <write_single_icm20948_reg>
}
 8000bea:	bf00      	nop
 8000bec:	3710      	adds	r7, #16
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
	...

08000bf4 <icm20948_gyro_calibration>:
	write_single_ak09916_reg(MAG_CNTL2, mode);
	HAL_Delay(100);
}

void icm20948_gyro_calibration()
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b08a      	sub	sp, #40	; 0x28
 8000bf8:	af00      	add	r7, sp, #0
	axises temp;
	int32_t gyro_bias[3] = {0};
 8000bfa:	f107 030c 	add.w	r3, r7, #12
 8000bfe:	2200      	movs	r2, #0
 8000c00:	601a      	str	r2, [r3, #0]
 8000c02:	605a      	str	r2, [r3, #4]
 8000c04:	609a      	str	r2, [r3, #8]
	uint8_t gyro_offset[6] = {0};
 8000c06:	2300      	movs	r3, #0
 8000c08:	607b      	str	r3, [r7, #4]
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	813b      	strh	r3, [r7, #8]

	for(int i = 0; i < 100; i++)
 8000c0e:	2300      	movs	r3, #0
 8000c10:	627b      	str	r3, [r7, #36]	; 0x24
 8000c12:	e031      	b.n	8000c78 <icm20948_gyro_calibration+0x84>
	{
		icm20948_gyro_read(&temp);
 8000c14:	f107 0318 	add.w	r3, r7, #24
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f7ff fe84 	bl	8000926 <icm20948_gyro_read>
		gyro_bias[0] += temp.x;
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	ee07 3a90 	vmov	s15, r3
 8000c24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c28:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c34:	ee17 3a90 	vmov	r3, s15
 8000c38:	60fb      	str	r3, [r7, #12]
		gyro_bias[1] += temp.y;
 8000c3a:	693b      	ldr	r3, [r7, #16]
 8000c3c:	ee07 3a90 	vmov	s15, r3
 8000c40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c44:	edd7 7a07 	vldr	s15, [r7, #28]
 8000c48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c50:	ee17 3a90 	vmov	r3, s15
 8000c54:	613b      	str	r3, [r7, #16]
		gyro_bias[2] += temp.z;
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	ee07 3a90 	vmov	s15, r3
 8000c5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c60:	edd7 7a08 	vldr	s15, [r7, #32]
 8000c64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c6c:	ee17 3a90 	vmov	r3, s15
 8000c70:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < 100; i++)
 8000c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c74:	3301      	adds	r3, #1
 8000c76:	627b      	str	r3, [r7, #36]	; 0x24
 8000c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c7a:	2b63      	cmp	r3, #99	; 0x63
 8000c7c:	ddca      	ble.n	8000c14 <icm20948_gyro_calibration+0x20>
	}

	gyro_bias[0] /= 100;
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	4a29      	ldr	r2, [pc, #164]	; (8000d28 <icm20948_gyro_calibration+0x134>)
 8000c82:	fb82 1203 	smull	r1, r2, r2, r3
 8000c86:	1152      	asrs	r2, r2, #5
 8000c88:	17db      	asrs	r3, r3, #31
 8000c8a:	1ad3      	subs	r3, r2, r3
 8000c8c:	60fb      	str	r3, [r7, #12]
	gyro_bias[1] /= 100;
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	4a25      	ldr	r2, [pc, #148]	; (8000d28 <icm20948_gyro_calibration+0x134>)
 8000c92:	fb82 1203 	smull	r1, r2, r2, r3
 8000c96:	1152      	asrs	r2, r2, #5
 8000c98:	17db      	asrs	r3, r3, #31
 8000c9a:	1ad3      	subs	r3, r2, r3
 8000c9c:	613b      	str	r3, [r7, #16]
	gyro_bias[2] /= 100;
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	4a21      	ldr	r2, [pc, #132]	; (8000d28 <icm20948_gyro_calibration+0x134>)
 8000ca2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ca6:	1152      	asrs	r2, r2, #5
 8000ca8:	17db      	asrs	r3, r3, #31
 8000caa:	1ad3      	subs	r3, r2, r3
 8000cac:	617b      	str	r3, [r7, #20]

	// Construct the gyro biases for push to the hardware gyro bias registers,
	// which are reset to zero upon device startup.
	// Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format.
	// Biases are additive, so change sign on calculated average gyro biases
	gyro_offset[0] = (-gyro_bias[0] / 4  >> 8) & 0xFF; 
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	425b      	negs	r3, r3
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	da00      	bge.n	8000cb8 <icm20948_gyro_calibration+0xc4>
 8000cb6:	3303      	adds	r3, #3
 8000cb8:	109b      	asrs	r3, r3, #2
 8000cba:	121b      	asrs	r3, r3, #8
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	713b      	strb	r3, [r7, #4]
	gyro_offset[1] = (-gyro_bias[0] / 4)       & 0xFF; 
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	da00      	bge.n	8000cca <icm20948_gyro_calibration+0xd6>
 8000cc8:	3303      	adds	r3, #3
 8000cca:	109b      	asrs	r3, r3, #2
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	717b      	strb	r3, [r7, #5]
	gyro_offset[2] = (-gyro_bias[1] / 4  >> 8) & 0xFF;
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	425b      	negs	r3, r3
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	da00      	bge.n	8000cda <icm20948_gyro_calibration+0xe6>
 8000cd8:	3303      	adds	r3, #3
 8000cda:	109b      	asrs	r3, r3, #2
 8000cdc:	121b      	asrs	r3, r3, #8
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	71bb      	strb	r3, [r7, #6]
	gyro_offset[3] = (-gyro_bias[1] / 4)       & 0xFF;
 8000ce2:	693b      	ldr	r3, [r7, #16]
 8000ce4:	425b      	negs	r3, r3
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	da00      	bge.n	8000cec <icm20948_gyro_calibration+0xf8>
 8000cea:	3303      	adds	r3, #3
 8000cec:	109b      	asrs	r3, r3, #2
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	71fb      	strb	r3, [r7, #7]
	gyro_offset[4] = (-gyro_bias[2] / 4  >> 8) & 0xFF;
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	425b      	negs	r3, r3
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	da00      	bge.n	8000cfc <icm20948_gyro_calibration+0x108>
 8000cfa:	3303      	adds	r3, #3
 8000cfc:	109b      	asrs	r3, r3, #2
 8000cfe:	121b      	asrs	r3, r3, #8
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	723b      	strb	r3, [r7, #8]
	gyro_offset[5] = (-gyro_bias[2] / 4)       & 0xFF;
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	425b      	negs	r3, r3
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	da00      	bge.n	8000d0e <icm20948_gyro_calibration+0x11a>
 8000d0c:	3303      	adds	r3, #3
 8000d0e:	109b      	asrs	r3, r3, #2
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	727b      	strb	r3, [r7, #9]
	
	write_multiple_icm20948_reg(ub_2, B2_XG_OFFS_USRH, gyro_offset, 6);
 8000d14:	1d3a      	adds	r2, r7, #4
 8000d16:	2306      	movs	r3, #6
 8000d18:	2103      	movs	r1, #3
 8000d1a:	2020      	movs	r0, #32
 8000d1c:	f000 fa5a 	bl	80011d4 <write_multiple_icm20948_reg>
}
 8000d20:	bf00      	nop
 8000d22:	3728      	adds	r7, #40	; 0x28
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	51eb851f 	.word	0x51eb851f

08000d2c <icm20948_accel_calibration>:

void icm20948_accel_calibration()
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b090      	sub	sp, #64	; 0x40
 8000d30:	af00      	add	r7, sp, #0
	axises temp;
	uint8_t* temp2;
	uint8_t* temp3;
	uint8_t* temp4;
	
	int32_t accel_bias[3] = {0};
 8000d32:	f107 0318 	add.w	r3, r7, #24
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	605a      	str	r2, [r3, #4]
 8000d3c:	609a      	str	r2, [r3, #8]
	int32_t accel_bias_reg[3] = {0};
 8000d3e:	f107 030c 	add.w	r3, r7, #12
 8000d42:	2200      	movs	r2, #0
 8000d44:	601a      	str	r2, [r3, #0]
 8000d46:	605a      	str	r2, [r3, #4]
 8000d48:	609a      	str	r2, [r3, #8]
	uint8_t accel_offset[6] = {0};
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	607b      	str	r3, [r7, #4]
 8000d4e:	2300      	movs	r3, #0
 8000d50:	813b      	strh	r3, [r7, #8]

	for(int i = 0; i < 100; i++)
 8000d52:	2300      	movs	r3, #0
 8000d54:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000d56:	e031      	b.n	8000dbc <icm20948_accel_calibration+0x90>
	{
		icm20948_accel_read(&temp);
 8000d58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f7ff fe25 	bl	80009ac <icm20948_accel_read>
		accel_bias[0] += temp.x;
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	ee07 3a90 	vmov	s15, r3
 8000d68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d6c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000d70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d78:	ee17 3a90 	vmov	r3, s15
 8000d7c:	61bb      	str	r3, [r7, #24]
		accel_bias[1] += temp.y;
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	ee07 3a90 	vmov	s15, r3
 8000d84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d88:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d94:	ee17 3a90 	vmov	r3, s15
 8000d98:	61fb      	str	r3, [r7, #28]
		accel_bias[2] += temp.z;
 8000d9a:	6a3b      	ldr	r3, [r7, #32]
 8000d9c:	ee07 3a90 	vmov	s15, r3
 8000da0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000da4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000da8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000db0:	ee17 3a90 	vmov	r3, s15
 8000db4:	623b      	str	r3, [r7, #32]
	for(int i = 0; i < 100; i++)
 8000db6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000db8:	3301      	adds	r3, #1
 8000dba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000dbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000dbe:	2b63      	cmp	r3, #99	; 0x63
 8000dc0:	ddca      	ble.n	8000d58 <icm20948_accel_calibration+0x2c>
	}

	accel_bias[0] /= 100;
 8000dc2:	69bb      	ldr	r3, [r7, #24]
 8000dc4:	4a5e      	ldr	r2, [pc, #376]	; (8000f40 <icm20948_accel_calibration+0x214>)
 8000dc6:	fb82 1203 	smull	r1, r2, r2, r3
 8000dca:	1152      	asrs	r2, r2, #5
 8000dcc:	17db      	asrs	r3, r3, #31
 8000dce:	1ad3      	subs	r3, r2, r3
 8000dd0:	61bb      	str	r3, [r7, #24]
	accel_bias[1] /= 100;
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	4a5a      	ldr	r2, [pc, #360]	; (8000f40 <icm20948_accel_calibration+0x214>)
 8000dd6:	fb82 1203 	smull	r1, r2, r2, r3
 8000dda:	1152      	asrs	r2, r2, #5
 8000ddc:	17db      	asrs	r3, r3, #31
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	61fb      	str	r3, [r7, #28]
	accel_bias[2] /= 100;
 8000de2:	6a3b      	ldr	r3, [r7, #32]
 8000de4:	4a56      	ldr	r2, [pc, #344]	; (8000f40 <icm20948_accel_calibration+0x214>)
 8000de6:	fb82 1203 	smull	r1, r2, r2, r3
 8000dea:	1152      	asrs	r2, r2, #5
 8000dec:	17db      	asrs	r3, r3, #31
 8000dee:	1ad3      	subs	r3, r2, r3
 8000df0:	623b      	str	r3, [r7, #32]

	uint8_t mask_bit[3] = {0, 0, 0};
 8000df2:	4a54      	ldr	r2, [pc, #336]	; (8000f44 <icm20948_accel_calibration+0x218>)
 8000df4:	463b      	mov	r3, r7
 8000df6:	6812      	ldr	r2, [r2, #0]
 8000df8:	4611      	mov	r1, r2
 8000dfa:	8019      	strh	r1, [r3, #0]
 8000dfc:	3302      	adds	r3, #2
 8000dfe:	0c12      	lsrs	r2, r2, #16
 8000e00:	701a      	strb	r2, [r3, #0]

	temp2 = read_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, 2);
 8000e02:	2202      	movs	r2, #2
 8000e04:	2114      	movs	r1, #20
 8000e06:	2010      	movs	r0, #16
 8000e08:	f000 f9b4 	bl	8001174 <read_multiple_icm20948_reg>
 8000e0c:	63b8      	str	r0, [r7, #56]	; 0x38
	accel_bias_reg[0] = (int32_t)(temp2[0] << 8 | temp2[1]);
 8000e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	021b      	lsls	r3, r3, #8
 8000e14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000e16:	3201      	adds	r2, #1
 8000e18:	7812      	ldrb	r2, [r2, #0]
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	60fb      	str	r3, [r7, #12]
	mask_bit[0] = temp2[1] & 0x01;
 8000e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e20:	3301      	adds	r3, #1
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	f003 0301 	and.w	r3, r3, #1
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	703b      	strb	r3, [r7, #0]

	temp3 = read_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, 2);
 8000e2c:	2202      	movs	r2, #2
 8000e2e:	2117      	movs	r1, #23
 8000e30:	2010      	movs	r0, #16
 8000e32:	f000 f99f 	bl	8001174 <read_multiple_icm20948_reg>
 8000e36:	6378      	str	r0, [r7, #52]	; 0x34
	accel_bias_reg[1] = (int32_t)(temp3[0] << 8 | temp3[1]);
 8000e38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	021b      	lsls	r3, r3, #8
 8000e3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000e40:	3201      	adds	r2, #1
 8000e42:	7812      	ldrb	r2, [r2, #0]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
	mask_bit[1] = temp3[1] & 0x01;
 8000e48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	707b      	strb	r3, [r7, #1]

	temp4 = read_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, 2);
 8000e56:	2202      	movs	r2, #2
 8000e58:	211a      	movs	r1, #26
 8000e5a:	2010      	movs	r0, #16
 8000e5c:	f000 f98a 	bl	8001174 <read_multiple_icm20948_reg>
 8000e60:	6338      	str	r0, [r7, #48]	; 0x30
	accel_bias_reg[2] = (int32_t)(temp4[0] << 8 | temp4[1]);
 8000e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	021b      	lsls	r3, r3, #8
 8000e68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000e6a:	3201      	adds	r2, #1
 8000e6c:	7812      	ldrb	r2, [r2, #0]
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	617b      	str	r3, [r7, #20]
	mask_bit[2] = temp4[1] & 0x01;
 8000e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e74:	3301      	adds	r3, #1
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	f003 0301 	and.w	r3, r3, #1
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	70bb      	strb	r3, [r7, #2]

	accel_bias_reg[0] -= (accel_bias[0] / 8);
 8000e80:	68fa      	ldr	r2, [r7, #12]
 8000e82:	69bb      	ldr	r3, [r7, #24]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	da00      	bge.n	8000e8a <icm20948_accel_calibration+0x15e>
 8000e88:	3307      	adds	r3, #7
 8000e8a:	10db      	asrs	r3, r3, #3
 8000e8c:	425b      	negs	r3, r3
 8000e8e:	4413      	add	r3, r2
 8000e90:	60fb      	str	r3, [r7, #12]
	accel_bias_reg[1] -= (accel_bias[1] / 8);
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	69fb      	ldr	r3, [r7, #28]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	da00      	bge.n	8000e9c <icm20948_accel_calibration+0x170>
 8000e9a:	3307      	adds	r3, #7
 8000e9c:	10db      	asrs	r3, r3, #3
 8000e9e:	425b      	negs	r3, r3
 8000ea0:	4413      	add	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
	accel_bias_reg[2] -= (accel_bias[2] / 8);
 8000ea4:	697a      	ldr	r2, [r7, #20]
 8000ea6:	6a3b      	ldr	r3, [r7, #32]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	da00      	bge.n	8000eae <icm20948_accel_calibration+0x182>
 8000eac:	3307      	adds	r3, #7
 8000eae:	10db      	asrs	r3, r3, #3
 8000eb0:	425b      	negs	r3, r3
 8000eb2:	4413      	add	r3, r2
 8000eb4:	617b      	str	r3, [r7, #20]

	accel_offset[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	121b      	asrs	r3, r3, #8
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	713b      	strb	r3, [r7, #4]
  	accel_offset[1] = (accel_bias_reg[0])      & 0xFE;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	f023 0301 	bic.w	r3, r3, #1
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	717b      	strb	r3, [r7, #5]
	accel_offset[1] = accel_offset[1] | mask_bit[0];
 8000eca:	797a      	ldrb	r2, [r7, #5]
 8000ecc:	783b      	ldrb	r3, [r7, #0]
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	717b      	strb	r3, [r7, #5]

	accel_offset[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 8000ed4:	693b      	ldr	r3, [r7, #16]
 8000ed6:	121b      	asrs	r3, r3, #8
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	71bb      	strb	r3, [r7, #6]
  	accel_offset[3] = (accel_bias_reg[1])      & 0xFE;
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	f023 0301 	bic.w	r3, r3, #1
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	71fb      	strb	r3, [r7, #7]
	accel_offset[3] = accel_offset[3] | mask_bit[1];
 8000ee8:	79fa      	ldrb	r2, [r7, #7]
 8000eea:	787b      	ldrb	r3, [r7, #1]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	71fb      	strb	r3, [r7, #7]

	accel_offset[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	121b      	asrs	r3, r3, #8
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	723b      	strb	r3, [r7, #8]
	accel_offset[5] = (accel_bias_reg[2])      & 0xFE;
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	f023 0301 	bic.w	r3, r3, #1
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	727b      	strb	r3, [r7, #9]
	accel_offset[5] = accel_offset[5] | mask_bit[2];
 8000f06:	7a7a      	ldrb	r2, [r7, #9]
 8000f08:	78bb      	ldrb	r3, [r7, #2]
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	727b      	strb	r3, [r7, #9]
	
	write_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, &accel_offset[0], 2);
 8000f10:	1d3a      	adds	r2, r7, #4
 8000f12:	2302      	movs	r3, #2
 8000f14:	2114      	movs	r1, #20
 8000f16:	2010      	movs	r0, #16
 8000f18:	f000 f95c 	bl	80011d4 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, &accel_offset[2], 2);
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	1c9a      	adds	r2, r3, #2
 8000f20:	2302      	movs	r3, #2
 8000f22:	2117      	movs	r1, #23
 8000f24:	2010      	movs	r0, #16
 8000f26:	f000 f955 	bl	80011d4 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, &accel_offset[4], 2);
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	1d1a      	adds	r2, r3, #4
 8000f2e:	2302      	movs	r3, #2
 8000f30:	211a      	movs	r1, #26
 8000f32:	2010      	movs	r0, #16
 8000f34:	f000 f94e 	bl	80011d4 <write_multiple_icm20948_reg>
}
 8000f38:	bf00      	nop
 8000f3a:	3740      	adds	r7, #64	; 0x40
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	51eb851f 	.word	0x51eb851f
 8000f44:	0800c18c 	.word	0x0800c18c

08000f48 <icm20948_gyro_full_scale_select>:

void icm20948_gyro_full_scale_select(gyro_full_scale full_scale)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8000f52:	2101      	movs	r1, #1
 8000f54:	2020      	movs	r0, #32
 8000f56:	f000 f8b9 	bl	80010cc <read_single_icm20948_reg>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	2b03      	cmp	r3, #3
 8000f62:	d827      	bhi.n	8000fb4 <icm20948_gyro_full_scale_select+0x6c>
 8000f64:	a201      	add	r2, pc, #4	; (adr r2, 8000f6c <icm20948_gyro_full_scale_select+0x24>)
 8000f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f6a:	bf00      	nop
 8000f6c:	08000f7d 	.word	0x08000f7d
 8000f70:	08000f85 	.word	0x08000f85
 8000f74:	08000f95 	.word	0x08000f95
 8000f78:	08000fa5 	.word	0x08000fa5
	{
		case _250dps :
			new_val |= 0x00;
			gyro_scale_factor = 131.0;
 8000f7c:	4b12      	ldr	r3, [pc, #72]	; (8000fc8 <icm20948_gyro_full_scale_select+0x80>)
 8000f7e:	4a13      	ldr	r2, [pc, #76]	; (8000fcc <icm20948_gyro_full_scale_select+0x84>)
 8000f80:	601a      	str	r2, [r3, #0]
			break;
 8000f82:	e017      	b.n	8000fb4 <icm20948_gyro_full_scale_select+0x6c>
		case _500dps :
			new_val |= 0x02;
 8000f84:	7bfb      	ldrb	r3, [r7, #15]
 8000f86:	f043 0302 	orr.w	r3, r3, #2
 8000f8a:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 65.5;
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <icm20948_gyro_full_scale_select+0x80>)
 8000f8e:	4a10      	ldr	r2, [pc, #64]	; (8000fd0 <icm20948_gyro_full_scale_select+0x88>)
 8000f90:	601a      	str	r2, [r3, #0]
			break;
 8000f92:	e00f      	b.n	8000fb4 <icm20948_gyro_full_scale_select+0x6c>
		case _1000dps :
			new_val |= 0x04;
 8000f94:	7bfb      	ldrb	r3, [r7, #15]
 8000f96:	f043 0304 	orr.w	r3, r3, #4
 8000f9a:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 32.8;
 8000f9c:	4b0a      	ldr	r3, [pc, #40]	; (8000fc8 <icm20948_gyro_full_scale_select+0x80>)
 8000f9e:	4a0d      	ldr	r2, [pc, #52]	; (8000fd4 <icm20948_gyro_full_scale_select+0x8c>)
 8000fa0:	601a      	str	r2, [r3, #0]
			break;
 8000fa2:	e007      	b.n	8000fb4 <icm20948_gyro_full_scale_select+0x6c>
		case _2000dps :
			new_val |= 0x06;
 8000fa4:	7bfb      	ldrb	r3, [r7, #15]
 8000fa6:	f043 0306 	orr.w	r3, r3, #6
 8000faa:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 16.4;
 8000fac:	4b06      	ldr	r3, [pc, #24]	; (8000fc8 <icm20948_gyro_full_scale_select+0x80>)
 8000fae:	4a0a      	ldr	r2, [pc, #40]	; (8000fd8 <icm20948_gyro_full_scale_select+0x90>)
 8000fb0:	601a      	str	r2, [r3, #0]
			break;
 8000fb2:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8000fb4:	7bfb      	ldrb	r3, [r7, #15]
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	2101      	movs	r1, #1
 8000fba:	2020      	movs	r0, #32
 8000fbc:	f000 f8b6 	bl	800112c <write_single_icm20948_reg>
}
 8000fc0:	bf00      	nop
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	240004a0 	.word	0x240004a0
 8000fcc:	43030000 	.word	0x43030000
 8000fd0:	42830000 	.word	0x42830000
 8000fd4:	42033333 	.word	0x42033333
 8000fd8:	41833333 	.word	0x41833333

08000fdc <icm20948_accel_full_scale_select>:

void icm20948_accel_full_scale_select(accel_full_scale full_scale)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 8000fe6:	2114      	movs	r1, #20
 8000fe8:	2020      	movs	r0, #32
 8000fea:	f000 f86f 	bl	80010cc <read_single_icm20948_reg>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	2b03      	cmp	r3, #3
 8000ff6:	d82b      	bhi.n	8001050 <icm20948_accel_full_scale_select+0x74>
 8000ff8:	a201      	add	r2, pc, #4	; (adr r2, 8001000 <icm20948_accel_full_scale_select+0x24>)
 8000ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ffe:	bf00      	nop
 8001000:	08001011 	.word	0x08001011
 8001004:	0800101b 	.word	0x0800101b
 8001008:	0800102d 	.word	0x0800102d
 800100c:	0800103f 	.word	0x0800103f
	{
		case _2g :
			new_val |= 0x00;
			accel_scale_factor = 16384;
 8001010:	4b14      	ldr	r3, [pc, #80]	; (8001064 <icm20948_accel_full_scale_select+0x88>)
 8001012:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 8001016:	601a      	str	r2, [r3, #0]
			break;
 8001018:	e01a      	b.n	8001050 <icm20948_accel_full_scale_select+0x74>
		case _4g :
			new_val |= 0x02;
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	f043 0302 	orr.w	r3, r3, #2
 8001020:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 8192;
 8001022:	4b10      	ldr	r3, [pc, #64]	; (8001064 <icm20948_accel_full_scale_select+0x88>)
 8001024:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 8001028:	601a      	str	r2, [r3, #0]
			break;
 800102a:	e011      	b.n	8001050 <icm20948_accel_full_scale_select+0x74>
		case _8g :
			new_val |= 0x04;
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	f043 0304 	orr.w	r3, r3, #4
 8001032:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 4096;
 8001034:	4b0b      	ldr	r3, [pc, #44]	; (8001064 <icm20948_accel_full_scale_select+0x88>)
 8001036:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 800103a:	601a      	str	r2, [r3, #0]
			break;
 800103c:	e008      	b.n	8001050 <icm20948_accel_full_scale_select+0x74>
		case _16g :
			new_val |= 0x06;
 800103e:	7bfb      	ldrb	r3, [r7, #15]
 8001040:	f043 0306 	orr.w	r3, r3, #6
 8001044:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 2048;
 8001046:	4b07      	ldr	r3, [pc, #28]	; (8001064 <icm20948_accel_full_scale_select+0x88>)
 8001048:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 800104c:	601a      	str	r2, [r3, #0]
			break;
 800104e:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG, new_val);
 8001050:	7bfb      	ldrb	r3, [r7, #15]
 8001052:	461a      	mov	r2, r3
 8001054:	2114      	movs	r1, #20
 8001056:	2020      	movs	r0, #32
 8001058:	f000 f868 	bl	800112c <write_single_icm20948_reg>
}
 800105c:	bf00      	nop
 800105e:	3710      	adds	r7, #16
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	240004a4 	.word	0x240004a4

08001068 <cs_high>:


/* Static Functions */
static void cs_high()
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, SET);	
 800106c:	2201      	movs	r2, #1
 800106e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001072:	4802      	ldr	r0, [pc, #8]	; (800107c <cs_high+0x14>)
 8001074:	f001 f9d4 	bl	8002420 <HAL_GPIO_WritePin>
}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}
 800107c:	58020400 	.word	0x58020400

08001080 <cs_low>:

static void cs_low()
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, RESET);
 8001084:	2200      	movs	r2, #0
 8001086:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800108a:	4802      	ldr	r0, [pc, #8]	; (8001094 <cs_low+0x14>)
 800108c:	f001 f9c8 	bl	8002420 <HAL_GPIO_WritePin>
}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}
 8001094:	58020400 	.word	0x58020400

08001098 <select_user_bank>:

static void select_user_bank(userbank ub)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | REG_BANK_SEL;
 80010a2:	237f      	movs	r3, #127	; 0x7f
 80010a4:	733b      	strb	r3, [r7, #12]
	write_reg[1] = ub;
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	737b      	strb	r3, [r7, #13]

	cs_low();
 80010aa:	f7ff ffe9 	bl	8001080 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 80010ae:	f107 010c 	add.w	r1, r7, #12
 80010b2:	230a      	movs	r3, #10
 80010b4:	2202      	movs	r2, #2
 80010b6:	4804      	ldr	r0, [pc, #16]	; (80010c8 <select_user_bank+0x30>)
 80010b8:	f004 f872 	bl	80051a0 <HAL_SPI_Transmit>
	cs_high();
 80010bc:	f7ff ffd4 	bl	8001068 <cs_high>
}
 80010c0:	bf00      	nop
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	240004bc 	.word	0x240004bc

080010cc <read_single_icm20948_reg>:

static uint8_t read_single_icm20948_reg(userbank ub, uint8_t reg)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4603      	mov	r3, r0
 80010d4:	460a      	mov	r2, r1
 80010d6:	71fb      	strb	r3, [r7, #7]
 80010d8:	4613      	mov	r3, r2
 80010da:	71bb      	strb	r3, [r7, #6]
	uint8_t read_reg = READ | reg;
 80010dc:	79bb      	ldrb	r3, [r7, #6]
 80010de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	73fb      	strb	r3, [r7, #15]
	uint8_t reg_val = 0x00;
 80010e6:	2300      	movs	r3, #0
 80010e8:	73bb      	strb	r3, [r7, #14]
	select_user_bank(ub);
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ffd3 	bl	8001098 <select_user_bank>

	cs_low();
 80010f2:	f7ff ffc5 	bl	8001080 <cs_low>

	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 100000);
 80010f6:	f107 010f 	add.w	r1, r7, #15
 80010fa:	4b0a      	ldr	r3, [pc, #40]	; (8001124 <read_single_icm20948_reg+0x58>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	480a      	ldr	r0, [pc, #40]	; (8001128 <read_single_icm20948_reg+0x5c>)
 8001100:	f004 f84e 	bl	80051a0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, &reg_val, 1, 1000);
 8001104:	f107 010e 	add.w	r1, r7, #14
 8001108:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800110c:	2201      	movs	r2, #1
 800110e:	4806      	ldr	r0, [pc, #24]	; (8001128 <read_single_icm20948_reg+0x5c>)
 8001110:	f004 fa42 	bl	8005598 <HAL_SPI_Receive>

//	HAL_SPI_TransmitReceive(ICM20948_SPI, &read_reg, &reg_val, 1, HAL_MAX_DELAY);

	cs_high();
 8001114:	f7ff ffa8 	bl	8001068 <cs_high>

	return reg_val;
 8001118:	7bbb      	ldrb	r3, [r7, #14]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	000186a0 	.word	0x000186a0
 8001128:	240004bc 	.word	0x240004bc

0800112c <write_single_icm20948_reg>:

static void write_single_icm20948_reg(userbank ub, uint8_t reg, uint8_t val)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
 8001136:	460b      	mov	r3, r1
 8001138:	71bb      	strb	r3, [r7, #6]
 800113a:	4613      	mov	r3, r2
 800113c:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | reg;
 800113e:	79bb      	ldrb	r3, [r7, #6]
 8001140:	733b      	strb	r3, [r7, #12]
	write_reg[1] = val;
 8001142:	797b      	ldrb	r3, [r7, #5]
 8001144:	737b      	strb	r3, [r7, #13]

	select_user_bank(ub);
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff ffa5 	bl	8001098 <select_user_bank>

	cs_low();
 800114e:	f7ff ff97 	bl	8001080 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 1000);
 8001152:	f107 010c 	add.w	r1, r7, #12
 8001156:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800115a:	2202      	movs	r2, #2
 800115c:	4804      	ldr	r0, [pc, #16]	; (8001170 <write_single_icm20948_reg+0x44>)
 800115e:	f004 f81f 	bl	80051a0 <HAL_SPI_Transmit>
	cs_high();
 8001162:	f7ff ff81 	bl	8001068 <cs_high>
}
 8001166:	bf00      	nop
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	240004bc 	.word	0x240004bc

08001174 <read_multiple_icm20948_reg>:

static uint8_t* read_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t len)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	71fb      	strb	r3, [r7, #7]
 800117e:	460b      	mov	r3, r1
 8001180:	71bb      	strb	r3, [r7, #6]
 8001182:	4613      	mov	r3, r2
 8001184:	717b      	strb	r3, [r7, #5]
	uint8_t read_reg = READ | reg;
 8001186:	79bb      	ldrb	r3, [r7, #6]
 8001188:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800118c:	b2db      	uxtb	r3, r3
 800118e:	73fb      	strb	r3, [r7, #15]
	static uint8_t reg_val[6];
	select_user_bank(ub);
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff ff80 	bl	8001098 <select_user_bank>

	cs_low();
 8001198:	f7ff ff72 	bl	8001080 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 800119c:	f107 010f 	add.w	r1, r7, #15
 80011a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a4:	2201      	movs	r2, #1
 80011a6:	4809      	ldr	r0, [pc, #36]	; (80011cc <read_multiple_icm20948_reg+0x58>)
 80011a8:	f003 fffa 	bl	80051a0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, reg_val, len, 1000);
 80011ac:	797b      	ldrb	r3, [r7, #5]
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011b4:	4906      	ldr	r1, [pc, #24]	; (80011d0 <read_multiple_icm20948_reg+0x5c>)
 80011b6:	4805      	ldr	r0, [pc, #20]	; (80011cc <read_multiple_icm20948_reg+0x58>)
 80011b8:	f004 f9ee 	bl	8005598 <HAL_SPI_Receive>
	cs_high();
 80011bc:	f7ff ff54 	bl	8001068 <cs_high>

	return reg_val;
 80011c0:	4b03      	ldr	r3, [pc, #12]	; (80011d0 <read_multiple_icm20948_reg+0x5c>)
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	240004bc 	.word	0x240004bc
 80011d0:	240004a8 	.word	0x240004a8

080011d4 <write_multiple_icm20948_reg>:

static void write_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t* val, uint8_t len)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	603a      	str	r2, [r7, #0]
 80011dc:	461a      	mov	r2, r3
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
 80011e2:	460b      	mov	r3, r1
 80011e4:	71bb      	strb	r3, [r7, #6]
 80011e6:	4613      	mov	r3, r2
 80011e8:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg = WRITE | reg;
 80011ea:	79bb      	ldrb	r3, [r7, #6]
 80011ec:	73fb      	strb	r3, [r7, #15]
	select_user_bank(ub);
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff ff51 	bl	8001098 <select_user_bank>

	cs_low();
 80011f6:	f7ff ff43 	bl	8001080 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &write_reg, 1, 1000);
 80011fa:	f107 010f 	add.w	r1, r7, #15
 80011fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001202:	2201      	movs	r2, #1
 8001204:	4808      	ldr	r0, [pc, #32]	; (8001228 <write_multiple_icm20948_reg+0x54>)
 8001206:	f003 ffcb 	bl	80051a0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(ICM20948_SPI, val, len, 1000);
 800120a:	797b      	ldrb	r3, [r7, #5]
 800120c:	b29a      	uxth	r2, r3
 800120e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001212:	6839      	ldr	r1, [r7, #0]
 8001214:	4804      	ldr	r0, [pc, #16]	; (8001228 <write_multiple_icm20948_reg+0x54>)
 8001216:	f003 ffc3 	bl	80051a0 <HAL_SPI_Transmit>
	cs_high();
 800121a:	f7ff ff25 	bl	8001068 <cs_high>
}
 800121e:	bf00      	nop
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	240004bc 	.word	0x240004bc

0800122c <servo>:
uint8_t val1;
uint8_t val2;
/* USER CODE END 0 */

void servo(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
	int i = 25;
 8001232:	2319      	movs	r3, #25
 8001234:	607b      	str	r3, [r7, #4]
		HAL_Delay(1000);
 8001236:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800123a:	f000 fe41 	bl	8001ec0 <HAL_Delay>

		while (i<125)
 800123e:	e009      	b.n	8001254 <servo+0x28>
		{
			htim2.Instance -> CCR1=i;
 8001240:	4b08      	ldr	r3, [pc, #32]	; (8001264 <servo+0x38>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	635a      	str	r2, [r3, #52]	; 0x34
			i++;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	3301      	adds	r3, #1
 800124c:	607b      	str	r3, [r7, #4]
			HAL_Delay(100);
 800124e:	2064      	movs	r0, #100	; 0x64
 8001250:	f000 fe36 	bl	8001ec0 <HAL_Delay>
		while (i<125)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2b7c      	cmp	r3, #124	; 0x7c
 8001258:	ddf2      	ble.n	8001240 <servo+0x14>
		}
}
 800125a:	bf00      	nop
 800125c:	bf00      	nop
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	24000594 	.word	0x24000594

08001268 <imuData>:

void imuData(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b0a0      	sub	sp, #128	; 0x80
 800126c:	af04      	add	r7, sp, #16
	char tx_buffer[100];  // Buffer for UART transmission

// Read accelerometer data
	  icm20948_accel_read(&my_accel);
 800126e:	4822      	ldr	r0, [pc, #136]	; (80012f8 <imuData+0x90>)
 8001270:	f7ff fb9c 	bl	80009ac <icm20948_accel_read>
//////	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);
//////	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
//////	  HAL_SPI_Transmit(&hspi2, &read_reg, 1, 1000);
//////	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);
////
	  float temp_x = my_accel.x;
 8001274:	4b20      	ldr	r3, [pc, #128]	; (80012f8 <imuData+0x90>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	66fb      	str	r3, [r7, #108]	; 0x6c
	  float temp_y = my_accel.y;
 800127a:	4b1f      	ldr	r3, [pc, #124]	; (80012f8 <imuData+0x90>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	66bb      	str	r3, [r7, #104]	; 0x68
	  float temp_z = my_accel.z;
 8001280:	4b1d      	ldr	r3, [pc, #116]	; (80012f8 <imuData+0x90>)
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	667b      	str	r3, [r7, #100]	; 0x64
//////
//////	  // Format accelerometer data into a string
	  sprintf(tx_buffer, "X: %f, Y: %f, Z: %f\r\n", my_accel.x, my_accel.y, my_accel.z);
 8001286:	4b1c      	ldr	r3, [pc, #112]	; (80012f8 <imuData+0x90>)
 8001288:	edd3 7a00 	vldr	s15, [r3]
 800128c:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001290:	4b19      	ldr	r3, [pc, #100]	; (80012f8 <imuData+0x90>)
 8001292:	edd3 7a01 	vldr	s15, [r3, #4]
 8001296:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800129a:	4b17      	ldr	r3, [pc, #92]	; (80012f8 <imuData+0x90>)
 800129c:	edd3 6a02 	vldr	s13, [r3, #8]
 80012a0:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80012a4:	4638      	mov	r0, r7
 80012a6:	ed8d 6b02 	vstr	d6, [sp, #8]
 80012aa:	ed8d 7b00 	vstr	d7, [sp]
 80012ae:	ec53 2b15 	vmov	r2, r3, d5
 80012b2:	4912      	ldr	r1, [pc, #72]	; (80012fc <imuData+0x94>)
 80012b4:	f008 fe00 	bl	8009eb8 <siprintf>
	  sprintf(tx_buffer, "%f", my_accel.x);
 80012b8:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <imuData+0x90>)
 80012ba:	edd3 7a00 	vldr	s15, [r3]
 80012be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80012c2:	4638      	mov	r0, r7
 80012c4:	ec53 2b17 	vmov	r2, r3, d7
 80012c8:	490d      	ldr	r1, [pc, #52]	; (8001300 <imuData+0x98>)
 80012ca:	f008 fdf5 	bl	8009eb8 <siprintf>
//////	  // Transmit accelerometer data over UART
	  HAL_UART_Transmit(&huart5, (uint8_t *)tx_buffer, strlen(tx_buffer), 1000);
 80012ce:	463b      	mov	r3, r7
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f86d 	bl	80003b0 <strlen>
 80012d6:	4603      	mov	r3, r0
 80012d8:	b29a      	uxth	r2, r3
 80012da:	4639      	mov	r1, r7
 80012dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012e0:	4808      	ldr	r0, [pc, #32]	; (8001304 <imuData+0x9c>)
 80012e2:	f005 fc3d 	bl	8006b60 <HAL_UART_Transmit>
//
//	  // Delay to control data rate
	  HAL_Delay(500);
 80012e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012ea:	f000 fde9 	bl	8001ec0 <HAL_Delay>

}
 80012ee:	bf00      	nop
 80012f0:	3770      	adds	r7, #112	; 0x70
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	240004b0 	.word	0x240004b0
 80012fc:	0800c190 	.word	0x0800c190
 8001300:	0800c1a8 	.word	0x0800c1a8
 8001304:	240005e0 	.word	0x240005e0

08001308 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800130c:	f000 fd46 	bl	8001d9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001310:	f000 f816 	bl	8001340 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001314:	f7ff fa6c 	bl	80007f0 <MX_GPIO_Init>
  MX_SPI2_Init();
 8001318:	f000 f886 	bl	8001428 <MX_SPI2_Init>
  MX_UART5_Init();
 800131c:	f000 fc60 	bl	8001be0 <MX_UART5_Init>
  MX_TIM1_Init();
 8001320:	f000 fad4 	bl	80018cc <MX_TIM1_Init>
  MX_TIM2_Init();
 8001324:	f000 fb9a 	bl	8001a5c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  icm20948_init();
 8001328:	f7ff facc 	bl	80008c4 <icm20948_init>
//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800132c:	f7ff f9e0 	bl	80006f0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001330:	f006 fe46 	bl	8007fc0 <osKernelStart>

////	  HAL_UART_Transmit(&huart5, (uint8_t *)message, strlen(message), 1000);

////	  HAL_Delay(1000);

	  imuData();
 8001334:	f7ff ff98 	bl	8001268 <imuData>
	  servo();
 8001338:	f7ff ff78 	bl	800122c <servo>
	  imuData();
 800133c:	e7fa      	b.n	8001334 <main+0x2c>
	...

08001340 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b09c      	sub	sp, #112	; 0x70
 8001344:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001346:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800134a:	224c      	movs	r2, #76	; 0x4c
 800134c:	2100      	movs	r1, #0
 800134e:	4618      	mov	r0, r3
 8001350:	f008 fe15 	bl	8009f7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	2220      	movs	r2, #32
 8001358:	2100      	movs	r1, #0
 800135a:	4618      	mov	r0, r3
 800135c:	f008 fe0f 	bl	8009f7e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001360:	2002      	movs	r0, #2
 8001362:	f001 f877 	bl	8002454 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001366:	2300      	movs	r3, #0
 8001368:	603b      	str	r3, [r7, #0]
 800136a:	4b2b      	ldr	r3, [pc, #172]	; (8001418 <SystemClock_Config+0xd8>)
 800136c:	699b      	ldr	r3, [r3, #24]
 800136e:	4a2a      	ldr	r2, [pc, #168]	; (8001418 <SystemClock_Config+0xd8>)
 8001370:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001374:	6193      	str	r3, [r2, #24]
 8001376:	4b28      	ldr	r3, [pc, #160]	; (8001418 <SystemClock_Config+0xd8>)
 8001378:	699b      	ldr	r3, [r3, #24]
 800137a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800137e:	603b      	str	r3, [r7, #0]
 8001380:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001382:	bf00      	nop
 8001384:	4b24      	ldr	r3, [pc, #144]	; (8001418 <SystemClock_Config+0xd8>)
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800138c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001390:	d1f8      	bne.n	8001384 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001392:	2301      	movs	r3, #1
 8001394:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001396:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800139a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800139c:	2302      	movs	r3, #2
 800139e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013a0:	2302      	movs	r3, #2
 80013a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013a4:	2301      	movs	r3, #1
 80013a6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 80013a8:	2322      	movs	r3, #34	; 0x22
 80013aa:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80013ac:	2301      	movs	r3, #1
 80013ae:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80013b0:	2303      	movs	r3, #3
 80013b2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013b4:	2302      	movs	r3, #2
 80013b6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80013b8:	230c      	movs	r3, #12
 80013ba:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80013bc:	2300      	movs	r3, #0
 80013be:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c8:	4618      	mov	r0, r3
 80013ca:	f001 f89d 	bl	8002508 <HAL_RCC_OscConfig>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80013d4:	f000 f822 	bl	800141c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d8:	233f      	movs	r3, #63	; 0x3f
 80013da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013dc:	2303      	movs	r3, #3
 80013de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80013e4:	2308      	movs	r3, #8
 80013e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80013e8:	2340      	movs	r3, #64	; 0x40
 80013ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80013ec:	2340      	movs	r3, #64	; 0x40
 80013ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80013f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013f4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80013f6:	2340      	movs	r3, #64	; 0x40
 80013f8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80013fa:	1d3b      	adds	r3, r7, #4
 80013fc:	2103      	movs	r1, #3
 80013fe:	4618      	mov	r0, r3
 8001400:	f001 fc5c 	bl	8002cbc <HAL_RCC_ClockConfig>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <SystemClock_Config+0xce>
  {
    Error_Handler();
 800140a:	f000 f807 	bl	800141c <Error_Handler>
  }
}
 800140e:	bf00      	nop
 8001410:	3770      	adds	r7, #112	; 0x70
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	58024800 	.word	0x58024800

0800141c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001420:	b672      	cpsid	i
}
 8001422:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001424:	e7fe      	b.n	8001424 <Error_Handler+0x8>
	...

08001428 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800142c:	4b29      	ldr	r3, [pc, #164]	; (80014d4 <MX_SPI2_Init+0xac>)
 800142e:	4a2a      	ldr	r2, [pc, #168]	; (80014d8 <MX_SPI2_Init+0xb0>)
 8001430:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001432:	4b28      	ldr	r3, [pc, #160]	; (80014d4 <MX_SPI2_Init+0xac>)
 8001434:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001438:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800143a:	4b26      	ldr	r3, [pc, #152]	; (80014d4 <MX_SPI2_Init+0xac>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001440:	4b24      	ldr	r3, [pc, #144]	; (80014d4 <MX_SPI2_Init+0xac>)
 8001442:	2207      	movs	r2, #7
 8001444:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001446:	4b23      	ldr	r3, [pc, #140]	; (80014d4 <MX_SPI2_Init+0xac>)
 8001448:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800144c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800144e:	4b21      	ldr	r3, [pc, #132]	; (80014d4 <MX_SPI2_Init+0xac>)
 8001450:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001454:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001456:	4b1f      	ldr	r3, [pc, #124]	; (80014d4 <MX_SPI2_Init+0xac>)
 8001458:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800145c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800145e:	4b1d      	ldr	r3, [pc, #116]	; (80014d4 <MX_SPI2_Init+0xac>)
 8001460:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8001464:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001466:	4b1b      	ldr	r3, [pc, #108]	; (80014d4 <MX_SPI2_Init+0xac>)
 8001468:	2200      	movs	r2, #0
 800146a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800146c:	4b19      	ldr	r3, [pc, #100]	; (80014d4 <MX_SPI2_Init+0xac>)
 800146e:	2200      	movs	r2, #0
 8001470:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001472:	4b18      	ldr	r3, [pc, #96]	; (80014d4 <MX_SPI2_Init+0xac>)
 8001474:	2200      	movs	r2, #0
 8001476:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001478:	4b16      	ldr	r3, [pc, #88]	; (80014d4 <MX_SPI2_Init+0xac>)
 800147a:	2200      	movs	r2, #0
 800147c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800147e:	4b15      	ldr	r3, [pc, #84]	; (80014d4 <MX_SPI2_Init+0xac>)
 8001480:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001484:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001486:	4b13      	ldr	r3, [pc, #76]	; (80014d4 <MX_SPI2_Init+0xac>)
 8001488:	2200      	movs	r2, #0
 800148a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800148c:	4b11      	ldr	r3, [pc, #68]	; (80014d4 <MX_SPI2_Init+0xac>)
 800148e:	2200      	movs	r2, #0
 8001490:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001492:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <MX_SPI2_Init+0xac>)
 8001494:	2200      	movs	r2, #0
 8001496:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001498:	4b0e      	ldr	r3, [pc, #56]	; (80014d4 <MX_SPI2_Init+0xac>)
 800149a:	2200      	movs	r2, #0
 800149c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800149e:	4b0d      	ldr	r3, [pc, #52]	; (80014d4 <MX_SPI2_Init+0xac>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80014a4:	4b0b      	ldr	r3, [pc, #44]	; (80014d4 <MX_SPI2_Init+0xac>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80014aa:	4b0a      	ldr	r3, [pc, #40]	; (80014d4 <MX_SPI2_Init+0xac>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 80014b0:	4b08      	ldr	r3, [pc, #32]	; (80014d4 <MX_SPI2_Init+0xac>)
 80014b2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80014b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80014b8:	4b06      	ldr	r3, [pc, #24]	; (80014d4 <MX_SPI2_Init+0xac>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014be:	4805      	ldr	r0, [pc, #20]	; (80014d4 <MX_SPI2_Init+0xac>)
 80014c0:	f003 fd4a 	bl	8004f58 <HAL_SPI_Init>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_SPI2_Init+0xa6>
  {
    Error_Handler();
 80014ca:	f7ff ffa7 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	240004bc 	.word	0x240004bc
 80014d8:	40003800 	.word	0x40003800

080014dc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b0b8      	sub	sp, #224	; 0xe0
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014f4:	f107 0310 	add.w	r3, r7, #16
 80014f8:	22b8      	movs	r2, #184	; 0xb8
 80014fa:	2100      	movs	r1, #0
 80014fc:	4618      	mov	r0, r3
 80014fe:	f008 fd3e 	bl	8009f7e <memset>
  if(spiHandle->Instance==SPI2)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a2f      	ldr	r2, [pc, #188]	; (80015c4 <HAL_SPI_MspInit+0xe8>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d156      	bne.n	80015ba <HAL_SPI_MspInit+0xde>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800150c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001510:	f04f 0300 	mov.w	r3, #0
 8001514:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8001518:	2301      	movs	r3, #1
 800151a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 800151c:	230c      	movs	r3, #12
 800151e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001520:	2302      	movs	r3, #2
 8001522:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001524:	2302      	movs	r3, #2
 8001526:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001528:	2302      	movs	r3, #2
 800152a:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800152c:	23c0      	movs	r3, #192	; 0xc0
 800152e:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001530:	2300      	movs	r3, #0
 8001532:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001534:	2300      	movs	r3, #0
 8001536:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001538:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800153c:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800153e:	f107 0310 	add.w	r3, r7, #16
 8001542:	4618      	mov	r0, r3
 8001544:	f001 ff46 	bl	80033d4 <HAL_RCCEx_PeriphCLKConfig>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <HAL_SPI_MspInit+0x76>
    {
      Error_Handler();
 800154e:	f7ff ff65 	bl	800141c <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001552:	4b1d      	ldr	r3, [pc, #116]	; (80015c8 <HAL_SPI_MspInit+0xec>)
 8001554:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001558:	4a1b      	ldr	r2, [pc, #108]	; (80015c8 <HAL_SPI_MspInit+0xec>)
 800155a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800155e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001562:	4b19      	ldr	r3, [pc, #100]	; (80015c8 <HAL_SPI_MspInit+0xec>)
 8001564:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001568:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001570:	4b15      	ldr	r3, [pc, #84]	; (80015c8 <HAL_SPI_MspInit+0xec>)
 8001572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001576:	4a14      	ldr	r2, [pc, #80]	; (80015c8 <HAL_SPI_MspInit+0xec>)
 8001578:	f043 0302 	orr.w	r3, r3, #2
 800157c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001580:	4b11      	ldr	r3, [pc, #68]	; (80015c8 <HAL_SPI_MspInit+0xec>)
 8001582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800158e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001592:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001596:	2302      	movs	r3, #2
 8001598:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159c:	2300      	movs	r3, #0
 800159e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a2:	2300      	movs	r3, #0
 80015a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015a8:	2305      	movs	r3, #5
 80015aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ae:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80015b2:	4619      	mov	r1, r3
 80015b4:	4805      	ldr	r0, [pc, #20]	; (80015cc <HAL_SPI_MspInit+0xf0>)
 80015b6:	f000 fd8b 	bl	80020d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80015ba:	bf00      	nop
 80015bc:	37e0      	adds	r7, #224	; 0xe0
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40003800 	.word	0x40003800
 80015c8:	58024400 	.word	0x58024400
 80015cc:	58020400 	.word	0x58020400

080015d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015d6:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <HAL_MspInit+0x38>)
 80015d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80015dc:	4a0a      	ldr	r2, [pc, #40]	; (8001608 <HAL_MspInit+0x38>)
 80015de:	f043 0302 	orr.w	r3, r3, #2
 80015e2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80015e6:	4b08      	ldr	r3, [pc, #32]	; (8001608 <HAL_MspInit+0x38>)
 80015e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80015ec:	f003 0302 	and.w	r3, r3, #2
 80015f0:	607b      	str	r3, [r7, #4]
 80015f2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015f4:	2200      	movs	r2, #0
 80015f6:	210f      	movs	r1, #15
 80015f8:	f06f 0001 	mvn.w	r0, #1
 80015fc:	f000 fd41 	bl	8002082 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001600:	bf00      	nop
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	58024400 	.word	0x58024400

0800160c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001610:	e7fe      	b.n	8001610 <NMI_Handler+0x4>

08001612 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001612:	b480      	push	{r7}
 8001614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001616:	e7fe      	b.n	8001616 <HardFault_Handler+0x4>

08001618 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800161c:	e7fe      	b.n	800161c <MemManage_Handler+0x4>

0800161e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001622:	e7fe      	b.n	8001622 <BusFault_Handler+0x4>

08001624 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001628:	e7fe      	b.n	8001628 <UsageFault_Handler+0x4>

0800162a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800163c:	f000 fc20 	bl	8001e80 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001640:	f007 fac0 	bl	8008bc4 <xTaskGetSchedulerState>
 8001644:	4603      	mov	r3, r0
 8001646:	2b01      	cmp	r3, #1
 8001648:	d001      	beq.n	800164e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800164a:	f007 fcfd 	bl	8009048 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}

08001652 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001652:	b480      	push	{r7}
 8001654:	af00      	add	r7, sp, #0
  return 1;
 8001656:	2301      	movs	r3, #1
}
 8001658:	4618      	mov	r0, r3
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <_kill>:

int _kill(int pid, int sig)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b082      	sub	sp, #8
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
 800166a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800166c:	f008 fd30 	bl	800a0d0 <__errno>
 8001670:	4603      	mov	r3, r0
 8001672:	2216      	movs	r2, #22
 8001674:	601a      	str	r2, [r3, #0]
  return -1;
 8001676:	f04f 33ff 	mov.w	r3, #4294967295
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <_exit>:

void _exit (int status)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800168a:	f04f 31ff 	mov.w	r1, #4294967295
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f7ff ffe7 	bl	8001662 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001694:	e7fe      	b.n	8001694 <_exit+0x12>

08001696 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b086      	sub	sp, #24
 800169a:	af00      	add	r7, sp, #0
 800169c:	60f8      	str	r0, [r7, #12]
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a2:	2300      	movs	r3, #0
 80016a4:	617b      	str	r3, [r7, #20]
 80016a6:	e00a      	b.n	80016be <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016a8:	f3af 8000 	nop.w
 80016ac:	4601      	mov	r1, r0
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	1c5a      	adds	r2, r3, #1
 80016b2:	60ba      	str	r2, [r7, #8]
 80016b4:	b2ca      	uxtb	r2, r1
 80016b6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	3301      	adds	r3, #1
 80016bc:	617b      	str	r3, [r7, #20]
 80016be:	697a      	ldr	r2, [r7, #20]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	dbf0      	blt.n	80016a8 <_read+0x12>
  }

  return len;
 80016c6:	687b      	ldr	r3, [r7, #4]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]
 80016e0:	e009      	b.n	80016f6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	1c5a      	adds	r2, r3, #1
 80016e6:	60ba      	str	r2, [r7, #8]
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	3301      	adds	r3, #1
 80016f4:	617b      	str	r3, [r7, #20]
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	dbf1      	blt.n	80016e2 <_write+0x12>
  }
  return len;
 80016fe:	687b      	ldr	r3, [r7, #4]
}
 8001700:	4618      	mov	r0, r3
 8001702:	3718      	adds	r7, #24
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <_close>:

int _close(int file)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001710:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001714:	4618      	mov	r0, r3
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001730:	605a      	str	r2, [r3, #4]
  return 0;
 8001732:	2300      	movs	r3, #0
}
 8001734:	4618      	mov	r0, r3
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <_isatty>:

int _isatty(int file)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001748:	2301      	movs	r3, #1
}
 800174a:	4618      	mov	r0, r3
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001756:	b480      	push	{r7}
 8001758:	b085      	sub	sp, #20
 800175a:	af00      	add	r7, sp, #0
 800175c:	60f8      	str	r0, [r7, #12]
 800175e:	60b9      	str	r1, [r7, #8]
 8001760:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001762:	2300      	movs	r3, #0
}
 8001764:	4618      	mov	r0, r3
 8001766:	3714      	adds	r7, #20
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001778:	4a14      	ldr	r2, [pc, #80]	; (80017cc <_sbrk+0x5c>)
 800177a:	4b15      	ldr	r3, [pc, #84]	; (80017d0 <_sbrk+0x60>)
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001784:	4b13      	ldr	r3, [pc, #76]	; (80017d4 <_sbrk+0x64>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d102      	bne.n	8001792 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800178c:	4b11      	ldr	r3, [pc, #68]	; (80017d4 <_sbrk+0x64>)
 800178e:	4a12      	ldr	r2, [pc, #72]	; (80017d8 <_sbrk+0x68>)
 8001790:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001792:	4b10      	ldr	r3, [pc, #64]	; (80017d4 <_sbrk+0x64>)
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4413      	add	r3, r2
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	429a      	cmp	r2, r3
 800179e:	d207      	bcs.n	80017b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017a0:	f008 fc96 	bl	800a0d0 <__errno>
 80017a4:	4603      	mov	r3, r0
 80017a6:	220c      	movs	r2, #12
 80017a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017aa:	f04f 33ff 	mov.w	r3, #4294967295
 80017ae:	e009      	b.n	80017c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017b0:	4b08      	ldr	r3, [pc, #32]	; (80017d4 <_sbrk+0x64>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017b6:	4b07      	ldr	r3, [pc, #28]	; (80017d4 <_sbrk+0x64>)
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4413      	add	r3, r2
 80017be:	4a05      	ldr	r2, [pc, #20]	; (80017d4 <_sbrk+0x64>)
 80017c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017c2:	68fb      	ldr	r3, [r7, #12]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3718      	adds	r7, #24
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	24050000 	.word	0x24050000
 80017d0:	00000400 	.word	0x00000400
 80017d4:	24000544 	.word	0x24000544
 80017d8:	24004518 	.word	0x24004518

080017dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80017e0:	4b32      	ldr	r3, [pc, #200]	; (80018ac <SystemInit+0xd0>)
 80017e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017e6:	4a31      	ldr	r2, [pc, #196]	; (80018ac <SystemInit+0xd0>)
 80017e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80017f0:	4b2f      	ldr	r3, [pc, #188]	; (80018b0 <SystemInit+0xd4>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 030f 	and.w	r3, r3, #15
 80017f8:	2b06      	cmp	r3, #6
 80017fa:	d807      	bhi.n	800180c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80017fc:	4b2c      	ldr	r3, [pc, #176]	; (80018b0 <SystemInit+0xd4>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f023 030f 	bic.w	r3, r3, #15
 8001804:	4a2a      	ldr	r2, [pc, #168]	; (80018b0 <SystemInit+0xd4>)
 8001806:	f043 0307 	orr.w	r3, r3, #7
 800180a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800180c:	4b29      	ldr	r3, [pc, #164]	; (80018b4 <SystemInit+0xd8>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a28      	ldr	r2, [pc, #160]	; (80018b4 <SystemInit+0xd8>)
 8001812:	f043 0301 	orr.w	r3, r3, #1
 8001816:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001818:	4b26      	ldr	r3, [pc, #152]	; (80018b4 <SystemInit+0xd8>)
 800181a:	2200      	movs	r2, #0
 800181c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800181e:	4b25      	ldr	r3, [pc, #148]	; (80018b4 <SystemInit+0xd8>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	4924      	ldr	r1, [pc, #144]	; (80018b4 <SystemInit+0xd8>)
 8001824:	4b24      	ldr	r3, [pc, #144]	; (80018b8 <SystemInit+0xdc>)
 8001826:	4013      	ands	r3, r2
 8001828:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800182a:	4b21      	ldr	r3, [pc, #132]	; (80018b0 <SystemInit+0xd4>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0308 	and.w	r3, r3, #8
 8001832:	2b00      	cmp	r3, #0
 8001834:	d007      	beq.n	8001846 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001836:	4b1e      	ldr	r3, [pc, #120]	; (80018b0 <SystemInit+0xd4>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f023 030f 	bic.w	r3, r3, #15
 800183e:	4a1c      	ldr	r2, [pc, #112]	; (80018b0 <SystemInit+0xd4>)
 8001840:	f043 0307 	orr.w	r3, r3, #7
 8001844:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001846:	4b1b      	ldr	r3, [pc, #108]	; (80018b4 <SystemInit+0xd8>)
 8001848:	2200      	movs	r2, #0
 800184a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800184c:	4b19      	ldr	r3, [pc, #100]	; (80018b4 <SystemInit+0xd8>)
 800184e:	2200      	movs	r2, #0
 8001850:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001852:	4b18      	ldr	r3, [pc, #96]	; (80018b4 <SystemInit+0xd8>)
 8001854:	2200      	movs	r2, #0
 8001856:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001858:	4b16      	ldr	r3, [pc, #88]	; (80018b4 <SystemInit+0xd8>)
 800185a:	4a18      	ldr	r2, [pc, #96]	; (80018bc <SystemInit+0xe0>)
 800185c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800185e:	4b15      	ldr	r3, [pc, #84]	; (80018b4 <SystemInit+0xd8>)
 8001860:	4a17      	ldr	r2, [pc, #92]	; (80018c0 <SystemInit+0xe4>)
 8001862:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001864:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <SystemInit+0xd8>)
 8001866:	4a17      	ldr	r2, [pc, #92]	; (80018c4 <SystemInit+0xe8>)
 8001868:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800186a:	4b12      	ldr	r3, [pc, #72]	; (80018b4 <SystemInit+0xd8>)
 800186c:	2200      	movs	r2, #0
 800186e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001870:	4b10      	ldr	r3, [pc, #64]	; (80018b4 <SystemInit+0xd8>)
 8001872:	4a14      	ldr	r2, [pc, #80]	; (80018c4 <SystemInit+0xe8>)
 8001874:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001876:	4b0f      	ldr	r3, [pc, #60]	; (80018b4 <SystemInit+0xd8>)
 8001878:	2200      	movs	r2, #0
 800187a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800187c:	4b0d      	ldr	r3, [pc, #52]	; (80018b4 <SystemInit+0xd8>)
 800187e:	4a11      	ldr	r2, [pc, #68]	; (80018c4 <SystemInit+0xe8>)
 8001880:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001882:	4b0c      	ldr	r3, [pc, #48]	; (80018b4 <SystemInit+0xd8>)
 8001884:	2200      	movs	r2, #0
 8001886:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001888:	4b0a      	ldr	r3, [pc, #40]	; (80018b4 <SystemInit+0xd8>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a09      	ldr	r2, [pc, #36]	; (80018b4 <SystemInit+0xd8>)
 800188e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001892:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001894:	4b07      	ldr	r3, [pc, #28]	; (80018b4 <SystemInit+0xd8>)
 8001896:	2200      	movs	r2, #0
 8001898:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800189a:	4b0b      	ldr	r3, [pc, #44]	; (80018c8 <SystemInit+0xec>)
 800189c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80018a0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80018a2:	bf00      	nop
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	e000ed00 	.word	0xe000ed00
 80018b0:	52002000 	.word	0x52002000
 80018b4:	58024400 	.word	0x58024400
 80018b8:	eaf6ed7f 	.word	0xeaf6ed7f
 80018bc:	02020200 	.word	0x02020200
 80018c0:	01ff0000 	.word	0x01ff0000
 80018c4:	01010280 	.word	0x01010280
 80018c8:	52004000 	.word	0x52004000

080018cc <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b09c      	sub	sp, #112	; 0x70
 80018d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018d2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	605a      	str	r2, [r3, #4]
 80018dc:	609a      	str	r2, [r3, #8]
 80018de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018e0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018ec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
 80018fc:	615a      	str	r2, [r3, #20]
 80018fe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001900:	1d3b      	adds	r3, r7, #4
 8001902:	2234      	movs	r2, #52	; 0x34
 8001904:	2100      	movs	r1, #0
 8001906:	4618      	mov	r0, r3
 8001908:	f008 fb39 	bl	8009f7e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800190c:	4b51      	ldr	r3, [pc, #324]	; (8001a54 <MX_TIM1_Init+0x188>)
 800190e:	4a52      	ldr	r2, [pc, #328]	; (8001a58 <MX_TIM1_Init+0x18c>)
 8001910:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001912:	4b50      	ldr	r3, [pc, #320]	; (8001a54 <MX_TIM1_Init+0x188>)
 8001914:	2200      	movs	r2, #0
 8001916:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001918:	4b4e      	ldr	r3, [pc, #312]	; (8001a54 <MX_TIM1_Init+0x188>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800191e:	4b4d      	ldr	r3, [pc, #308]	; (8001a54 <MX_TIM1_Init+0x188>)
 8001920:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001924:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001926:	4b4b      	ldr	r3, [pc, #300]	; (8001a54 <MX_TIM1_Init+0x188>)
 8001928:	2200      	movs	r2, #0
 800192a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800192c:	4b49      	ldr	r3, [pc, #292]	; (8001a54 <MX_TIM1_Init+0x188>)
 800192e:	2200      	movs	r2, #0
 8001930:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001932:	4b48      	ldr	r3, [pc, #288]	; (8001a54 <MX_TIM1_Init+0x188>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001938:	4846      	ldr	r0, [pc, #280]	; (8001a54 <MX_TIM1_Init+0x188>)
 800193a:	f004 f8a6 	bl	8005a8a <HAL_TIM_Base_Init>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001944:	f7ff fd6a 	bl	800141c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001948:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800194c:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800194e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001952:	4619      	mov	r1, r3
 8001954:	483f      	ldr	r0, [pc, #252]	; (8001a54 <MX_TIM1_Init+0x188>)
 8001956:	f004 fa65 	bl	8005e24 <HAL_TIM_ConfigClockSource>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001960:	f7ff fd5c 	bl	800141c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001964:	483b      	ldr	r0, [pc, #236]	; (8001a54 <MX_TIM1_Init+0x188>)
 8001966:	f004 f8e7 	bl	8005b38 <HAL_TIM_PWM_Init>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001970:	f7ff fd54 	bl	800141c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001974:	2300      	movs	r3, #0
 8001976:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001978:	2300      	movs	r3, #0
 800197a:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800197c:	2300      	movs	r3, #0
 800197e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001980:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001984:	4619      	mov	r1, r3
 8001986:	4833      	ldr	r0, [pc, #204]	; (8001a54 <MX_TIM1_Init+0x188>)
 8001988:	f004 ff5e 	bl	8006848 <HAL_TIMEx_MasterConfigSynchronization>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001992:	f7ff fd43 	bl	800141c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001996:	2360      	movs	r3, #96	; 0x60
 8001998:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 800199a:	2300      	movs	r3, #0
 800199c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800199e:	2300      	movs	r3, #0
 80019a0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019a2:	2300      	movs	r3, #0
 80019a4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019a6:	2300      	movs	r3, #0
 80019a8:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019aa:	2300      	movs	r3, #0
 80019ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019ae:	2300      	movs	r3, #0
 80019b0:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019b2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80019b6:	2200      	movs	r2, #0
 80019b8:	4619      	mov	r1, r3
 80019ba:	4826      	ldr	r0, [pc, #152]	; (8001a54 <MX_TIM1_Init+0x188>)
 80019bc:	f004 f91e 	bl	8005bfc <HAL_TIM_PWM_ConfigChannel>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80019c6:	f7ff fd29 	bl	800141c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019ca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80019ce:	2204      	movs	r2, #4
 80019d0:	4619      	mov	r1, r3
 80019d2:	4820      	ldr	r0, [pc, #128]	; (8001a54 <MX_TIM1_Init+0x188>)
 80019d4:	f004 f912 	bl	8005bfc <HAL_TIM_PWM_ConfigChannel>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80019de:	f7ff fd1d 	bl	800141c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019e2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80019e6:	2208      	movs	r2, #8
 80019e8:	4619      	mov	r1, r3
 80019ea:	481a      	ldr	r0, [pc, #104]	; (8001a54 <MX_TIM1_Init+0x188>)
 80019ec:	f004 f906 	bl	8005bfc <HAL_TIM_PWM_ConfigChannel>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80019f6:	f7ff fd11 	bl	800141c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019fa:	2300      	movs	r3, #0
 80019fc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a06:	2300      	movs	r3, #0
 8001a08:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8001a0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a0e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a14:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 8001a1a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a1e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a20:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a24:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a26:	2300      	movs	r3, #0
 8001a28:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8001a2a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a2e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	4619      	mov	r1, r3
 8001a34:	4807      	ldr	r0, [pc, #28]	; (8001a54 <MX_TIM1_Init+0x188>)
 8001a36:	f004 ffa3 	bl	8006980 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_TIM1_Init+0x178>
  {
    Error_Handler();
 8001a40:	f7ff fcec 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a44:	4803      	ldr	r0, [pc, #12]	; (8001a54 <MX_TIM1_Init+0x188>)
 8001a46:	f000 f88f 	bl	8001b68 <HAL_TIM_MspPostInit>

}
 8001a4a:	bf00      	nop
 8001a4c:	3770      	adds	r7, #112	; 0x70
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	24000548 	.word	0x24000548
 8001a58:	40010000 	.word	0x40010000

08001a5c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b088      	sub	sp, #32
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a62:	f107 0310 	add.w	r3, r7, #16
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	609a      	str	r2, [r3, #8]
 8001a6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a70:	1d3b      	adds	r3, r7, #4
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a7a:	4b1e      	ldr	r3, [pc, #120]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001a7c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a80:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1920-1;
 8001a82:	4b1c      	ldr	r3, [pc, #112]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001a84:	f240 727f 	movw	r2, #1919	; 0x77f
 8001a88:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a8a:	4b1a      	ldr	r3, [pc, #104]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001a90:	4b18      	ldr	r3, [pc, #96]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001a92:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a96:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a98:	4b16      	ldr	r3, [pc, #88]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a9e:	4b15      	ldr	r3, [pc, #84]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001aa4:	4813      	ldr	r0, [pc, #76]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001aa6:	f003 fff0 	bl	8005a8a <HAL_TIM_Base_Init>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001ab0:	f7ff fcb4 	bl	800141c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ab4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ab8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001aba:	f107 0310 	add.w	r3, r7, #16
 8001abe:	4619      	mov	r1, r3
 8001ac0:	480c      	ldr	r0, [pc, #48]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001ac2:	f004 f9af 	bl	8005e24 <HAL_TIM_ConfigClockSource>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001acc:	f7ff fca6 	bl	800141c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	4619      	mov	r1, r3
 8001adc:	4805      	ldr	r0, [pc, #20]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001ade:	f004 feb3 	bl	8006848 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001ae8:	f7ff fc98 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001aec:	bf00      	nop
 8001aee:	3720      	adds	r7, #32
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	24000594 	.word	0x24000594

08001af8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a16      	ldr	r2, [pc, #88]	; (8001b60 <HAL_TIM_Base_MspInit+0x68>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d10f      	bne.n	8001b2a <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b0a:	4b16      	ldr	r3, [pc, #88]	; (8001b64 <HAL_TIM_Base_MspInit+0x6c>)
 8001b0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001b10:	4a14      	ldr	r2, [pc, #80]	; (8001b64 <HAL_TIM_Base_MspInit+0x6c>)
 8001b12:	f043 0301 	orr.w	r3, r3, #1
 8001b16:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001b1a:	4b12      	ldr	r3, [pc, #72]	; (8001b64 <HAL_TIM_Base_MspInit+0x6c>)
 8001b1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001b20:	f003 0301 	and.w	r3, r3, #1
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001b28:	e013      	b.n	8001b52 <HAL_TIM_Base_MspInit+0x5a>
  else if(tim_baseHandle->Instance==TIM2)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b32:	d10e      	bne.n	8001b52 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b34:	4b0b      	ldr	r3, [pc, #44]	; (8001b64 <HAL_TIM_Base_MspInit+0x6c>)
 8001b36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	; (8001b64 <HAL_TIM_Base_MspInit+0x6c>)
 8001b3c:	f043 0301 	orr.w	r3, r3, #1
 8001b40:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001b44:	4b07      	ldr	r3, [pc, #28]	; (8001b64 <HAL_TIM_Base_MspInit+0x6c>)
 8001b46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	60bb      	str	r3, [r7, #8]
 8001b50:	68bb      	ldr	r3, [r7, #8]
}
 8001b52:	bf00      	nop
 8001b54:	3714      	adds	r7, #20
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	40010000 	.word	0x40010000
 8001b64:	58024400 	.word	0x58024400

08001b68 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b088      	sub	sp, #32
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 030c 	add.w	r3, r7, #12
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a13      	ldr	r2, [pc, #76]	; (8001bd4 <HAL_TIM_MspPostInit+0x6c>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d11f      	bne.n	8001bca <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8a:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <HAL_TIM_MspPostInit+0x70>)
 8001b8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b90:	4a11      	ldr	r2, [pc, #68]	; (8001bd8 <HAL_TIM_MspPostInit+0x70>)
 8001b92:	f043 0301 	orr.w	r3, r3, #1
 8001b96:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b9a:	4b0f      	ldr	r3, [pc, #60]	; (8001bd8 <HAL_TIM_MspPostInit+0x70>)
 8001b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	60bb      	str	r3, [r7, #8]
 8001ba6:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001ba8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001bac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bbe:	f107 030c 	add.w	r3, r7, #12
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4805      	ldr	r0, [pc, #20]	; (8001bdc <HAL_TIM_MspPostInit+0x74>)
 8001bc6:	f000 fa83 	bl	80020d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001bca:	bf00      	nop
 8001bcc:	3720      	adds	r7, #32
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40010000 	.word	0x40010000
 8001bd8:	58024400 	.word	0x58024400
 8001bdc:	58020000 	.word	0x58020000

08001be0 <MX_UART5_Init>:

UART_HandleTypeDef huart5;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001be4:	4b22      	ldr	r3, [pc, #136]	; (8001c70 <MX_UART5_Init+0x90>)
 8001be6:	4a23      	ldr	r2, [pc, #140]	; (8001c74 <MX_UART5_Init+0x94>)
 8001be8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8001bea:	4b21      	ldr	r3, [pc, #132]	; (8001c70 <MX_UART5_Init+0x90>)
 8001bec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001bf0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001bf2:	4b1f      	ldr	r3, [pc, #124]	; (8001c70 <MX_UART5_Init+0x90>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001bf8:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <MX_UART5_Init+0x90>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001bfe:	4b1c      	ldr	r3, [pc, #112]	; (8001c70 <MX_UART5_Init+0x90>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001c04:	4b1a      	ldr	r3, [pc, #104]	; (8001c70 <MX_UART5_Init+0x90>)
 8001c06:	220c      	movs	r2, #12
 8001c08:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c0a:	4b19      	ldr	r3, [pc, #100]	; (8001c70 <MX_UART5_Init+0x90>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c10:	4b17      	ldr	r3, [pc, #92]	; (8001c70 <MX_UART5_Init+0x90>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c16:	4b16      	ldr	r3, [pc, #88]	; (8001c70 <MX_UART5_Init+0x90>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c1c:	4b14      	ldr	r3, [pc, #80]	; (8001c70 <MX_UART5_Init+0x90>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c22:	4b13      	ldr	r3, [pc, #76]	; (8001c70 <MX_UART5_Init+0x90>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001c28:	4811      	ldr	r0, [pc, #68]	; (8001c70 <MX_UART5_Init+0x90>)
 8001c2a:	f004 ff49 	bl	8006ac0 <HAL_UART_Init>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8001c34:	f7ff fbf2 	bl	800141c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c38:	2100      	movs	r1, #0
 8001c3a:	480d      	ldr	r0, [pc, #52]	; (8001c70 <MX_UART5_Init+0x90>)
 8001c3c:	f006 f8dd 	bl	8007dfa <HAL_UARTEx_SetTxFifoThreshold>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8001c46:	f7ff fbe9 	bl	800141c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	4808      	ldr	r0, [pc, #32]	; (8001c70 <MX_UART5_Init+0x90>)
 8001c4e:	f006 f912 	bl	8007e76 <HAL_UARTEx_SetRxFifoThreshold>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8001c58:	f7ff fbe0 	bl	800141c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8001c5c:	4804      	ldr	r0, [pc, #16]	; (8001c70 <MX_UART5_Init+0x90>)
 8001c5e:	f006 f893 	bl	8007d88 <HAL_UARTEx_DisableFifoMode>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8001c68:	f7ff fbd8 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	240005e0 	.word	0x240005e0
 8001c74:	40005000 	.word	0x40005000

08001c78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b0b8      	sub	sp, #224	; 0xe0
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c80:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c90:	f107 0310 	add.w	r3, r7, #16
 8001c94:	22b8      	movs	r2, #184	; 0xb8
 8001c96:	2100      	movs	r1, #0
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f008 f970 	bl	8009f7e <memset>
  if(uartHandle->Instance==UART5)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a26      	ldr	r2, [pc, #152]	; (8001d3c <HAL_UART_MspInit+0xc4>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d145      	bne.n	8001d34 <HAL_UART_MspInit+0xbc>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8001ca8:	f04f 0202 	mov.w	r2, #2
 8001cac:	f04f 0300 	mov.w	r3, #0
 8001cb0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cba:	f107 0310 	add.w	r3, r7, #16
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f001 fb88 	bl	80033d4 <HAL_RCCEx_PeriphCLKConfig>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001cca:	f7ff fba7 	bl	800141c <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001cce:	4b1c      	ldr	r3, [pc, #112]	; (8001d40 <HAL_UART_MspInit+0xc8>)
 8001cd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001cd4:	4a1a      	ldr	r2, [pc, #104]	; (8001d40 <HAL_UART_MspInit+0xc8>)
 8001cd6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001cda:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001cde:	4b18      	ldr	r3, [pc, #96]	; (8001d40 <HAL_UART_MspInit+0xc8>)
 8001ce0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001ce4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ce8:	60fb      	str	r3, [r7, #12]
 8001cea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cec:	4b14      	ldr	r3, [pc, #80]	; (8001d40 <HAL_UART_MspInit+0xc8>)
 8001cee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001cf2:	4a13      	ldr	r2, [pc, #76]	; (8001d40 <HAL_UART_MspInit+0xc8>)
 8001cf4:	f043 0302 	orr.w	r3, r3, #2
 8001cf8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001cfc:	4b10      	ldr	r3, [pc, #64]	; (8001d40 <HAL_UART_MspInit+0xc8>)
 8001cfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	60bb      	str	r3, [r7, #8]
 8001d08:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PB5     ------> UART5_RX
    PB6     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001d0a:	2360      	movs	r3, #96	; 0x60
 8001d0c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d10:	2302      	movs	r3, #2
 8001d12:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8001d22:	230e      	movs	r3, #14
 8001d24:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d28:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4805      	ldr	r0, [pc, #20]	; (8001d44 <HAL_UART_MspInit+0xcc>)
 8001d30:	f000 f9ce 	bl	80020d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8001d34:	bf00      	nop
 8001d36:	37e0      	adds	r7, #224	; 0xe0
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40005000 	.word	0x40005000
 8001d40:	58024400 	.word	0x58024400
 8001d44:	58020400 	.word	0x58020400

08001d48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001d48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d80 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001d4c:	f7ff fd46 	bl	80017dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d50:	480c      	ldr	r0, [pc, #48]	; (8001d84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d52:	490d      	ldr	r1, [pc, #52]	; (8001d88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d54:	4a0d      	ldr	r2, [pc, #52]	; (8001d8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d58:	e002      	b.n	8001d60 <LoopCopyDataInit>

08001d5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d5e:	3304      	adds	r3, #4

08001d60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d64:	d3f9      	bcc.n	8001d5a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d66:	4a0a      	ldr	r2, [pc, #40]	; (8001d90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d68:	4c0a      	ldr	r4, [pc, #40]	; (8001d94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d6c:	e001      	b.n	8001d72 <LoopFillZerobss>

08001d6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d70:	3204      	adds	r2, #4

08001d72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d74:	d3fb      	bcc.n	8001d6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d76:	f008 f9b1 	bl	800a0dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d7a:	f7ff fac5 	bl	8001308 <main>
  bx  lr
 8001d7e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d80:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001d84:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001d88:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8001d8c:	0800c56c 	.word	0x0800c56c
  ldr r2, =_sbss
 8001d90:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 8001d94:	24004518 	.word	0x24004518

08001d98 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d98:	e7fe      	b.n	8001d98 <ADC3_IRQHandler>
	...

08001d9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001da2:	2003      	movs	r0, #3
 8001da4:	f000 f962 	bl	800206c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001da8:	f001 f93e 	bl	8003028 <HAL_RCC_GetSysClockFreq>
 8001dac:	4602      	mov	r2, r0
 8001dae:	4b15      	ldr	r3, [pc, #84]	; (8001e04 <HAL_Init+0x68>)
 8001db0:	699b      	ldr	r3, [r3, #24]
 8001db2:	0a1b      	lsrs	r3, r3, #8
 8001db4:	f003 030f 	and.w	r3, r3, #15
 8001db8:	4913      	ldr	r1, [pc, #76]	; (8001e08 <HAL_Init+0x6c>)
 8001dba:	5ccb      	ldrb	r3, [r1, r3]
 8001dbc:	f003 031f 	and.w	r3, r3, #31
 8001dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8001dc4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001dc6:	4b0f      	ldr	r3, [pc, #60]	; (8001e04 <HAL_Init+0x68>)
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	4a0e      	ldr	r2, [pc, #56]	; (8001e08 <HAL_Init+0x6c>)
 8001dd0:	5cd3      	ldrb	r3, [r2, r3]
 8001dd2:	f003 031f 	and.w	r3, r3, #31
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ddc:	4a0b      	ldr	r2, [pc, #44]	; (8001e0c <HAL_Init+0x70>)
 8001dde:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001de0:	4a0b      	ldr	r2, [pc, #44]	; (8001e10 <HAL_Init+0x74>)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001de6:	200f      	movs	r0, #15
 8001de8:	f000 f814 	bl	8001e14 <HAL_InitTick>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e002      	b.n	8001dfc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001df6:	f7ff fbeb 	bl	80015d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dfa:	2300      	movs	r3, #0
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	58024400 	.word	0x58024400
 8001e08:	0800c1b4 	.word	0x0800c1b4
 8001e0c:	24000004 	.word	0x24000004
 8001e10:	24000000 	.word	0x24000000

08001e14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001e1c:	4b15      	ldr	r3, [pc, #84]	; (8001e74 <HAL_InitTick+0x60>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d101      	bne.n	8001e28 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e021      	b.n	8001e6c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001e28:	4b13      	ldr	r3, [pc, #76]	; (8001e78 <HAL_InitTick+0x64>)
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	4b11      	ldr	r3, [pc, #68]	; (8001e74 <HAL_InitTick+0x60>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	4619      	mov	r1, r3
 8001e32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f000 f939 	bl	80020b6 <HAL_SYSTICK_Config>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e00e      	b.n	8001e6c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2b0f      	cmp	r3, #15
 8001e52:	d80a      	bhi.n	8001e6a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e54:	2200      	movs	r2, #0
 8001e56:	6879      	ldr	r1, [r7, #4]
 8001e58:	f04f 30ff 	mov.w	r0, #4294967295
 8001e5c:	f000 f911 	bl	8002082 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e60:	4a06      	ldr	r2, [pc, #24]	; (8001e7c <HAL_InitTick+0x68>)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e66:	2300      	movs	r3, #0
 8001e68:	e000      	b.n	8001e6c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	2400000c 	.word	0x2400000c
 8001e78:	24000000 	.word	0x24000000
 8001e7c:	24000008 	.word	0x24000008

08001e80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e84:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <HAL_IncTick+0x20>)
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	461a      	mov	r2, r3
 8001e8a:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <HAL_IncTick+0x24>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4413      	add	r3, r2
 8001e90:	4a04      	ldr	r2, [pc, #16]	; (8001ea4 <HAL_IncTick+0x24>)
 8001e92:	6013      	str	r3, [r2, #0]
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	2400000c 	.word	0x2400000c
 8001ea4:	24000674 	.word	0x24000674

08001ea8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001eac:	4b03      	ldr	r3, [pc, #12]	; (8001ebc <HAL_GetTick+0x14>)
 8001eae:	681b      	ldr	r3, [r3, #0]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	24000674 	.word	0x24000674

08001ec0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ec8:	f7ff ffee 	bl	8001ea8 <HAL_GetTick>
 8001ecc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed8:	d005      	beq.n	8001ee6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eda:	4b0a      	ldr	r3, [pc, #40]	; (8001f04 <HAL_Delay+0x44>)
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	461a      	mov	r2, r3
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ee6:	bf00      	nop
 8001ee8:	f7ff ffde 	bl	8001ea8 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d8f7      	bhi.n	8001ee8 <HAL_Delay+0x28>
  {
  }
}
 8001ef8:	bf00      	nop
 8001efa:	bf00      	nop
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	2400000c 	.word	0x2400000c

08001f08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f003 0307 	and.w	r3, r3, #7
 8001f16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f18:	4b0b      	ldr	r3, [pc, #44]	; (8001f48 <__NVIC_SetPriorityGrouping+0x40>)
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f1e:	68ba      	ldr	r2, [r7, #8]
 8001f20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f24:	4013      	ands	r3, r2
 8001f26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001f30:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <__NVIC_SetPriorityGrouping+0x44>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f36:	4a04      	ldr	r2, [pc, #16]	; (8001f48 <__NVIC_SetPriorityGrouping+0x40>)
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	60d3      	str	r3, [r2, #12]
}
 8001f3c:	bf00      	nop
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	e000ed00 	.word	0xe000ed00
 8001f4c:	05fa0000 	.word	0x05fa0000

08001f50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f54:	4b04      	ldr	r3, [pc, #16]	; (8001f68 <__NVIC_GetPriorityGrouping+0x18>)
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	0a1b      	lsrs	r3, r3, #8
 8001f5a:	f003 0307 	and.w	r3, r3, #7
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	e000ed00 	.word	0xe000ed00

08001f6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	6039      	str	r1, [r7, #0]
 8001f76:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001f78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	db0a      	blt.n	8001f96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	b2da      	uxtb	r2, r3
 8001f84:	490c      	ldr	r1, [pc, #48]	; (8001fb8 <__NVIC_SetPriority+0x4c>)
 8001f86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f8a:	0112      	lsls	r2, r2, #4
 8001f8c:	b2d2      	uxtb	r2, r2
 8001f8e:	440b      	add	r3, r1
 8001f90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f94:	e00a      	b.n	8001fac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	b2da      	uxtb	r2, r3
 8001f9a:	4908      	ldr	r1, [pc, #32]	; (8001fbc <__NVIC_SetPriority+0x50>)
 8001f9c:	88fb      	ldrh	r3, [r7, #6]
 8001f9e:	f003 030f 	and.w	r3, r3, #15
 8001fa2:	3b04      	subs	r3, #4
 8001fa4:	0112      	lsls	r2, r2, #4
 8001fa6:	b2d2      	uxtb	r2, r2
 8001fa8:	440b      	add	r3, r1
 8001faa:	761a      	strb	r2, [r3, #24]
}
 8001fac:	bf00      	nop
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	e000e100 	.word	0xe000e100
 8001fbc:	e000ed00 	.word	0xe000ed00

08001fc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b089      	sub	sp, #36	; 0x24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f003 0307 	and.w	r3, r3, #7
 8001fd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	f1c3 0307 	rsb	r3, r3, #7
 8001fda:	2b04      	cmp	r3, #4
 8001fdc:	bf28      	it	cs
 8001fde:	2304      	movcs	r3, #4
 8001fe0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	3304      	adds	r3, #4
 8001fe6:	2b06      	cmp	r3, #6
 8001fe8:	d902      	bls.n	8001ff0 <NVIC_EncodePriority+0x30>
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	3b03      	subs	r3, #3
 8001fee:	e000      	b.n	8001ff2 <NVIC_EncodePriority+0x32>
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffe:	43da      	mvns	r2, r3
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	401a      	ands	r2, r3
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002008:	f04f 31ff 	mov.w	r1, #4294967295
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	fa01 f303 	lsl.w	r3, r1, r3
 8002012:	43d9      	mvns	r1, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002018:	4313      	orrs	r3, r2
         );
}
 800201a:	4618      	mov	r0, r3
 800201c:	3724      	adds	r7, #36	; 0x24
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
	...

08002028 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	3b01      	subs	r3, #1
 8002034:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002038:	d301      	bcc.n	800203e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800203a:	2301      	movs	r3, #1
 800203c:	e00f      	b.n	800205e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800203e:	4a0a      	ldr	r2, [pc, #40]	; (8002068 <SysTick_Config+0x40>)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	3b01      	subs	r3, #1
 8002044:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002046:	210f      	movs	r1, #15
 8002048:	f04f 30ff 	mov.w	r0, #4294967295
 800204c:	f7ff ff8e 	bl	8001f6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002050:	4b05      	ldr	r3, [pc, #20]	; (8002068 <SysTick_Config+0x40>)
 8002052:	2200      	movs	r2, #0
 8002054:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002056:	4b04      	ldr	r3, [pc, #16]	; (8002068 <SysTick_Config+0x40>)
 8002058:	2207      	movs	r2, #7
 800205a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	e000e010 	.word	0xe000e010

0800206c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	f7ff ff47 	bl	8001f08 <__NVIC_SetPriorityGrouping>
}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b086      	sub	sp, #24
 8002086:	af00      	add	r7, sp, #0
 8002088:	4603      	mov	r3, r0
 800208a:	60b9      	str	r1, [r7, #8]
 800208c:	607a      	str	r2, [r7, #4]
 800208e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002090:	f7ff ff5e 	bl	8001f50 <__NVIC_GetPriorityGrouping>
 8002094:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	68b9      	ldr	r1, [r7, #8]
 800209a:	6978      	ldr	r0, [r7, #20]
 800209c:	f7ff ff90 	bl	8001fc0 <NVIC_EncodePriority>
 80020a0:	4602      	mov	r2, r0
 80020a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80020a6:	4611      	mov	r1, r2
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7ff ff5f 	bl	8001f6c <__NVIC_SetPriority>
}
 80020ae:	bf00      	nop
 80020b0:	3718      	adds	r7, #24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b082      	sub	sp, #8
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f7ff ffb2 	bl	8002028 <SysTick_Config>
 80020c4:	4603      	mov	r3, r0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
	...

080020d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b089      	sub	sp, #36	; 0x24
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80020da:	2300      	movs	r3, #0
 80020dc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80020de:	4b86      	ldr	r3, [pc, #536]	; (80022f8 <HAL_GPIO_Init+0x228>)
 80020e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80020e2:	e18c      	b.n	80023fe <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	2101      	movs	r1, #1
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	fa01 f303 	lsl.w	r3, r1, r3
 80020f0:	4013      	ands	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f000 817e 	beq.w	80023f8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f003 0303 	and.w	r3, r3, #3
 8002104:	2b01      	cmp	r3, #1
 8002106:	d005      	beq.n	8002114 <HAL_GPIO_Init+0x44>
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f003 0303 	and.w	r3, r3, #3
 8002110:	2b02      	cmp	r3, #2
 8002112:	d130      	bne.n	8002176 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	2203      	movs	r2, #3
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	43db      	mvns	r3, r3
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	4013      	ands	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	68da      	ldr	r2, [r3, #12]
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	005b      	lsls	r3, r3, #1
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	4313      	orrs	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800214a:	2201      	movs	r2, #1
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	fa02 f303 	lsl.w	r3, r2, r3
 8002152:	43db      	mvns	r3, r3
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	4013      	ands	r3, r2
 8002158:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	091b      	lsrs	r3, r3, #4
 8002160:	f003 0201 	and.w	r2, r3, #1
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	fa02 f303 	lsl.w	r3, r2, r3
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	4313      	orrs	r3, r2
 800216e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 0303 	and.w	r3, r3, #3
 800217e:	2b03      	cmp	r3, #3
 8002180:	d017      	beq.n	80021b2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	2203      	movs	r2, #3
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43db      	mvns	r3, r3
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	4013      	ands	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	fa02 f303 	lsl.w	r3, r2, r3
 80021a6:	69ba      	ldr	r2, [r7, #24]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	69ba      	ldr	r2, [r7, #24]
 80021b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f003 0303 	and.w	r3, r3, #3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d123      	bne.n	8002206 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	08da      	lsrs	r2, r3, #3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	3208      	adds	r2, #8
 80021c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	220f      	movs	r2, #15
 80021d6:	fa02 f303 	lsl.w	r3, r2, r3
 80021da:	43db      	mvns	r3, r3
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	4013      	ands	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	691a      	ldr	r2, [r3, #16]
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	f003 0307 	and.w	r3, r3, #7
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	08da      	lsrs	r2, r3, #3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3208      	adds	r2, #8
 8002200:	69b9      	ldr	r1, [r7, #24]
 8002202:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	2203      	movs	r2, #3
 8002212:	fa02 f303 	lsl.w	r3, r2, r3
 8002216:	43db      	mvns	r3, r3
 8002218:	69ba      	ldr	r2, [r7, #24]
 800221a:	4013      	ands	r3, r2
 800221c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f003 0203 	and.w	r2, r3, #3
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	4313      	orrs	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002242:	2b00      	cmp	r3, #0
 8002244:	f000 80d8 	beq.w	80023f8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002248:	4b2c      	ldr	r3, [pc, #176]	; (80022fc <HAL_GPIO_Init+0x22c>)
 800224a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800224e:	4a2b      	ldr	r2, [pc, #172]	; (80022fc <HAL_GPIO_Init+0x22c>)
 8002250:	f043 0302 	orr.w	r3, r3, #2
 8002254:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002258:	4b28      	ldr	r3, [pc, #160]	; (80022fc <HAL_GPIO_Init+0x22c>)
 800225a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002266:	4a26      	ldr	r2, [pc, #152]	; (8002300 <HAL_GPIO_Init+0x230>)
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	089b      	lsrs	r3, r3, #2
 800226c:	3302      	adds	r3, #2
 800226e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002272:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	f003 0303 	and.w	r3, r3, #3
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	220f      	movs	r2, #15
 800227e:	fa02 f303 	lsl.w	r3, r2, r3
 8002282:	43db      	mvns	r3, r3
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	4013      	ands	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a1d      	ldr	r2, [pc, #116]	; (8002304 <HAL_GPIO_Init+0x234>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d04a      	beq.n	8002328 <HAL_GPIO_Init+0x258>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a1c      	ldr	r2, [pc, #112]	; (8002308 <HAL_GPIO_Init+0x238>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d02b      	beq.n	80022f2 <HAL_GPIO_Init+0x222>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a1b      	ldr	r2, [pc, #108]	; (800230c <HAL_GPIO_Init+0x23c>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d025      	beq.n	80022ee <HAL_GPIO_Init+0x21e>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a1a      	ldr	r2, [pc, #104]	; (8002310 <HAL_GPIO_Init+0x240>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d01f      	beq.n	80022ea <HAL_GPIO_Init+0x21a>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a19      	ldr	r2, [pc, #100]	; (8002314 <HAL_GPIO_Init+0x244>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d019      	beq.n	80022e6 <HAL_GPIO_Init+0x216>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a18      	ldr	r2, [pc, #96]	; (8002318 <HAL_GPIO_Init+0x248>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d013      	beq.n	80022e2 <HAL_GPIO_Init+0x212>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a17      	ldr	r2, [pc, #92]	; (800231c <HAL_GPIO_Init+0x24c>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d00d      	beq.n	80022de <HAL_GPIO_Init+0x20e>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a16      	ldr	r2, [pc, #88]	; (8002320 <HAL_GPIO_Init+0x250>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d007      	beq.n	80022da <HAL_GPIO_Init+0x20a>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a15      	ldr	r2, [pc, #84]	; (8002324 <HAL_GPIO_Init+0x254>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d101      	bne.n	80022d6 <HAL_GPIO_Init+0x206>
 80022d2:	2309      	movs	r3, #9
 80022d4:	e029      	b.n	800232a <HAL_GPIO_Init+0x25a>
 80022d6:	230a      	movs	r3, #10
 80022d8:	e027      	b.n	800232a <HAL_GPIO_Init+0x25a>
 80022da:	2307      	movs	r3, #7
 80022dc:	e025      	b.n	800232a <HAL_GPIO_Init+0x25a>
 80022de:	2306      	movs	r3, #6
 80022e0:	e023      	b.n	800232a <HAL_GPIO_Init+0x25a>
 80022e2:	2305      	movs	r3, #5
 80022e4:	e021      	b.n	800232a <HAL_GPIO_Init+0x25a>
 80022e6:	2304      	movs	r3, #4
 80022e8:	e01f      	b.n	800232a <HAL_GPIO_Init+0x25a>
 80022ea:	2303      	movs	r3, #3
 80022ec:	e01d      	b.n	800232a <HAL_GPIO_Init+0x25a>
 80022ee:	2302      	movs	r3, #2
 80022f0:	e01b      	b.n	800232a <HAL_GPIO_Init+0x25a>
 80022f2:	2301      	movs	r3, #1
 80022f4:	e019      	b.n	800232a <HAL_GPIO_Init+0x25a>
 80022f6:	bf00      	nop
 80022f8:	58000080 	.word	0x58000080
 80022fc:	58024400 	.word	0x58024400
 8002300:	58000400 	.word	0x58000400
 8002304:	58020000 	.word	0x58020000
 8002308:	58020400 	.word	0x58020400
 800230c:	58020800 	.word	0x58020800
 8002310:	58020c00 	.word	0x58020c00
 8002314:	58021000 	.word	0x58021000
 8002318:	58021400 	.word	0x58021400
 800231c:	58021800 	.word	0x58021800
 8002320:	58021c00 	.word	0x58021c00
 8002324:	58022400 	.word	0x58022400
 8002328:	2300      	movs	r3, #0
 800232a:	69fa      	ldr	r2, [r7, #28]
 800232c:	f002 0203 	and.w	r2, r2, #3
 8002330:	0092      	lsls	r2, r2, #2
 8002332:	4093      	lsls	r3, r2
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	4313      	orrs	r3, r2
 8002338:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800233a:	4938      	ldr	r1, [pc, #224]	; (800241c <HAL_GPIO_Init+0x34c>)
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	089b      	lsrs	r3, r3, #2
 8002340:	3302      	adds	r3, #2
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002348:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	43db      	mvns	r3, r3
 8002354:	69ba      	ldr	r2, [r7, #24]
 8002356:	4013      	ands	r3, r2
 8002358:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d003      	beq.n	800236e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	4313      	orrs	r3, r2
 800236c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800236e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002376:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	43db      	mvns	r3, r3
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	4013      	ands	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d003      	beq.n	800239c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	4313      	orrs	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800239c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	43db      	mvns	r3, r3
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4013      	ands	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d003      	beq.n	80023c8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	43db      	mvns	r3, r3
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	4013      	ands	r3, r2
 80023dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d003      	beq.n	80023f2 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80023ea:	69ba      	ldr	r2, [r7, #24]
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	3301      	adds	r3, #1
 80023fc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	fa22 f303 	lsr.w	r3, r2, r3
 8002408:	2b00      	cmp	r3, #0
 800240a:	f47f ae6b 	bne.w	80020e4 <HAL_GPIO_Init+0x14>
  }
}
 800240e:	bf00      	nop
 8002410:	bf00      	nop
 8002412:	3724      	adds	r7, #36	; 0x24
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	58000400 	.word	0x58000400

08002420 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	460b      	mov	r3, r1
 800242a:	807b      	strh	r3, [r7, #2]
 800242c:	4613      	mov	r3, r2
 800242e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002430:	787b      	ldrb	r3, [r7, #1]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d003      	beq.n	800243e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002436:	887a      	ldrh	r2, [r7, #2]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800243c:	e003      	b.n	8002446 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800243e:	887b      	ldrh	r3, [r7, #2]
 8002440:	041a      	lsls	r2, r3, #16
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	619a      	str	r2, [r3, #24]
}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
	...

08002454 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800245c:	4b29      	ldr	r3, [pc, #164]	; (8002504 <HAL_PWREx_ConfigSupply+0xb0>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	f003 0307 	and.w	r3, r3, #7
 8002464:	2b06      	cmp	r3, #6
 8002466:	d00a      	beq.n	800247e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002468:	4b26      	ldr	r3, [pc, #152]	; (8002504 <HAL_PWREx_ConfigSupply+0xb0>)
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	429a      	cmp	r2, r3
 8002474:	d001      	beq.n	800247a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e03f      	b.n	80024fa <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800247a:	2300      	movs	r3, #0
 800247c:	e03d      	b.n	80024fa <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800247e:	4b21      	ldr	r3, [pc, #132]	; (8002504 <HAL_PWREx_ConfigSupply+0xb0>)
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8002486:	491f      	ldr	r1, [pc, #124]	; (8002504 <HAL_PWREx_ConfigSupply+0xb0>)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	4313      	orrs	r3, r2
 800248c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800248e:	f7ff fd0b 	bl	8001ea8 <HAL_GetTick>
 8002492:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002494:	e009      	b.n	80024aa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002496:	f7ff fd07 	bl	8001ea8 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80024a4:	d901      	bls.n	80024aa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e027      	b.n	80024fa <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80024aa:	4b16      	ldr	r3, [pc, #88]	; (8002504 <HAL_PWREx_ConfigSupply+0xb0>)
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024b6:	d1ee      	bne.n	8002496 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b1e      	cmp	r3, #30
 80024bc:	d008      	beq.n	80024d0 <HAL_PWREx_ConfigSupply+0x7c>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2b2e      	cmp	r3, #46	; 0x2e
 80024c2:	d005      	beq.n	80024d0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2b1d      	cmp	r3, #29
 80024c8:	d002      	beq.n	80024d0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2b2d      	cmp	r3, #45	; 0x2d
 80024ce:	d113      	bne.n	80024f8 <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80024d0:	f7ff fcea 	bl	8001ea8 <HAL_GetTick>
 80024d4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80024d6:	e009      	b.n	80024ec <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80024d8:	f7ff fce6 	bl	8001ea8 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80024e6:	d901      	bls.n	80024ec <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e006      	b.n	80024fa <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80024ec:	4b05      	ldr	r3, [pc, #20]	; (8002504 <HAL_PWREx_ConfigSupply+0xb0>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	f003 0311 	and.w	r3, r3, #17
 80024f4:	2b11      	cmp	r3, #17
 80024f6:	d1ef      	bne.n	80024d8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	58024800 	.word	0x58024800

08002508 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08c      	sub	sp, #48	; 0x30
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e3c8      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	f000 8087 	beq.w	8002636 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002528:	4b88      	ldr	r3, [pc, #544]	; (800274c <HAL_RCC_OscConfig+0x244>)
 800252a:	691b      	ldr	r3, [r3, #16]
 800252c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002530:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002532:	4b86      	ldr	r3, [pc, #536]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002536:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800253a:	2b10      	cmp	r3, #16
 800253c:	d007      	beq.n	800254e <HAL_RCC_OscConfig+0x46>
 800253e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002540:	2b18      	cmp	r3, #24
 8002542:	d110      	bne.n	8002566 <HAL_RCC_OscConfig+0x5e>
 8002544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002546:	f003 0303 	and.w	r3, r3, #3
 800254a:	2b02      	cmp	r3, #2
 800254c:	d10b      	bne.n	8002566 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800254e:	4b7f      	ldr	r3, [pc, #508]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d06c      	beq.n	8002634 <HAL_RCC_OscConfig+0x12c>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d168      	bne.n	8002634 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e3a2      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800256e:	d106      	bne.n	800257e <HAL_RCC_OscConfig+0x76>
 8002570:	4b76      	ldr	r3, [pc, #472]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a75      	ldr	r2, [pc, #468]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002576:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800257a:	6013      	str	r3, [r2, #0]
 800257c:	e02e      	b.n	80025dc <HAL_RCC_OscConfig+0xd4>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d10c      	bne.n	80025a0 <HAL_RCC_OscConfig+0x98>
 8002586:	4b71      	ldr	r3, [pc, #452]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a70      	ldr	r2, [pc, #448]	; (800274c <HAL_RCC_OscConfig+0x244>)
 800258c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002590:	6013      	str	r3, [r2, #0]
 8002592:	4b6e      	ldr	r3, [pc, #440]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a6d      	ldr	r2, [pc, #436]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002598:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800259c:	6013      	str	r3, [r2, #0]
 800259e:	e01d      	b.n	80025dc <HAL_RCC_OscConfig+0xd4>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025a8:	d10c      	bne.n	80025c4 <HAL_RCC_OscConfig+0xbc>
 80025aa:	4b68      	ldr	r3, [pc, #416]	; (800274c <HAL_RCC_OscConfig+0x244>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a67      	ldr	r2, [pc, #412]	; (800274c <HAL_RCC_OscConfig+0x244>)
 80025b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025b4:	6013      	str	r3, [r2, #0]
 80025b6:	4b65      	ldr	r3, [pc, #404]	; (800274c <HAL_RCC_OscConfig+0x244>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a64      	ldr	r2, [pc, #400]	; (800274c <HAL_RCC_OscConfig+0x244>)
 80025bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025c0:	6013      	str	r3, [r2, #0]
 80025c2:	e00b      	b.n	80025dc <HAL_RCC_OscConfig+0xd4>
 80025c4:	4b61      	ldr	r3, [pc, #388]	; (800274c <HAL_RCC_OscConfig+0x244>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a60      	ldr	r2, [pc, #384]	; (800274c <HAL_RCC_OscConfig+0x244>)
 80025ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025ce:	6013      	str	r3, [r2, #0]
 80025d0:	4b5e      	ldr	r3, [pc, #376]	; (800274c <HAL_RCC_OscConfig+0x244>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a5d      	ldr	r2, [pc, #372]	; (800274c <HAL_RCC_OscConfig+0x244>)
 80025d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d013      	beq.n	800260c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e4:	f7ff fc60 	bl	8001ea8 <HAL_GetTick>
 80025e8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80025ea:	e008      	b.n	80025fe <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025ec:	f7ff fc5c 	bl	8001ea8 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b64      	cmp	r3, #100	; 0x64
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e356      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80025fe:	4b53      	ldr	r3, [pc, #332]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d0f0      	beq.n	80025ec <HAL_RCC_OscConfig+0xe4>
 800260a:	e014      	b.n	8002636 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800260c:	f7ff fc4c 	bl	8001ea8 <HAL_GetTick>
 8002610:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002612:	e008      	b.n	8002626 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002614:	f7ff fc48 	bl	8001ea8 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b64      	cmp	r3, #100	; 0x64
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e342      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002626:	4b49      	ldr	r3, [pc, #292]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d1f0      	bne.n	8002614 <HAL_RCC_OscConfig+0x10c>
 8002632:	e000      	b.n	8002636 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002634:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	2b00      	cmp	r3, #0
 8002640:	f000 808c 	beq.w	800275c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002644:	4b41      	ldr	r3, [pc, #260]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800264c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800264e:	4b3f      	ldr	r3, [pc, #252]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002652:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002654:	6a3b      	ldr	r3, [r7, #32]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d007      	beq.n	800266a <HAL_RCC_OscConfig+0x162>
 800265a:	6a3b      	ldr	r3, [r7, #32]
 800265c:	2b18      	cmp	r3, #24
 800265e:	d137      	bne.n	80026d0 <HAL_RCC_OscConfig+0x1c8>
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	f003 0303 	and.w	r3, r3, #3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d132      	bne.n	80026d0 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800266a:	4b38      	ldr	r3, [pc, #224]	; (800274c <HAL_RCC_OscConfig+0x244>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0304 	and.w	r3, r3, #4
 8002672:	2b00      	cmp	r3, #0
 8002674:	d005      	beq.n	8002682 <HAL_RCC_OscConfig+0x17a>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e314      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002682:	4b32      	ldr	r3, [pc, #200]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f023 0219 	bic.w	r2, r3, #25
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	492f      	ldr	r1, [pc, #188]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002690:	4313      	orrs	r3, r2
 8002692:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002694:	f7ff fc08 	bl	8001ea8 <HAL_GetTick>
 8002698:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800269a:	e008      	b.n	80026ae <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800269c:	f7ff fc04 	bl	8001ea8 <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e2fe      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026ae:	4b27      	ldr	r3, [pc, #156]	; (800274c <HAL_RCC_OscConfig+0x244>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0304 	and.w	r3, r3, #4
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d0f0      	beq.n	800269c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ba:	4b24      	ldr	r3, [pc, #144]	; (800274c <HAL_RCC_OscConfig+0x244>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	061b      	lsls	r3, r3, #24
 80026c8:	4920      	ldr	r1, [pc, #128]	; (800274c <HAL_RCC_OscConfig+0x244>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026ce:	e045      	b.n	800275c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d026      	beq.n	8002726 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80026d8:	4b1c      	ldr	r3, [pc, #112]	; (800274c <HAL_RCC_OscConfig+0x244>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f023 0219 	bic.w	r2, r3, #25
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	4919      	ldr	r1, [pc, #100]	; (800274c <HAL_RCC_OscConfig+0x244>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ea:	f7ff fbdd 	bl	8001ea8 <HAL_GetTick>
 80026ee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026f0:	e008      	b.n	8002704 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026f2:	f7ff fbd9 	bl	8001ea8 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e2d3      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002704:	4b11      	ldr	r3, [pc, #68]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0304 	and.w	r3, r3, #4
 800270c:	2b00      	cmp	r3, #0
 800270e:	d0f0      	beq.n	80026f2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002710:	4b0e      	ldr	r3, [pc, #56]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	691b      	ldr	r3, [r3, #16]
 800271c:	061b      	lsls	r3, r3, #24
 800271e:	490b      	ldr	r1, [pc, #44]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002720:	4313      	orrs	r3, r2
 8002722:	604b      	str	r3, [r1, #4]
 8002724:	e01a      	b.n	800275c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002726:	4b09      	ldr	r3, [pc, #36]	; (800274c <HAL_RCC_OscConfig+0x244>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a08      	ldr	r2, [pc, #32]	; (800274c <HAL_RCC_OscConfig+0x244>)
 800272c:	f023 0301 	bic.w	r3, r3, #1
 8002730:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002732:	f7ff fbb9 	bl	8001ea8 <HAL_GetTick>
 8002736:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002738:	e00a      	b.n	8002750 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800273a:	f7ff fbb5 	bl	8001ea8 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	2b02      	cmp	r3, #2
 8002746:	d903      	bls.n	8002750 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e2af      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
 800274c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002750:	4b96      	ldr	r3, [pc, #600]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0304 	and.w	r3, r3, #4
 8002758:	2b00      	cmp	r3, #0
 800275a:	d1ee      	bne.n	800273a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0310 	and.w	r3, r3, #16
 8002764:	2b00      	cmp	r3, #0
 8002766:	d06a      	beq.n	800283e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002768:	4b90      	ldr	r3, [pc, #576]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 800276a:	691b      	ldr	r3, [r3, #16]
 800276c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002770:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002772:	4b8e      	ldr	r3, [pc, #568]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002776:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	2b08      	cmp	r3, #8
 800277c:	d007      	beq.n	800278e <HAL_RCC_OscConfig+0x286>
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	2b18      	cmp	r3, #24
 8002782:	d11b      	bne.n	80027bc <HAL_RCC_OscConfig+0x2b4>
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	f003 0303 	and.w	r3, r3, #3
 800278a:	2b01      	cmp	r3, #1
 800278c:	d116      	bne.n	80027bc <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800278e:	4b87      	ldr	r3, [pc, #540]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002796:	2b00      	cmp	r3, #0
 8002798:	d005      	beq.n	80027a6 <HAL_RCC_OscConfig+0x29e>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	69db      	ldr	r3, [r3, #28]
 800279e:	2b80      	cmp	r3, #128	; 0x80
 80027a0:	d001      	beq.n	80027a6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e282      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80027a6:	4b81      	ldr	r3, [pc, #516]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	061b      	lsls	r3, r3, #24
 80027b4:	497d      	ldr	r1, [pc, #500]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80027ba:	e040      	b.n	800283e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	69db      	ldr	r3, [r3, #28]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d023      	beq.n	800280c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80027c4:	4b79      	ldr	r3, [pc, #484]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a78      	ldr	r2, [pc, #480]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 80027ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d0:	f7ff fb6a 	bl	8001ea8 <HAL_GetTick>
 80027d4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80027d8:	f7ff fb66 	bl	8001ea8 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e260      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80027ea:	4b70      	ldr	r3, [pc, #448]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d0f0      	beq.n	80027d8 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80027f6:	4b6d      	ldr	r3, [pc, #436]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	061b      	lsls	r3, r3, #24
 8002804:	4969      	ldr	r1, [pc, #420]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002806:	4313      	orrs	r3, r2
 8002808:	60cb      	str	r3, [r1, #12]
 800280a:	e018      	b.n	800283e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800280c:	4b67      	ldr	r3, [pc, #412]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a66      	ldr	r2, [pc, #408]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002812:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002816:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002818:	f7ff fb46 	bl	8001ea8 <HAL_GetTick>
 800281c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002820:	f7ff fb42 	bl	8001ea8 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e23c      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002832:	4b5e      	ldr	r3, [pc, #376]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800283a:	2b00      	cmp	r3, #0
 800283c:	d1f0      	bne.n	8002820 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0308 	and.w	r3, r3, #8
 8002846:	2b00      	cmp	r3, #0
 8002848:	d036      	beq.n	80028b8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d019      	beq.n	8002886 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002852:	4b56      	ldr	r3, [pc, #344]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002854:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002856:	4a55      	ldr	r2, [pc, #340]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002858:	f043 0301 	orr.w	r3, r3, #1
 800285c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800285e:	f7ff fb23 	bl	8001ea8 <HAL_GetTick>
 8002862:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002864:	e008      	b.n	8002878 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002866:	f7ff fb1f 	bl	8001ea8 <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	2b02      	cmp	r3, #2
 8002872:	d901      	bls.n	8002878 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e219      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002878:	4b4c      	ldr	r3, [pc, #304]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 800287a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d0f0      	beq.n	8002866 <HAL_RCC_OscConfig+0x35e>
 8002884:	e018      	b.n	80028b8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002886:	4b49      	ldr	r3, [pc, #292]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002888:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800288a:	4a48      	ldr	r2, [pc, #288]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 800288c:	f023 0301 	bic.w	r3, r3, #1
 8002890:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002892:	f7ff fb09 	bl	8001ea8 <HAL_GetTick>
 8002896:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002898:	e008      	b.n	80028ac <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800289a:	f7ff fb05 	bl	8001ea8 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d901      	bls.n	80028ac <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e1ff      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028ac:	4b3f      	ldr	r3, [pc, #252]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 80028ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d1f0      	bne.n	800289a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0320 	and.w	r3, r3, #32
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d036      	beq.n	8002932 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d019      	beq.n	8002900 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80028cc:	4b37      	ldr	r3, [pc, #220]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a36      	ldr	r2, [pc, #216]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 80028d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80028d6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80028d8:	f7ff fae6 	bl	8001ea8 <HAL_GetTick>
 80028dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80028de:	e008      	b.n	80028f2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028e0:	f7ff fae2 	bl	8001ea8 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e1dc      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80028f2:	4b2e      	ldr	r3, [pc, #184]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d0f0      	beq.n	80028e0 <HAL_RCC_OscConfig+0x3d8>
 80028fe:	e018      	b.n	8002932 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002900:	4b2a      	ldr	r3, [pc, #168]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a29      	ldr	r2, [pc, #164]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002906:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800290a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800290c:	f7ff facc 	bl	8001ea8 <HAL_GetTick>
 8002910:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002914:	f7ff fac8 	bl	8001ea8 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e1c2      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002926:	4b21      	ldr	r3, [pc, #132]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d1f0      	bne.n	8002914 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0304 	and.w	r3, r3, #4
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 8086 	beq.w	8002a4c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002940:	4b1b      	ldr	r3, [pc, #108]	; (80029b0 <HAL_RCC_OscConfig+0x4a8>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a1a      	ldr	r2, [pc, #104]	; (80029b0 <HAL_RCC_OscConfig+0x4a8>)
 8002946:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800294a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800294c:	f7ff faac 	bl	8001ea8 <HAL_GetTick>
 8002950:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002952:	e008      	b.n	8002966 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002954:	f7ff faa8 	bl	8001ea8 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b64      	cmp	r3, #100	; 0x64
 8002960:	d901      	bls.n	8002966 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e1a2      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002966:	4b12      	ldr	r3, [pc, #72]	; (80029b0 <HAL_RCC_OscConfig+0x4a8>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800296e:	2b00      	cmp	r3, #0
 8002970:	d0f0      	beq.n	8002954 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	2b01      	cmp	r3, #1
 8002978:	d106      	bne.n	8002988 <HAL_RCC_OscConfig+0x480>
 800297a:	4b0c      	ldr	r3, [pc, #48]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 800297c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800297e:	4a0b      	ldr	r2, [pc, #44]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002980:	f043 0301 	orr.w	r3, r3, #1
 8002984:	6713      	str	r3, [r2, #112]	; 0x70
 8002986:	e032      	b.n	80029ee <HAL_RCC_OscConfig+0x4e6>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d111      	bne.n	80029b4 <HAL_RCC_OscConfig+0x4ac>
 8002990:	4b06      	ldr	r3, [pc, #24]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002994:	4a05      	ldr	r2, [pc, #20]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 8002996:	f023 0301 	bic.w	r3, r3, #1
 800299a:	6713      	str	r3, [r2, #112]	; 0x70
 800299c:	4b03      	ldr	r3, [pc, #12]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 800299e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a0:	4a02      	ldr	r2, [pc, #8]	; (80029ac <HAL_RCC_OscConfig+0x4a4>)
 80029a2:	f023 0304 	bic.w	r3, r3, #4
 80029a6:	6713      	str	r3, [r2, #112]	; 0x70
 80029a8:	e021      	b.n	80029ee <HAL_RCC_OscConfig+0x4e6>
 80029aa:	bf00      	nop
 80029ac:	58024400 	.word	0x58024400
 80029b0:	58024800 	.word	0x58024800
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	2b05      	cmp	r3, #5
 80029ba:	d10c      	bne.n	80029d6 <HAL_RCC_OscConfig+0x4ce>
 80029bc:	4b83      	ldr	r3, [pc, #524]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 80029be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029c0:	4a82      	ldr	r2, [pc, #520]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 80029c2:	f043 0304 	orr.w	r3, r3, #4
 80029c6:	6713      	str	r3, [r2, #112]	; 0x70
 80029c8:	4b80      	ldr	r3, [pc, #512]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 80029ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029cc:	4a7f      	ldr	r2, [pc, #508]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 80029ce:	f043 0301 	orr.w	r3, r3, #1
 80029d2:	6713      	str	r3, [r2, #112]	; 0x70
 80029d4:	e00b      	b.n	80029ee <HAL_RCC_OscConfig+0x4e6>
 80029d6:	4b7d      	ldr	r3, [pc, #500]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 80029d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029da:	4a7c      	ldr	r2, [pc, #496]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 80029dc:	f023 0301 	bic.w	r3, r3, #1
 80029e0:	6713      	str	r3, [r2, #112]	; 0x70
 80029e2:	4b7a      	ldr	r3, [pc, #488]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 80029e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029e6:	4a79      	ldr	r2, [pc, #484]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 80029e8:	f023 0304 	bic.w	r3, r3, #4
 80029ec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d015      	beq.n	8002a22 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f6:	f7ff fa57 	bl	8001ea8 <HAL_GetTick>
 80029fa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029fc:	e00a      	b.n	8002a14 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029fe:	f7ff fa53 	bl	8001ea8 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e14b      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a14:	4b6d      	ldr	r3, [pc, #436]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002a16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a18:	f003 0302 	and.w	r3, r3, #2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0ee      	beq.n	80029fe <HAL_RCC_OscConfig+0x4f6>
 8002a20:	e014      	b.n	8002a4c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a22:	f7ff fa41 	bl	8001ea8 <HAL_GetTick>
 8002a26:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a28:	e00a      	b.n	8002a40 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a2a:	f7ff fa3d 	bl	8001ea8 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d901      	bls.n	8002a40 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	e135      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a40:	4b62      	ldr	r3, [pc, #392]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1ee      	bne.n	8002a2a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	f000 812a 	beq.w	8002caa <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002a56:	4b5d      	ldr	r3, [pc, #372]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a5e:	2b18      	cmp	r3, #24
 8002a60:	f000 80ba 	beq.w	8002bd8 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	f040 8095 	bne.w	8002b98 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a6e:	4b57      	ldr	r3, [pc, #348]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a56      	ldr	r2, [pc, #344]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002a74:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7a:	f7ff fa15 	bl	8001ea8 <HAL_GetTick>
 8002a7e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a82:	f7ff fa11 	bl	8001ea8 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e10b      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a94:	4b4d      	ldr	r3, [pc, #308]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1f0      	bne.n	8002a82 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002aa0:	4b4a      	ldr	r3, [pc, #296]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002aa2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002aa4:	4b4a      	ldr	r3, [pc, #296]	; (8002bd0 <HAL_RCC_OscConfig+0x6c8>)
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002ab0:	0112      	lsls	r2, r2, #4
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	4945      	ldr	r1, [pc, #276]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	628b      	str	r3, [r1, #40]	; 0x28
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac8:	3b01      	subs	r3, #1
 8002aca:	025b      	lsls	r3, r3, #9
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	431a      	orrs	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	041b      	lsls	r3, r3, #16
 8002ad8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002adc:	431a      	orrs	r2, r3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	061b      	lsls	r3, r3, #24
 8002ae6:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002aea:	4938      	ldr	r1, [pc, #224]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002af0:	4b36      	ldr	r3, [pc, #216]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af4:	4a35      	ldr	r2, [pc, #212]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002af6:	f023 0301 	bic.w	r3, r3, #1
 8002afa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002afc:	4b33      	ldr	r3, [pc, #204]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002afe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b00:	4b34      	ldr	r3, [pc, #208]	; (8002bd4 <HAL_RCC_OscConfig+0x6cc>)
 8002b02:	4013      	ands	r3, r2
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002b08:	00d2      	lsls	r2, r2, #3
 8002b0a:	4930      	ldr	r1, [pc, #192]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002b10:	4b2e      	ldr	r3, [pc, #184]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b14:	f023 020c 	bic.w	r2, r3, #12
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1c:	492b      	ldr	r1, [pc, #172]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002b22:	4b2a      	ldr	r3, [pc, #168]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b26:	f023 0202 	bic.w	r2, r3, #2
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b2e:	4927      	ldr	r1, [pc, #156]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002b34:	4b25      	ldr	r3, [pc, #148]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b38:	4a24      	ldr	r2, [pc, #144]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b3e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b40:	4b22      	ldr	r3, [pc, #136]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b44:	4a21      	ldr	r2, [pc, #132]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b4a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002b4c:	4b1f      	ldr	r3, [pc, #124]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b50:	4a1e      	ldr	r2, [pc, #120]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b52:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b56:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002b58:	4b1c      	ldr	r3, [pc, #112]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b5c:	4a1b      	ldr	r2, [pc, #108]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b5e:	f043 0301 	orr.w	r3, r3, #1
 8002b62:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b64:	4b19      	ldr	r3, [pc, #100]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a18      	ldr	r2, [pc, #96]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b70:	f7ff f99a 	bl	8001ea8 <HAL_GetTick>
 8002b74:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b76:	e008      	b.n	8002b8a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b78:	f7ff f996 	bl	8001ea8 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e090      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b8a:	4b10      	ldr	r3, [pc, #64]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d0f0      	beq.n	8002b78 <HAL_RCC_OscConfig+0x670>
 8002b96:	e088      	b.n	8002caa <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b98:	4b0c      	ldr	r3, [pc, #48]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a0b      	ldr	r2, [pc, #44]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002b9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ba2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba4:	f7ff f980 	bl	8001ea8 <HAL_GetTick>
 8002ba8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bac:	f7ff f97c 	bl	8001ea8 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e076      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002bbe:	4b03      	ldr	r3, [pc, #12]	; (8002bcc <HAL_RCC_OscConfig+0x6c4>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1f0      	bne.n	8002bac <HAL_RCC_OscConfig+0x6a4>
 8002bca:	e06e      	b.n	8002caa <HAL_RCC_OscConfig+0x7a2>
 8002bcc:	58024400 	.word	0x58024400
 8002bd0:	fffffc0c 	.word	0xfffffc0c
 8002bd4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002bd8:	4b36      	ldr	r3, [pc, #216]	; (8002cb4 <HAL_RCC_OscConfig+0x7ac>)
 8002bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bdc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002bde:	4b35      	ldr	r3, [pc, #212]	; (8002cb4 <HAL_RCC_OscConfig+0x7ac>)
 8002be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d031      	beq.n	8002c50 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	f003 0203 	and.w	r2, r3, #3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d12a      	bne.n	8002c50 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	091b      	lsrs	r3, r3, #4
 8002bfe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d122      	bne.n	8002c50 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c14:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d11a      	bne.n	8002c50 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	0a5b      	lsrs	r3, r3, #9
 8002c1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c26:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d111      	bne.n	8002c50 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	0c1b      	lsrs	r3, r3, #16
 8002c30:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c38:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d108      	bne.n	8002c50 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	0e1b      	lsrs	r3, r3, #24
 8002c42:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c4a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d001      	beq.n	8002c54 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e02b      	b.n	8002cac <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002c54:	4b17      	ldr	r3, [pc, #92]	; (8002cb4 <HAL_RCC_OscConfig+0x7ac>)
 8002c56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c58:	08db      	lsrs	r3, r3, #3
 8002c5a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c5e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c64:	693a      	ldr	r2, [r7, #16]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d01f      	beq.n	8002caa <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002c6a:	4b12      	ldr	r3, [pc, #72]	; (8002cb4 <HAL_RCC_OscConfig+0x7ac>)
 8002c6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c6e:	4a11      	ldr	r2, [pc, #68]	; (8002cb4 <HAL_RCC_OscConfig+0x7ac>)
 8002c70:	f023 0301 	bic.w	r3, r3, #1
 8002c74:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002c76:	f7ff f917 	bl	8001ea8 <HAL_GetTick>
 8002c7a:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002c7c:	bf00      	nop
 8002c7e:	f7ff f913 	bl	8001ea8 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d0f9      	beq.n	8002c7e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002c8a:	4b0a      	ldr	r3, [pc, #40]	; (8002cb4 <HAL_RCC_OscConfig+0x7ac>)
 8002c8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c8e:	4b0a      	ldr	r3, [pc, #40]	; (8002cb8 <HAL_RCC_OscConfig+0x7b0>)
 8002c90:	4013      	ands	r3, r2
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002c96:	00d2      	lsls	r2, r2, #3
 8002c98:	4906      	ldr	r1, [pc, #24]	; (8002cb4 <HAL_RCC_OscConfig+0x7ac>)
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002c9e:	4b05      	ldr	r3, [pc, #20]	; (8002cb4 <HAL_RCC_OscConfig+0x7ac>)
 8002ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca2:	4a04      	ldr	r2, [pc, #16]	; (8002cb4 <HAL_RCC_OscConfig+0x7ac>)
 8002ca4:	f043 0301 	orr.w	r3, r3, #1
 8002ca8:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3730      	adds	r7, #48	; 0x30
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	58024400 	.word	0x58024400
 8002cb8:	ffff0007 	.word	0xffff0007

08002cbc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d101      	bne.n	8002cd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e19c      	b.n	800300a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cd0:	4b8a      	ldr	r3, [pc, #552]	; (8002efc <HAL_RCC_ClockConfig+0x240>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 030f 	and.w	r3, r3, #15
 8002cd8:	683a      	ldr	r2, [r7, #0]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d910      	bls.n	8002d00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cde:	4b87      	ldr	r3, [pc, #540]	; (8002efc <HAL_RCC_ClockConfig+0x240>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f023 020f 	bic.w	r2, r3, #15
 8002ce6:	4985      	ldr	r1, [pc, #532]	; (8002efc <HAL_RCC_ClockConfig+0x240>)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cee:	4b83      	ldr	r3, [pc, #524]	; (8002efc <HAL_RCC_ClockConfig+0x240>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 030f 	and.w	r3, r3, #15
 8002cf6:	683a      	ldr	r2, [r7, #0]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d001      	beq.n	8002d00 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e184      	b.n	800300a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0304 	and.w	r3, r3, #4
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d010      	beq.n	8002d2e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	691a      	ldr	r2, [r3, #16]
 8002d10:	4b7b      	ldr	r3, [pc, #492]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d908      	bls.n	8002d2e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002d1c:	4b78      	ldr	r3, [pc, #480]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002d1e:	699b      	ldr	r3, [r3, #24]
 8002d20:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	4975      	ldr	r1, [pc, #468]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0308 	and.w	r3, r3, #8
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d010      	beq.n	8002d5c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	695a      	ldr	r2, [r3, #20]
 8002d3e:	4b70      	ldr	r3, [pc, #448]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002d40:	69db      	ldr	r3, [r3, #28]
 8002d42:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d908      	bls.n	8002d5c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d4a:	4b6d      	ldr	r3, [pc, #436]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002d4c:	69db      	ldr	r3, [r3, #28]
 8002d4e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	695b      	ldr	r3, [r3, #20]
 8002d56:	496a      	ldr	r1, [pc, #424]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0310 	and.w	r3, r3, #16
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d010      	beq.n	8002d8a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	699a      	ldr	r2, [r3, #24]
 8002d6c:	4b64      	ldr	r3, [pc, #400]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002d6e:	69db      	ldr	r3, [r3, #28]
 8002d70:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d908      	bls.n	8002d8a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002d78:	4b61      	ldr	r3, [pc, #388]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002d7a:	69db      	ldr	r3, [r3, #28]
 8002d7c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	699b      	ldr	r3, [r3, #24]
 8002d84:	495e      	ldr	r1, [pc, #376]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002d86:	4313      	orrs	r3, r2
 8002d88:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0320 	and.w	r3, r3, #32
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d010      	beq.n	8002db8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	69da      	ldr	r2, [r3, #28]
 8002d9a:	4b59      	ldr	r3, [pc, #356]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002d9c:	6a1b      	ldr	r3, [r3, #32]
 8002d9e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d908      	bls.n	8002db8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002da6:	4b56      	ldr	r3, [pc, #344]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002da8:	6a1b      	ldr	r3, [r3, #32]
 8002daa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	4953      	ldr	r1, [pc, #332]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0302 	and.w	r3, r3, #2
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d010      	beq.n	8002de6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	68da      	ldr	r2, [r3, #12]
 8002dc8:	4b4d      	ldr	r3, [pc, #308]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	f003 030f 	and.w	r3, r3, #15
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d908      	bls.n	8002de6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dd4:	4b4a      	ldr	r3, [pc, #296]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	f023 020f 	bic.w	r2, r3, #15
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	4947      	ldr	r1, [pc, #284]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d055      	beq.n	8002e9e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002df2:	4b43      	ldr	r3, [pc, #268]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	4940      	ldr	r1, [pc, #256]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d107      	bne.n	8002e1c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e0c:	4b3c      	ldr	r3, [pc, #240]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d121      	bne.n	8002e5c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e0f6      	b.n	800300a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	2b03      	cmp	r3, #3
 8002e22:	d107      	bne.n	8002e34 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e24:	4b36      	ldr	r3, [pc, #216]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d115      	bne.n	8002e5c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e0ea      	b.n	800300a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d107      	bne.n	8002e4c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002e3c:	4b30      	ldr	r3, [pc, #192]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d109      	bne.n	8002e5c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e0de      	b.n	800300a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e4c:	4b2c      	ldr	r3, [pc, #176]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d101      	bne.n	8002e5c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e0d6      	b.n	800300a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e5c:	4b28      	ldr	r3, [pc, #160]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002e5e:	691b      	ldr	r3, [r3, #16]
 8002e60:	f023 0207 	bic.w	r2, r3, #7
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	4925      	ldr	r1, [pc, #148]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e6e:	f7ff f81b 	bl	8001ea8 <HAL_GetTick>
 8002e72:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e74:	e00a      	b.n	8002e8c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e76:	f7ff f817 	bl	8001ea8 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e0be      	b.n	800300a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e8c:	4b1c      	ldr	r3, [pc, #112]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002e8e:	691b      	ldr	r3, [r3, #16]
 8002e90:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	00db      	lsls	r3, r3, #3
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d1eb      	bne.n	8002e76 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0302 	and.w	r3, r3, #2
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d010      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68da      	ldr	r2, [r3, #12]
 8002eae:	4b14      	ldr	r3, [pc, #80]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	f003 030f 	and.w	r3, r3, #15
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d208      	bcs.n	8002ecc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002eba:	4b11      	ldr	r3, [pc, #68]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	f023 020f 	bic.w	r2, r3, #15
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	490e      	ldr	r1, [pc, #56]	; (8002f00 <HAL_RCC_ClockConfig+0x244>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ecc:	4b0b      	ldr	r3, [pc, #44]	; (8002efc <HAL_RCC_ClockConfig+0x240>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 030f 	and.w	r3, r3, #15
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d214      	bcs.n	8002f04 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eda:	4b08      	ldr	r3, [pc, #32]	; (8002efc <HAL_RCC_ClockConfig+0x240>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f023 020f 	bic.w	r2, r3, #15
 8002ee2:	4906      	ldr	r1, [pc, #24]	; (8002efc <HAL_RCC_ClockConfig+0x240>)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eea:	4b04      	ldr	r3, [pc, #16]	; (8002efc <HAL_RCC_ClockConfig+0x240>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 030f 	and.w	r3, r3, #15
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d005      	beq.n	8002f04 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e086      	b.n	800300a <HAL_RCC_ClockConfig+0x34e>
 8002efc:	52002000 	.word	0x52002000
 8002f00:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0304 	and.w	r3, r3, #4
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d010      	beq.n	8002f32 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	691a      	ldr	r2, [r3, #16]
 8002f14:	4b3f      	ldr	r3, [pc, #252]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d208      	bcs.n	8002f32 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002f20:	4b3c      	ldr	r3, [pc, #240]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	691b      	ldr	r3, [r3, #16]
 8002f2c:	4939      	ldr	r1, [pc, #228]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0308 	and.w	r3, r3, #8
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d010      	beq.n	8002f60 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	695a      	ldr	r2, [r3, #20]
 8002f42:	4b34      	ldr	r3, [pc, #208]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002f44:	69db      	ldr	r3, [r3, #28]
 8002f46:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d208      	bcs.n	8002f60 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002f4e:	4b31      	ldr	r3, [pc, #196]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002f50:	69db      	ldr	r3, [r3, #28]
 8002f52:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	492e      	ldr	r1, [pc, #184]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0310 	and.w	r3, r3, #16
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d010      	beq.n	8002f8e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	699a      	ldr	r2, [r3, #24]
 8002f70:	4b28      	ldr	r3, [pc, #160]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002f72:	69db      	ldr	r3, [r3, #28]
 8002f74:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d208      	bcs.n	8002f8e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002f7c:	4b25      	ldr	r3, [pc, #148]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002f7e:	69db      	ldr	r3, [r3, #28]
 8002f80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	4922      	ldr	r1, [pc, #136]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0320 	and.w	r3, r3, #32
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d010      	beq.n	8002fbc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	69da      	ldr	r2, [r3, #28]
 8002f9e:	4b1d      	ldr	r3, [pc, #116]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
 8002fa2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d208      	bcs.n	8002fbc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002faa:	4b1a      	ldr	r3, [pc, #104]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002fac:	6a1b      	ldr	r3, [r3, #32]
 8002fae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	69db      	ldr	r3, [r3, #28]
 8002fb6:	4917      	ldr	r1, [pc, #92]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002fbc:	f000 f834 	bl	8003028 <HAL_RCC_GetSysClockFreq>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	4b14      	ldr	r3, [pc, #80]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002fc4:	699b      	ldr	r3, [r3, #24]
 8002fc6:	0a1b      	lsrs	r3, r3, #8
 8002fc8:	f003 030f 	and.w	r3, r3, #15
 8002fcc:	4912      	ldr	r1, [pc, #72]	; (8003018 <HAL_RCC_ClockConfig+0x35c>)
 8002fce:	5ccb      	ldrb	r3, [r1, r3]
 8002fd0:	f003 031f 	and.w	r3, r3, #31
 8002fd4:	fa22 f303 	lsr.w	r3, r2, r3
 8002fd8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002fda:	4b0e      	ldr	r3, [pc, #56]	; (8003014 <HAL_RCC_ClockConfig+0x358>)
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	f003 030f 	and.w	r3, r3, #15
 8002fe2:	4a0d      	ldr	r2, [pc, #52]	; (8003018 <HAL_RCC_ClockConfig+0x35c>)
 8002fe4:	5cd3      	ldrb	r3, [r2, r3]
 8002fe6:	f003 031f 	and.w	r3, r3, #31
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	fa22 f303 	lsr.w	r3, r2, r3
 8002ff0:	4a0a      	ldr	r2, [pc, #40]	; (800301c <HAL_RCC_ClockConfig+0x360>)
 8002ff2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002ff4:	4a0a      	ldr	r2, [pc, #40]	; (8003020 <HAL_RCC_ClockConfig+0x364>)
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002ffa:	4b0a      	ldr	r3, [pc, #40]	; (8003024 <HAL_RCC_ClockConfig+0x368>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7fe ff08 	bl	8001e14 <HAL_InitTick>
 8003004:	4603      	mov	r3, r0
 8003006:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003008:	7bfb      	ldrb	r3, [r7, #15]
}
 800300a:	4618      	mov	r0, r3
 800300c:	3718      	adds	r7, #24
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	58024400 	.word	0x58024400
 8003018:	0800c1b4 	.word	0x0800c1b4
 800301c:	24000004 	.word	0x24000004
 8003020:	24000000 	.word	0x24000000
 8003024:	24000008 	.word	0x24000008

08003028 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003028:	b480      	push	{r7}
 800302a:	b089      	sub	sp, #36	; 0x24
 800302c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800302e:	4bb3      	ldr	r3, [pc, #716]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003030:	691b      	ldr	r3, [r3, #16]
 8003032:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003036:	2b18      	cmp	r3, #24
 8003038:	f200 8155 	bhi.w	80032e6 <HAL_RCC_GetSysClockFreq+0x2be>
 800303c:	a201      	add	r2, pc, #4	; (adr r2, 8003044 <HAL_RCC_GetSysClockFreq+0x1c>)
 800303e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003042:	bf00      	nop
 8003044:	080030a9 	.word	0x080030a9
 8003048:	080032e7 	.word	0x080032e7
 800304c:	080032e7 	.word	0x080032e7
 8003050:	080032e7 	.word	0x080032e7
 8003054:	080032e7 	.word	0x080032e7
 8003058:	080032e7 	.word	0x080032e7
 800305c:	080032e7 	.word	0x080032e7
 8003060:	080032e7 	.word	0x080032e7
 8003064:	080030cf 	.word	0x080030cf
 8003068:	080032e7 	.word	0x080032e7
 800306c:	080032e7 	.word	0x080032e7
 8003070:	080032e7 	.word	0x080032e7
 8003074:	080032e7 	.word	0x080032e7
 8003078:	080032e7 	.word	0x080032e7
 800307c:	080032e7 	.word	0x080032e7
 8003080:	080032e7 	.word	0x080032e7
 8003084:	080030d5 	.word	0x080030d5
 8003088:	080032e7 	.word	0x080032e7
 800308c:	080032e7 	.word	0x080032e7
 8003090:	080032e7 	.word	0x080032e7
 8003094:	080032e7 	.word	0x080032e7
 8003098:	080032e7 	.word	0x080032e7
 800309c:	080032e7 	.word	0x080032e7
 80030a0:	080032e7 	.word	0x080032e7
 80030a4:	080030db 	.word	0x080030db
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030a8:	4b94      	ldr	r3, [pc, #592]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0320 	and.w	r3, r3, #32
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d009      	beq.n	80030c8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80030b4:	4b91      	ldr	r3, [pc, #580]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	08db      	lsrs	r3, r3, #3
 80030ba:	f003 0303 	and.w	r3, r3, #3
 80030be:	4a90      	ldr	r2, [pc, #576]	; (8003300 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80030c0:	fa22 f303 	lsr.w	r3, r2, r3
 80030c4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80030c6:	e111      	b.n	80032ec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80030c8:	4b8d      	ldr	r3, [pc, #564]	; (8003300 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80030ca:	61bb      	str	r3, [r7, #24]
      break;
 80030cc:	e10e      	b.n	80032ec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80030ce:	4b8d      	ldr	r3, [pc, #564]	; (8003304 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80030d0:	61bb      	str	r3, [r7, #24]
      break;
 80030d2:	e10b      	b.n	80032ec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80030d4:	4b8c      	ldr	r3, [pc, #560]	; (8003308 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80030d6:	61bb      	str	r3, [r7, #24]
      break;
 80030d8:	e108      	b.n	80032ec <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80030da:	4b88      	ldr	r3, [pc, #544]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030de:	f003 0303 	and.w	r3, r3, #3
 80030e2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80030e4:	4b85      	ldr	r3, [pc, #532]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e8:	091b      	lsrs	r3, r3, #4
 80030ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030ee:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80030f0:	4b82      	ldr	r3, [pc, #520]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f4:	f003 0301 	and.w	r3, r3, #1
 80030f8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80030fa:	4b80      	ldr	r3, [pc, #512]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030fe:	08db      	lsrs	r3, r3, #3
 8003100:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003104:	68fa      	ldr	r2, [r7, #12]
 8003106:	fb02 f303 	mul.w	r3, r2, r3
 800310a:	ee07 3a90 	vmov	s15, r3
 800310e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003112:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	2b00      	cmp	r3, #0
 800311a:	f000 80e1 	beq.w	80032e0 <HAL_RCC_GetSysClockFreq+0x2b8>
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	2b02      	cmp	r3, #2
 8003122:	f000 8083 	beq.w	800322c <HAL_RCC_GetSysClockFreq+0x204>
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	2b02      	cmp	r3, #2
 800312a:	f200 80a1 	bhi.w	8003270 <HAL_RCC_GetSysClockFreq+0x248>
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d003      	beq.n	800313c <HAL_RCC_GetSysClockFreq+0x114>
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d056      	beq.n	80031e8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800313a:	e099      	b.n	8003270 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800313c:	4b6f      	ldr	r3, [pc, #444]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0320 	and.w	r3, r3, #32
 8003144:	2b00      	cmp	r3, #0
 8003146:	d02d      	beq.n	80031a4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003148:	4b6c      	ldr	r3, [pc, #432]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	08db      	lsrs	r3, r3, #3
 800314e:	f003 0303 	and.w	r3, r3, #3
 8003152:	4a6b      	ldr	r2, [pc, #428]	; (8003300 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003154:	fa22 f303 	lsr.w	r3, r2, r3
 8003158:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	ee07 3a90 	vmov	s15, r3
 8003160:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	ee07 3a90 	vmov	s15, r3
 800316a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800316e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003172:	4b62      	ldr	r3, [pc, #392]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003176:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800317a:	ee07 3a90 	vmov	s15, r3
 800317e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003182:	ed97 6a02 	vldr	s12, [r7, #8]
 8003186:	eddf 5a61 	vldr	s11, [pc, #388]	; 800330c <HAL_RCC_GetSysClockFreq+0x2e4>
 800318a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800318e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003192:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003196:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800319a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800319e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80031a2:	e087      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	ee07 3a90 	vmov	s15, r3
 80031aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031ae:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003310 <HAL_RCC_GetSysClockFreq+0x2e8>
 80031b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031b6:	4b51      	ldr	r3, [pc, #324]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031be:	ee07 3a90 	vmov	s15, r3
 80031c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80031ca:	eddf 5a50 	vldr	s11, [pc, #320]	; 800330c <HAL_RCC_GetSysClockFreq+0x2e4>
 80031ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80031da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80031e6:	e065      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	ee07 3a90 	vmov	s15, r3
 80031ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031f2:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003314 <HAL_RCC_GetSysClockFreq+0x2ec>
 80031f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031fa:	4b40      	ldr	r3, [pc, #256]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003202:	ee07 3a90 	vmov	s15, r3
 8003206:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800320a:	ed97 6a02 	vldr	s12, [r7, #8]
 800320e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800330c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003212:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003216:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800321a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800321e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003222:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003226:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800322a:	e043      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	ee07 3a90 	vmov	s15, r3
 8003232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003236:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003318 <HAL_RCC_GetSysClockFreq+0x2f0>
 800323a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800323e:	4b2f      	ldr	r3, [pc, #188]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003242:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003246:	ee07 3a90 	vmov	s15, r3
 800324a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800324e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003252:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800330c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003256:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800325a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800325e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800326a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800326e:	e021      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	ee07 3a90 	vmov	s15, r3
 8003276:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800327a:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003314 <HAL_RCC_GetSysClockFreq+0x2ec>
 800327e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003282:	4b1e      	ldr	r3, [pc, #120]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800328a:	ee07 3a90 	vmov	s15, r3
 800328e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003292:	ed97 6a02 	vldr	s12, [r7, #8]
 8003296:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800330c <HAL_RCC_GetSysClockFreq+0x2e4>
 800329a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800329e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80032a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80032b2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80032b4:	4b11      	ldr	r3, [pc, #68]	; (80032fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b8:	0a5b      	lsrs	r3, r3, #9
 80032ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032be:	3301      	adds	r3, #1
 80032c0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	ee07 3a90 	vmov	s15, r3
 80032c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80032cc:	edd7 6a07 	vldr	s13, [r7, #28]
 80032d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80032d8:	ee17 3a90 	vmov	r3, s15
 80032dc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80032de:	e005      	b.n	80032ec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80032e0:	2300      	movs	r3, #0
 80032e2:	61bb      	str	r3, [r7, #24]
      break;
 80032e4:	e002      	b.n	80032ec <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80032e6:	4b07      	ldr	r3, [pc, #28]	; (8003304 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80032e8:	61bb      	str	r3, [r7, #24]
      break;
 80032ea:	bf00      	nop
  }

  return sysclockfreq;
 80032ec:	69bb      	ldr	r3, [r7, #24]
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3724      	adds	r7, #36	; 0x24
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	58024400 	.word	0x58024400
 8003300:	03d09000 	.word	0x03d09000
 8003304:	003d0900 	.word	0x003d0900
 8003308:	00f42400 	.word	0x00f42400
 800330c:	46000000 	.word	0x46000000
 8003310:	4c742400 	.word	0x4c742400
 8003314:	4a742400 	.word	0x4a742400
 8003318:	4b742400 	.word	0x4b742400

0800331c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003322:	f7ff fe81 	bl	8003028 <HAL_RCC_GetSysClockFreq>
 8003326:	4602      	mov	r2, r0
 8003328:	4b10      	ldr	r3, [pc, #64]	; (800336c <HAL_RCC_GetHCLKFreq+0x50>)
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	0a1b      	lsrs	r3, r3, #8
 800332e:	f003 030f 	and.w	r3, r3, #15
 8003332:	490f      	ldr	r1, [pc, #60]	; (8003370 <HAL_RCC_GetHCLKFreq+0x54>)
 8003334:	5ccb      	ldrb	r3, [r1, r3]
 8003336:	f003 031f 	and.w	r3, r3, #31
 800333a:	fa22 f303 	lsr.w	r3, r2, r3
 800333e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003340:	4b0a      	ldr	r3, [pc, #40]	; (800336c <HAL_RCC_GetHCLKFreq+0x50>)
 8003342:	699b      	ldr	r3, [r3, #24]
 8003344:	f003 030f 	and.w	r3, r3, #15
 8003348:	4a09      	ldr	r2, [pc, #36]	; (8003370 <HAL_RCC_GetHCLKFreq+0x54>)
 800334a:	5cd3      	ldrb	r3, [r2, r3]
 800334c:	f003 031f 	and.w	r3, r3, #31
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	fa22 f303 	lsr.w	r3, r2, r3
 8003356:	4a07      	ldr	r2, [pc, #28]	; (8003374 <HAL_RCC_GetHCLKFreq+0x58>)
 8003358:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800335a:	4a07      	ldr	r2, [pc, #28]	; (8003378 <HAL_RCC_GetHCLKFreq+0x5c>)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003360:	4b04      	ldr	r3, [pc, #16]	; (8003374 <HAL_RCC_GetHCLKFreq+0x58>)
 8003362:	681b      	ldr	r3, [r3, #0]
}
 8003364:	4618      	mov	r0, r3
 8003366:	3708      	adds	r7, #8
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	58024400 	.word	0x58024400
 8003370:	0800c1b4 	.word	0x0800c1b4
 8003374:	24000004 	.word	0x24000004
 8003378:	24000000 	.word	0x24000000

0800337c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003380:	f7ff ffcc 	bl	800331c <HAL_RCC_GetHCLKFreq>
 8003384:	4602      	mov	r2, r0
 8003386:	4b06      	ldr	r3, [pc, #24]	; (80033a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	091b      	lsrs	r3, r3, #4
 800338c:	f003 0307 	and.w	r3, r3, #7
 8003390:	4904      	ldr	r1, [pc, #16]	; (80033a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003392:	5ccb      	ldrb	r3, [r1, r3]
 8003394:	f003 031f 	and.w	r3, r3, #31
 8003398:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800339c:	4618      	mov	r0, r3
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	58024400 	.word	0x58024400
 80033a4:	0800c1b4 	.word	0x0800c1b4

080033a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80033ac:	f7ff ffb6 	bl	800331c <HAL_RCC_GetHCLKFreq>
 80033b0:	4602      	mov	r2, r0
 80033b2:	4b06      	ldr	r3, [pc, #24]	; (80033cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80033b4:	69db      	ldr	r3, [r3, #28]
 80033b6:	0a1b      	lsrs	r3, r3, #8
 80033b8:	f003 0307 	and.w	r3, r3, #7
 80033bc:	4904      	ldr	r1, [pc, #16]	; (80033d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80033be:	5ccb      	ldrb	r3, [r1, r3]
 80033c0:	f003 031f 	and.w	r3, r3, #31
 80033c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	58024400 	.word	0x58024400
 80033d0:	0800c1b4 	.word	0x0800c1b4

080033d4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033d8:	b0c6      	sub	sp, #280	; 0x118
 80033da:	af00      	add	r7, sp, #0
 80033dc:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033e0:	2300      	movs	r3, #0
 80033e2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033e6:	2300      	movs	r3, #0
 80033e8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80033ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80033f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f4:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 80033f8:	2500      	movs	r5, #0
 80033fa:	ea54 0305 	orrs.w	r3, r4, r5
 80033fe:	d049      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003400:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003404:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003406:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800340a:	d02f      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800340c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003410:	d828      	bhi.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003412:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003416:	d01a      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003418:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800341c:	d822      	bhi.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800341e:	2b00      	cmp	r3, #0
 8003420:	d003      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003422:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003426:	d007      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003428:	e01c      	b.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800342a:	4bab      	ldr	r3, [pc, #684]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800342c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342e:	4aaa      	ldr	r2, [pc, #680]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003430:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003434:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003436:	e01a      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003438:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800343c:	3308      	adds	r3, #8
 800343e:	2102      	movs	r1, #2
 8003440:	4618      	mov	r0, r3
 8003442:	f001 fc25 	bl	8004c90 <RCCEx_PLL2_Config>
 8003446:	4603      	mov	r3, r0
 8003448:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800344c:	e00f      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800344e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003452:	3328      	adds	r3, #40	; 0x28
 8003454:	2102      	movs	r1, #2
 8003456:	4618      	mov	r0, r3
 8003458:	f001 fccc 	bl	8004df4 <RCCEx_PLL3_Config>
 800345c:	4603      	mov	r3, r0
 800345e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003462:	e004      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800346a:	e000      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800346c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800346e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003472:	2b00      	cmp	r3, #0
 8003474:	d10a      	bne.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003476:	4b98      	ldr	r3, [pc, #608]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003478:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800347a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800347e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003482:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003484:	4a94      	ldr	r2, [pc, #592]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003486:	430b      	orrs	r3, r1
 8003488:	6513      	str	r3, [r2, #80]	; 0x50
 800348a:	e003      	b.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800348c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003490:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003494:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349c:	f402 7880 	and.w	r8, r2, #256	; 0x100
 80034a0:	f04f 0900 	mov.w	r9, #0
 80034a4:	ea58 0309 	orrs.w	r3, r8, r9
 80034a8:	d047      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80034aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80034ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034b0:	2b04      	cmp	r3, #4
 80034b2:	d82a      	bhi.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x136>
 80034b4:	a201      	add	r2, pc, #4	; (adr r2, 80034bc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80034b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ba:	bf00      	nop
 80034bc:	080034d1 	.word	0x080034d1
 80034c0:	080034df 	.word	0x080034df
 80034c4:	080034f5 	.word	0x080034f5
 80034c8:	08003513 	.word	0x08003513
 80034cc:	08003513 	.word	0x08003513
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034d0:	4b81      	ldr	r3, [pc, #516]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80034d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d4:	4a80      	ldr	r2, [pc, #512]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80034d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034da:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034dc:	e01a      	b.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80034e2:	3308      	adds	r3, #8
 80034e4:	2100      	movs	r1, #0
 80034e6:	4618      	mov	r0, r3
 80034e8:	f001 fbd2 	bl	8004c90 <RCCEx_PLL2_Config>
 80034ec:	4603      	mov	r3, r0
 80034ee:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034f2:	e00f      	b.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80034f8:	3328      	adds	r3, #40	; 0x28
 80034fa:	2100      	movs	r1, #0
 80034fc:	4618      	mov	r0, r3
 80034fe:	f001 fc79 	bl	8004df4 <RCCEx_PLL3_Config>
 8003502:	4603      	mov	r3, r0
 8003504:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003508:	e004      	b.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003510:	e000      	b.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003512:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003514:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003518:	2b00      	cmp	r3, #0
 800351a:	d10a      	bne.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800351c:	4b6e      	ldr	r3, [pc, #440]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800351e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003520:	f023 0107 	bic.w	r1, r3, #7
 8003524:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003528:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800352a:	4a6b      	ldr	r2, [pc, #428]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800352c:	430b      	orrs	r3, r1
 800352e:	6513      	str	r3, [r2, #80]	; 0x50
 8003530:	e003      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003532:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003536:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800353a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800353e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003542:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 8003546:	f04f 0b00 	mov.w	fp, #0
 800354a:	ea5a 030b 	orrs.w	r3, sl, fp
 800354e:	d05b      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003550:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003554:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003558:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800355c:	d03b      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800355e:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8003562:	d834      	bhi.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003564:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003568:	d037      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x206>
 800356a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800356e:	d82e      	bhi.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003570:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003574:	d033      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003576:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800357a:	d828      	bhi.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800357c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003580:	d01a      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8003582:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003586:	d822      	bhi.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003588:	2b00      	cmp	r3, #0
 800358a:	d003      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800358c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003590:	d007      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8003592:	e01c      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003594:	4b50      	ldr	r3, [pc, #320]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003598:	4a4f      	ldr	r2, [pc, #316]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800359a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800359e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80035a0:	e01e      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80035a6:	3308      	adds	r3, #8
 80035a8:	2100      	movs	r1, #0
 80035aa:	4618      	mov	r0, r3
 80035ac:	f001 fb70 	bl	8004c90 <RCCEx_PLL2_Config>
 80035b0:	4603      	mov	r3, r0
 80035b2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80035b6:	e013      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80035bc:	3328      	adds	r3, #40	; 0x28
 80035be:	2100      	movs	r1, #0
 80035c0:	4618      	mov	r0, r3
 80035c2:	f001 fc17 	bl	8004df4 <RCCEx_PLL3_Config>
 80035c6:	4603      	mov	r3, r0
 80035c8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80035cc:	e008      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80035d4:	e004      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80035d6:	bf00      	nop
 80035d8:	e002      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80035da:	bf00      	nop
 80035dc:	e000      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80035de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035e0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d10b      	bne.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80035e8:	4b3b      	ldr	r3, [pc, #236]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80035ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ec:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 80035f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80035f4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80035f8:	4a37      	ldr	r2, [pc, #220]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80035fa:	430b      	orrs	r3, r1
 80035fc:	6593      	str	r3, [r2, #88]	; 0x58
 80035fe:	e003      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003600:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003604:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003608:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800360c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003610:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8003614:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003618:	2300      	movs	r3, #0
 800361a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800361e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8003622:	460b      	mov	r3, r1
 8003624:	4313      	orrs	r3, r2
 8003626:	d05d      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003628:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800362c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003630:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8003634:	d03b      	beq.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8003636:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800363a:	d834      	bhi.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800363c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003640:	d037      	beq.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8003642:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003646:	d82e      	bhi.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003648:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800364c:	d033      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800364e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003652:	d828      	bhi.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003654:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003658:	d01a      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800365a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800365e:	d822      	bhi.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003660:	2b00      	cmp	r3, #0
 8003662:	d003      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003664:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003668:	d007      	beq.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800366a:	e01c      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800366c:	4b1a      	ldr	r3, [pc, #104]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800366e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003670:	4a19      	ldr	r2, [pc, #100]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003672:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003676:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003678:	e01e      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800367a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800367e:	3308      	adds	r3, #8
 8003680:	2100      	movs	r1, #0
 8003682:	4618      	mov	r0, r3
 8003684:	f001 fb04 	bl	8004c90 <RCCEx_PLL2_Config>
 8003688:	4603      	mov	r3, r0
 800368a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800368e:	e013      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003690:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003694:	3328      	adds	r3, #40	; 0x28
 8003696:	2100      	movs	r1, #0
 8003698:	4618      	mov	r0, r3
 800369a:	f001 fbab 	bl	8004df4 <RCCEx_PLL3_Config>
 800369e:	4603      	mov	r3, r0
 80036a0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036a4:	e008      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80036ac:	e004      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80036ae:	bf00      	nop
 80036b0:	e002      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80036b2:	bf00      	nop
 80036b4:	e000      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80036b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036b8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d10d      	bne.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80036c0:	4b05      	ldr	r3, [pc, #20]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80036c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c4:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 80036c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80036cc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80036d0:	4a01      	ldr	r2, [pc, #4]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80036d2:	430b      	orrs	r3, r1
 80036d4:	6593      	str	r3, [r2, #88]	; 0x58
 80036d6:	e005      	b.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80036d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036dc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80036e0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80036e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80036e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ec:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 80036f0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80036f4:	2300      	movs	r3, #0
 80036f6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80036fa:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 80036fe:	460b      	mov	r3, r1
 8003700:	4313      	orrs	r3, r2
 8003702:	d03a      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8003704:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800370a:	2b30      	cmp	r3, #48	; 0x30
 800370c:	d01f      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800370e:	2b30      	cmp	r3, #48	; 0x30
 8003710:	d819      	bhi.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003712:	2b20      	cmp	r3, #32
 8003714:	d00c      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003716:	2b20      	cmp	r3, #32
 8003718:	d815      	bhi.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800371a:	2b00      	cmp	r3, #0
 800371c:	d019      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800371e:	2b10      	cmp	r3, #16
 8003720:	d111      	bne.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003722:	4baa      	ldr	r3, [pc, #680]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003726:	4aa9      	ldr	r2, [pc, #676]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003728:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800372c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800372e:	e011      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003730:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003734:	3308      	adds	r3, #8
 8003736:	2102      	movs	r1, #2
 8003738:	4618      	mov	r0, r3
 800373a:	f001 faa9 	bl	8004c90 <RCCEx_PLL2_Config>
 800373e:	4603      	mov	r3, r0
 8003740:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003744:	e006      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800374c:	e002      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800374e:	bf00      	nop
 8003750:	e000      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003752:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003754:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003758:	2b00      	cmp	r3, #0
 800375a:	d10a      	bne.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800375c:	4b9b      	ldr	r3, [pc, #620]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800375e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003760:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8003764:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800376a:	4a98      	ldr	r2, [pc, #608]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800376c:	430b      	orrs	r3, r1
 800376e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003770:	e003      	b.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003772:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003776:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800377a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800377e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003782:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8003786:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800378a:	2300      	movs	r3, #0
 800378c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8003790:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8003794:	460b      	mov	r3, r1
 8003796:	4313      	orrs	r3, r2
 8003798:	d051      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800379a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800379e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037a4:	d035      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80037a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037aa:	d82e      	bhi.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80037ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80037b0:	d031      	beq.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x442>
 80037b2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80037b6:	d828      	bhi.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80037b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037bc:	d01a      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80037be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037c2:	d822      	bhi.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d003      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80037c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037cc:	d007      	beq.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80037ce:	e01c      	b.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037d0:	4b7e      	ldr	r3, [pc, #504]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80037d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d4:	4a7d      	ldr	r2, [pc, #500]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80037d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037da:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80037dc:	e01c      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80037e2:	3308      	adds	r3, #8
 80037e4:	2100      	movs	r1, #0
 80037e6:	4618      	mov	r0, r3
 80037e8:	f001 fa52 	bl	8004c90 <RCCEx_PLL2_Config>
 80037ec:	4603      	mov	r3, r0
 80037ee:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80037f2:	e011      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80037f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80037f8:	3328      	adds	r3, #40	; 0x28
 80037fa:	2100      	movs	r1, #0
 80037fc:	4618      	mov	r0, r3
 80037fe:	f001 faf9 	bl	8004df4 <RCCEx_PLL3_Config>
 8003802:	4603      	mov	r3, r0
 8003804:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003808:	e006      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003810:	e002      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8003812:	bf00      	nop
 8003814:	e000      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8003816:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003818:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800381c:	2b00      	cmp	r3, #0
 800381e:	d10a      	bne.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003820:	4b6a      	ldr	r3, [pc, #424]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003822:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003824:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8003828:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800382c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800382e:	4a67      	ldr	r2, [pc, #412]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003830:	430b      	orrs	r3, r1
 8003832:	6513      	str	r3, [r2, #80]	; 0x50
 8003834:	e003      	b.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003836:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800383a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800383e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003846:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800384a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800384e:	2300      	movs	r3, #0
 8003850:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003854:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8003858:	460b      	mov	r3, r1
 800385a:	4313      	orrs	r3, r2
 800385c:	d053      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800385e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003862:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003864:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003868:	d033      	beq.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800386a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800386e:	d82c      	bhi.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003870:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003874:	d02f      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8003876:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800387a:	d826      	bhi.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800387c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003880:	d02b      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x506>
 8003882:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003886:	d820      	bhi.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003888:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800388c:	d012      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800388e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003892:	d81a      	bhi.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003894:	2b00      	cmp	r3, #0
 8003896:	d022      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8003898:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800389c:	d115      	bne.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800389e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80038a2:	3308      	adds	r3, #8
 80038a4:	2101      	movs	r1, #1
 80038a6:	4618      	mov	r0, r3
 80038a8:	f001 f9f2 	bl	8004c90 <RCCEx_PLL2_Config>
 80038ac:	4603      	mov	r3, r0
 80038ae:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80038b2:	e015      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80038b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80038b8:	3328      	adds	r3, #40	; 0x28
 80038ba:	2101      	movs	r1, #1
 80038bc:	4618      	mov	r0, r3
 80038be:	f001 fa99 	bl	8004df4 <RCCEx_PLL3_Config>
 80038c2:	4603      	mov	r3, r0
 80038c4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80038c8:	e00a      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80038d0:	e006      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80038d2:	bf00      	nop
 80038d4:	e004      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80038d6:	bf00      	nop
 80038d8:	e002      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80038da:	bf00      	nop
 80038dc:	e000      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80038de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038e0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d10a      	bne.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80038e8:	4b38      	ldr	r3, [pc, #224]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80038ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038ec:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 80038f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80038f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038f6:	4a35      	ldr	r2, [pc, #212]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80038f8:	430b      	orrs	r3, r1
 80038fa:	6513      	str	r3, [r2, #80]	; 0x50
 80038fc:	e003      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038fe:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003902:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003906:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800390a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800390e:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8003912:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003916:	2300      	movs	r3, #0
 8003918:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800391c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003920:	460b      	mov	r3, r1
 8003922:	4313      	orrs	r3, r2
 8003924:	d058      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003926:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800392a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800392e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003932:	d033      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8003934:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003938:	d82c      	bhi.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800393a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800393e:	d02f      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8003940:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003944:	d826      	bhi.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003946:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800394a:	d02b      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800394c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003950:	d820      	bhi.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003952:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003956:	d012      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8003958:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800395c:	d81a      	bhi.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800395e:	2b00      	cmp	r3, #0
 8003960:	d022      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003962:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003966:	d115      	bne.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003968:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800396c:	3308      	adds	r3, #8
 800396e:	2101      	movs	r1, #1
 8003970:	4618      	mov	r0, r3
 8003972:	f001 f98d 	bl	8004c90 <RCCEx_PLL2_Config>
 8003976:	4603      	mov	r3, r0
 8003978:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800397c:	e015      	b.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800397e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003982:	3328      	adds	r3, #40	; 0x28
 8003984:	2101      	movs	r1, #1
 8003986:	4618      	mov	r0, r3
 8003988:	f001 fa34 	bl	8004df4 <RCCEx_PLL3_Config>
 800398c:	4603      	mov	r3, r0
 800398e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003992:	e00a      	b.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800399a:	e006      	b.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800399c:	bf00      	nop
 800399e:	e004      	b.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80039a0:	bf00      	nop
 80039a2:	e002      	b.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80039a4:	bf00      	nop
 80039a6:	e000      	b.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80039a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039aa:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d10e      	bne.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80039b2:	4b06      	ldr	r3, [pc, #24]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80039b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039b6:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80039ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80039be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80039c2:	4a02      	ldr	r2, [pc, #8]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80039c4:	430b      	orrs	r3, r1
 80039c6:	6593      	str	r3, [r2, #88]	; 0x58
 80039c8:	e006      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80039ca:	bf00      	nop
 80039cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039d0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80039d4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80039d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80039dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e0:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 80039e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80039e8:	2300      	movs	r3, #0
 80039ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80039ee:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 80039f2:	460b      	mov	r3, r1
 80039f4:	4313      	orrs	r3, r2
 80039f6:	d037      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80039f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80039fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a02:	d00e      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8003a04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a08:	d816      	bhi.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d018      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8003a0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a12:	d111      	bne.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a14:	4bc4      	ldr	r3, [pc, #784]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a18:	4ac3      	ldr	r2, [pc, #780]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003a1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a1e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003a20:	e00f      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a22:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003a26:	3308      	adds	r3, #8
 8003a28:	2101      	movs	r1, #1
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f001 f930 	bl	8004c90 <RCCEx_PLL2_Config>
 8003a30:	4603      	mov	r3, r0
 8003a32:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003a36:	e004      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003a3e:	e000      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8003a40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a42:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d10a      	bne.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003a4a:	4bb7      	ldr	r3, [pc, #732]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003a4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a4e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8003a52:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003a56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a58:	4ab3      	ldr	r2, [pc, #716]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003a5a:	430b      	orrs	r3, r1
 8003a5c:	6513      	str	r3, [r2, #80]	; 0x50
 8003a5e:	e003      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a60:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003a64:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003a68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a70:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8003a74:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003a78:	2300      	movs	r3, #0
 8003a7a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003a7e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8003a82:	460b      	mov	r3, r1
 8003a84:	4313      	orrs	r3, r2
 8003a86:	d039      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003a88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003a8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a8e:	2b03      	cmp	r3, #3
 8003a90:	d81c      	bhi.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8003a92:	a201      	add	r2, pc, #4	; (adr r2, 8003a98 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8003a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a98:	08003ad5 	.word	0x08003ad5
 8003a9c:	08003aa9 	.word	0x08003aa9
 8003aa0:	08003ab7 	.word	0x08003ab7
 8003aa4:	08003ad5 	.word	0x08003ad5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003aa8:	4b9f      	ldr	r3, [pc, #636]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aac:	4a9e      	ldr	r2, [pc, #632]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003aae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ab2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003ab4:	e00f      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ab6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003aba:	3308      	adds	r3, #8
 8003abc:	2102      	movs	r1, #2
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f001 f8e6 	bl	8004c90 <RCCEx_PLL2_Config>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003aca:	e004      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003ad2:	e000      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003ad4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ad6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10a      	bne.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003ade:	4b92      	ldr	r3, [pc, #584]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae2:	f023 0103 	bic.w	r1, r3, #3
 8003ae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003aea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aec:	4a8e      	ldr	r2, [pc, #568]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003aee:	430b      	orrs	r3, r1
 8003af0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003af2:	e003      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003af8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003afc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b04:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8003b08:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003b12:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003b16:	460b      	mov	r3, r1
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	f000 8099 	beq.w	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b1e:	4b83      	ldr	r3, [pc, #524]	; (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a82      	ldr	r2, [pc, #520]	; (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003b24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b28:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b2a:	f7fe f9bd 	bl	8001ea8 <HAL_GetTick>
 8003b2e:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b32:	e00b      	b.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b34:	f7fe f9b8 	bl	8001ea8 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b64      	cmp	r3, #100	; 0x64
 8003b42:	d903      	bls.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003b4a:	e005      	b.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b4c:	4b77      	ldr	r3, [pc, #476]	; (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0ed      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8003b58:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d173      	bne.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003b60:	4b71      	ldr	r3, [pc, #452]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b62:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003b64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003b68:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003b6c:	4053      	eors	r3, r2
 8003b6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d015      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b76:	4b6c      	ldr	r3, [pc, #432]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b7e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b82:	4b69      	ldr	r3, [pc, #420]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b86:	4a68      	ldr	r2, [pc, #416]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b8c:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b8e:	4b66      	ldr	r3, [pc, #408]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b92:	4a65      	ldr	r2, [pc, #404]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b98:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003b9a:	4a63      	ldr	r2, [pc, #396]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003ba0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003ba6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003baa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bae:	d118      	bne.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb0:	f7fe f97a 	bl	8001ea8 <HAL_GetTick>
 8003bb4:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bb8:	e00d      	b.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bba:	f7fe f975 	bl	8001ea8 <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003bc4:	1ad2      	subs	r2, r2, r3
 8003bc6:	f241 3388 	movw	r3, #5000	; 0x1388
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d903      	bls.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 8003bd4:	e005      	b.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bd6:	4b54      	ldr	r3, [pc, #336]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bda:	f003 0302 	and.w	r3, r3, #2
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d0eb      	beq.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8003be2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d129      	bne.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003bee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003bf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bf6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bfa:	d10e      	bne.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x846>
 8003bfc:	4b4a      	ldr	r3, [pc, #296]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8003c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c08:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003c0c:	091a      	lsrs	r2, r3, #4
 8003c0e:	4b48      	ldr	r3, [pc, #288]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003c10:	4013      	ands	r3, r2
 8003c12:	4a45      	ldr	r2, [pc, #276]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c14:	430b      	orrs	r3, r1
 8003c16:	6113      	str	r3, [r2, #16]
 8003c18:	e005      	b.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8003c1a:	4b43      	ldr	r3, [pc, #268]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	4a42      	ldr	r2, [pc, #264]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c20:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003c24:	6113      	str	r3, [r2, #16]
 8003c26:	4b40      	ldr	r3, [pc, #256]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c28:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8003c2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c2e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003c32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c36:	4a3c      	ldr	r2, [pc, #240]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c38:	430b      	orrs	r3, r1
 8003c3a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c3c:	e008      	b.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c3e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003c42:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 8003c46:	e003      	b.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c48:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003c4c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003c50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c58:	f002 0301 	and.w	r3, r2, #1
 8003c5c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003c60:	2300      	movs	r3, #0
 8003c62:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8003c66:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	f000 808f 	beq.w	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003c72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c76:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c78:	2b28      	cmp	r3, #40	; 0x28
 8003c7a:	d871      	bhi.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8003c7c:	a201      	add	r2, pc, #4	; (adr r2, 8003c84 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8003c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c82:	bf00      	nop
 8003c84:	08003d69 	.word	0x08003d69
 8003c88:	08003d61 	.word	0x08003d61
 8003c8c:	08003d61 	.word	0x08003d61
 8003c90:	08003d61 	.word	0x08003d61
 8003c94:	08003d61 	.word	0x08003d61
 8003c98:	08003d61 	.word	0x08003d61
 8003c9c:	08003d61 	.word	0x08003d61
 8003ca0:	08003d61 	.word	0x08003d61
 8003ca4:	08003d35 	.word	0x08003d35
 8003ca8:	08003d61 	.word	0x08003d61
 8003cac:	08003d61 	.word	0x08003d61
 8003cb0:	08003d61 	.word	0x08003d61
 8003cb4:	08003d61 	.word	0x08003d61
 8003cb8:	08003d61 	.word	0x08003d61
 8003cbc:	08003d61 	.word	0x08003d61
 8003cc0:	08003d61 	.word	0x08003d61
 8003cc4:	08003d4b 	.word	0x08003d4b
 8003cc8:	08003d61 	.word	0x08003d61
 8003ccc:	08003d61 	.word	0x08003d61
 8003cd0:	08003d61 	.word	0x08003d61
 8003cd4:	08003d61 	.word	0x08003d61
 8003cd8:	08003d61 	.word	0x08003d61
 8003cdc:	08003d61 	.word	0x08003d61
 8003ce0:	08003d61 	.word	0x08003d61
 8003ce4:	08003d69 	.word	0x08003d69
 8003ce8:	08003d61 	.word	0x08003d61
 8003cec:	08003d61 	.word	0x08003d61
 8003cf0:	08003d61 	.word	0x08003d61
 8003cf4:	08003d61 	.word	0x08003d61
 8003cf8:	08003d61 	.word	0x08003d61
 8003cfc:	08003d61 	.word	0x08003d61
 8003d00:	08003d61 	.word	0x08003d61
 8003d04:	08003d69 	.word	0x08003d69
 8003d08:	08003d61 	.word	0x08003d61
 8003d0c:	08003d61 	.word	0x08003d61
 8003d10:	08003d61 	.word	0x08003d61
 8003d14:	08003d61 	.word	0x08003d61
 8003d18:	08003d61 	.word	0x08003d61
 8003d1c:	08003d61 	.word	0x08003d61
 8003d20:	08003d61 	.word	0x08003d61
 8003d24:	08003d69 	.word	0x08003d69
 8003d28:	58024400 	.word	0x58024400
 8003d2c:	58024800 	.word	0x58024800
 8003d30:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003d38:	3308      	adds	r3, #8
 8003d3a:	2101      	movs	r1, #1
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f000 ffa7 	bl	8004c90 <RCCEx_PLL2_Config>
 8003d42:	4603      	mov	r3, r0
 8003d44:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003d48:	e00f      	b.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003d4e:	3328      	adds	r3, #40	; 0x28
 8003d50:	2101      	movs	r1, #1
 8003d52:	4618      	mov	r0, r3
 8003d54:	f001 f84e 	bl	8004df4 <RCCEx_PLL3_Config>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003d5e:	e004      	b.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003d66:	e000      	b.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8003d68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d6a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d10a      	bne.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003d72:	4bbf      	ldr	r3, [pc, #764]	; (8004070 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d76:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8003d7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003d7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d80:	4abb      	ldr	r2, [pc, #748]	; (8004070 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003d82:	430b      	orrs	r3, r1
 8003d84:	6553      	str	r3, [r2, #84]	; 0x54
 8003d86:	e003      	b.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d88:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003d8c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003d90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d98:	f002 0302 	and.w	r3, r2, #2
 8003d9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003da0:	2300      	movs	r3, #0
 8003da2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003da6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8003daa:	460b      	mov	r3, r1
 8003dac:	4313      	orrs	r3, r2
 8003dae:	d041      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003db0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003db4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003db6:	2b05      	cmp	r3, #5
 8003db8:	d824      	bhi.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8003dba:	a201      	add	r2, pc, #4	; (adr r2, 8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8003dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc0:	08003e0d 	.word	0x08003e0d
 8003dc4:	08003dd9 	.word	0x08003dd9
 8003dc8:	08003def 	.word	0x08003def
 8003dcc:	08003e0d 	.word	0x08003e0d
 8003dd0:	08003e0d 	.word	0x08003e0d
 8003dd4:	08003e0d 	.word	0x08003e0d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003dd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003ddc:	3308      	adds	r3, #8
 8003dde:	2101      	movs	r1, #1
 8003de0:	4618      	mov	r0, r3
 8003de2:	f000 ff55 	bl	8004c90 <RCCEx_PLL2_Config>
 8003de6:	4603      	mov	r3, r0
 8003de8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003dec:	e00f      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003dee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003df2:	3328      	adds	r3, #40	; 0x28
 8003df4:	2101      	movs	r1, #1
 8003df6:	4618      	mov	r0, r3
 8003df8:	f000 fffc 	bl	8004df4 <RCCEx_PLL3_Config>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003e02:	e004      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003e0a:	e000      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8003e0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e0e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10a      	bne.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003e16:	4b96      	ldr	r3, [pc, #600]	; (8004070 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e1a:	f023 0107 	bic.w	r1, r3, #7
 8003e1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e24:	4a92      	ldr	r2, [pc, #584]	; (8004070 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003e26:	430b      	orrs	r3, r1
 8003e28:	6553      	str	r3, [r2, #84]	; 0x54
 8003e2a:	e003      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e2c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003e30:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3c:	f002 0304 	and.w	r3, r2, #4
 8003e40:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003e44:	2300      	movs	r3, #0
 8003e46:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003e4a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003e4e:	460b      	mov	r3, r1
 8003e50:	4313      	orrs	r3, r2
 8003e52:	d044      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e5c:	2b05      	cmp	r3, #5
 8003e5e:	d825      	bhi.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8003e60:	a201      	add	r2, pc, #4	; (adr r2, 8003e68 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8003e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e66:	bf00      	nop
 8003e68:	08003eb5 	.word	0x08003eb5
 8003e6c:	08003e81 	.word	0x08003e81
 8003e70:	08003e97 	.word	0x08003e97
 8003e74:	08003eb5 	.word	0x08003eb5
 8003e78:	08003eb5 	.word	0x08003eb5
 8003e7c:	08003eb5 	.word	0x08003eb5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e84:	3308      	adds	r3, #8
 8003e86:	2101      	movs	r1, #1
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f000 ff01 	bl	8004c90 <RCCEx_PLL2_Config>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003e94:	e00f      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e9a:	3328      	adds	r3, #40	; 0x28
 8003e9c:	2101      	movs	r1, #1
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f000 ffa8 	bl	8004df4 <RCCEx_PLL3_Config>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003eaa:	e004      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003eb2:	e000      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8003eb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003eb6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10b      	bne.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ebe:	4b6c      	ldr	r3, [pc, #432]	; (8004070 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ec2:	f023 0107 	bic.w	r1, r3, #7
 8003ec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ece:	4a68      	ldr	r2, [pc, #416]	; (8004070 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003ed0:	430b      	orrs	r3, r1
 8003ed2:	6593      	str	r3, [r2, #88]	; 0x58
 8003ed4:	e003      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ed6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003eda:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ede:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee6:	f002 0320 	and.w	r3, r2, #32
 8003eea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003eee:	2300      	movs	r3, #0
 8003ef0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8003ef4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8003ef8:	460b      	mov	r3, r1
 8003efa:	4313      	orrs	r3, r2
 8003efc:	d055      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003efe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f02:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f06:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f0a:	d033      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8003f0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f10:	d82c      	bhi.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003f12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f16:	d02f      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8003f18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f1c:	d826      	bhi.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003f1e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003f22:	d02b      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003f24:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003f28:	d820      	bhi.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003f2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f2e:	d012      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8003f30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f34:	d81a      	bhi.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d022      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8003f3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f3e:	d115      	bne.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f40:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f44:	3308      	adds	r3, #8
 8003f46:	2100      	movs	r1, #0
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f000 fea1 	bl	8004c90 <RCCEx_PLL2_Config>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003f54:	e015      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f5a:	3328      	adds	r3, #40	; 0x28
 8003f5c:	2102      	movs	r1, #2
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f000 ff48 	bl	8004df4 <RCCEx_PLL3_Config>
 8003f64:	4603      	mov	r3, r0
 8003f66:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003f6a:	e00a      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003f72:	e006      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003f74:	bf00      	nop
 8003f76:	e004      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003f78:	bf00      	nop
 8003f7a:	e002      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003f7c:	bf00      	nop
 8003f7e:	e000      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003f80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f82:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d10b      	bne.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f8a:	4b39      	ldr	r3, [pc, #228]	; (8004070 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f8e:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8003f92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f9a:	4a35      	ldr	r2, [pc, #212]	; (8004070 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003f9c:	430b      	orrs	r3, r1
 8003f9e:	6553      	str	r3, [r2, #84]	; 0x54
 8003fa0:	e003      	b.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fa2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003fa6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003faa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb2:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8003fb6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003fba:	2300      	movs	r3, #0
 8003fbc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003fc0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	d058      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003fca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003fce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003fd2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003fd6:	d033      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003fd8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003fdc:	d82c      	bhi.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003fde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fe2:	d02f      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003fe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fe8:	d826      	bhi.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003fea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003fee:	d02b      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003ff0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003ff4:	d820      	bhi.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003ff6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ffa:	d012      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8003ffc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004000:	d81a      	bhi.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004002:	2b00      	cmp	r3, #0
 8004004:	d022      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8004006:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800400a:	d115      	bne.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800400c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004010:	3308      	adds	r3, #8
 8004012:	2100      	movs	r1, #0
 8004014:	4618      	mov	r0, r3
 8004016:	f000 fe3b 	bl	8004c90 <RCCEx_PLL2_Config>
 800401a:	4603      	mov	r3, r0
 800401c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004020:	e015      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004022:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004026:	3328      	adds	r3, #40	; 0x28
 8004028:	2102      	movs	r1, #2
 800402a:	4618      	mov	r0, r3
 800402c:	f000 fee2 	bl	8004df4 <RCCEx_PLL3_Config>
 8004030:	4603      	mov	r3, r0
 8004032:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004036:	e00a      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800403e:	e006      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004040:	bf00      	nop
 8004042:	e004      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004044:	bf00      	nop
 8004046:	e002      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004048:	bf00      	nop
 800404a:	e000      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800404c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800404e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10e      	bne.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004056:	4b06      	ldr	r3, [pc, #24]	; (8004070 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800405a:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800405e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004062:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004066:	4a02      	ldr	r2, [pc, #8]	; (8004070 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004068:	430b      	orrs	r3, r1
 800406a:	6593      	str	r3, [r2, #88]	; 0x58
 800406c:	e006      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800406e:	bf00      	nop
 8004070:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004074:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004078:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800407c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004084:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8004088:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800408c:	2300      	movs	r3, #0
 800408e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004092:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8004096:	460b      	mov	r3, r1
 8004098:	4313      	orrs	r3, r2
 800409a:	d055      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800409c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80040a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80040a4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80040a8:	d033      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80040aa:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80040ae:	d82c      	bhi.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80040b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040b4:	d02f      	beq.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80040b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040ba:	d826      	bhi.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80040bc:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80040c0:	d02b      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80040c2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80040c6:	d820      	bhi.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80040c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040cc:	d012      	beq.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80040ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040d2:	d81a      	bhi.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d022      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80040d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040dc:	d115      	bne.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80040e2:	3308      	adds	r3, #8
 80040e4:	2100      	movs	r1, #0
 80040e6:	4618      	mov	r0, r3
 80040e8:	f000 fdd2 	bl	8004c90 <RCCEx_PLL2_Config>
 80040ec:	4603      	mov	r3, r0
 80040ee:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80040f2:	e015      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80040f8:	3328      	adds	r3, #40	; 0x28
 80040fa:	2102      	movs	r1, #2
 80040fc:	4618      	mov	r0, r3
 80040fe:	f000 fe79 	bl	8004df4 <RCCEx_PLL3_Config>
 8004102:	4603      	mov	r3, r0
 8004104:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004108:	e00a      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004110:	e006      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004112:	bf00      	nop
 8004114:	e004      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004116:	bf00      	nop
 8004118:	e002      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800411a:	bf00      	nop
 800411c:	e000      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800411e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004120:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10b      	bne.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004128:	4ba0      	ldr	r3, [pc, #640]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800412a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412c:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8004130:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004134:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004138:	4a9c      	ldr	r2, [pc, #624]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800413a:	430b      	orrs	r3, r1
 800413c:	6593      	str	r3, [r2, #88]	; 0x58
 800413e:	e003      	b.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004140:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004144:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8004148:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800414c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004150:	f002 0308 	and.w	r3, r2, #8
 8004154:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004158:	2300      	movs	r3, #0
 800415a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800415e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8004162:	460b      	mov	r3, r1
 8004164:	4313      	orrs	r3, r2
 8004166:	d01e      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8004168:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800416c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004170:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004174:	d10c      	bne.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004176:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800417a:	3328      	adds	r3, #40	; 0x28
 800417c:	2102      	movs	r1, #2
 800417e:	4618      	mov	r0, r3
 8004180:	f000 fe38 	bl	8004df4 <RCCEx_PLL3_Config>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d002      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8004190:	4b86      	ldr	r3, [pc, #536]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004192:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004194:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004198:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800419c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041a0:	4a82      	ldr	r2, [pc, #520]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80041a2:	430b      	orrs	r3, r1
 80041a4:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80041a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80041aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ae:	f002 0310 	and.w	r3, r2, #16
 80041b2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80041b6:	2300      	movs	r3, #0
 80041b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80041bc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 80041c0:	460b      	mov	r3, r1
 80041c2:	4313      	orrs	r3, r2
 80041c4:	d01e      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80041c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80041ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041d2:	d10c      	bne.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80041d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80041d8:	3328      	adds	r3, #40	; 0x28
 80041da:	2102      	movs	r1, #2
 80041dc:	4618      	mov	r0, r3
 80041de:	f000 fe09 	bl	8004df4 <RCCEx_PLL3_Config>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d002      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80041ee:	4b6f      	ldr	r3, [pc, #444]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80041f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80041f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80041fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041fe:	4a6b      	ldr	r2, [pc, #428]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004200:	430b      	orrs	r3, r1
 8004202:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004204:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800420c:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8004210:	67bb      	str	r3, [r7, #120]	; 0x78
 8004212:	2300      	movs	r3, #0
 8004214:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004216:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800421a:	460b      	mov	r3, r1
 800421c:	4313      	orrs	r3, r2
 800421e:	d03e      	beq.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004220:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004224:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004228:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800422c:	d022      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800422e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004232:	d81b      	bhi.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8004234:	2b00      	cmp	r3, #0
 8004236:	d003      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8004238:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800423c:	d00b      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800423e:	e015      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004240:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004244:	3308      	adds	r3, #8
 8004246:	2100      	movs	r1, #0
 8004248:	4618      	mov	r0, r3
 800424a:	f000 fd21 	bl	8004c90 <RCCEx_PLL2_Config>
 800424e:	4603      	mov	r3, r0
 8004250:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004254:	e00f      	b.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004256:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800425a:	3328      	adds	r3, #40	; 0x28
 800425c:	2102      	movs	r1, #2
 800425e:	4618      	mov	r0, r3
 8004260:	f000 fdc8 	bl	8004df4 <RCCEx_PLL3_Config>
 8004264:	4603      	mov	r3, r0
 8004266:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800426a:	e004      	b.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004272:	e000      	b.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8004274:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004276:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800427a:	2b00      	cmp	r3, #0
 800427c:	d10b      	bne.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800427e:	4b4b      	ldr	r3, [pc, #300]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004280:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004282:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8004286:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800428a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800428e:	4a47      	ldr	r2, [pc, #284]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004290:	430b      	orrs	r3, r1
 8004292:	6593      	str	r3, [r2, #88]	; 0x58
 8004294:	e003      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004296:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800429a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800429e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80042a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a6:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 80042aa:	673b      	str	r3, [r7, #112]	; 0x70
 80042ac:	2300      	movs	r3, #0
 80042ae:	677b      	str	r3, [r7, #116]	; 0x74
 80042b0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 80042b4:	460b      	mov	r3, r1
 80042b6:	4313      	orrs	r3, r2
 80042b8:	d03b      	beq.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80042ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80042be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042c2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80042c6:	d01f      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80042c8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80042cc:	d818      	bhi.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80042ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042d2:	d003      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80042d4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80042d8:	d007      	beq.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80042da:	e011      	b.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042dc:	4b33      	ldr	r3, [pc, #204]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80042de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e0:	4a32      	ldr	r2, [pc, #200]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80042e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042e6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80042e8:	e00f      	b.n	800430a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80042ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80042ee:	3328      	adds	r3, #40	; 0x28
 80042f0:	2101      	movs	r1, #1
 80042f2:	4618      	mov	r0, r3
 80042f4:	f000 fd7e 	bl	8004df4 <RCCEx_PLL3_Config>
 80042f8:	4603      	mov	r3, r0
 80042fa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80042fe:	e004      	b.n	800430a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004306:	e000      	b.n	800430a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8004308:	bf00      	nop
    }

    if (ret == HAL_OK)
 800430a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800430e:	2b00      	cmp	r3, #0
 8004310:	d10b      	bne.n	800432a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004312:	4b26      	ldr	r3, [pc, #152]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004314:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004316:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800431a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800431e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004322:	4a22      	ldr	r2, [pc, #136]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004324:	430b      	orrs	r3, r1
 8004326:	6553      	str	r3, [r2, #84]	; 0x54
 8004328:	e003      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800432a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800432e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004332:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800433a:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800433e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004340:	2300      	movs	r3, #0
 8004342:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004344:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8004348:	460b      	mov	r3, r1
 800434a:	4313      	orrs	r3, r2
 800434c:	d034      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800434e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004352:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004354:	2b00      	cmp	r3, #0
 8004356:	d003      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8004358:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800435c:	d007      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800435e:	e011      	b.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004360:	4b12      	ldr	r3, [pc, #72]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004364:	4a11      	ldr	r2, [pc, #68]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004366:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800436a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800436c:	e00e      	b.n	800438c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800436e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004372:	3308      	adds	r3, #8
 8004374:	2102      	movs	r1, #2
 8004376:	4618      	mov	r0, r3
 8004378:	f000 fc8a 	bl	8004c90 <RCCEx_PLL2_Config>
 800437c:	4603      	mov	r3, r0
 800437e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004382:	e003      	b.n	800438c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800438a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800438c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004390:	2b00      	cmp	r3, #0
 8004392:	d10d      	bne.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004394:	4b05      	ldr	r3, [pc, #20]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004398:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800439c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80043a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043a2:	4a02      	ldr	r2, [pc, #8]	; (80043ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80043a4:	430b      	orrs	r3, r1
 80043a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80043a8:	e006      	b.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80043aa:	bf00      	nop
 80043ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043b0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80043b4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80043b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80043bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c0:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 80043c4:	663b      	str	r3, [r7, #96]	; 0x60
 80043c6:	2300      	movs	r3, #0
 80043c8:	667b      	str	r3, [r7, #100]	; 0x64
 80043ca:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 80043ce:	460b      	mov	r3, r1
 80043d0:	4313      	orrs	r3, r2
 80043d2:	d00c      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80043d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80043d8:	3328      	adds	r3, #40	; 0x28
 80043da:	2102      	movs	r1, #2
 80043dc:	4618      	mov	r0, r3
 80043de:	f000 fd09 	bl	8004df4 <RCCEx_PLL3_Config>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d002      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80043ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80043f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f6:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 80043fa:	65bb      	str	r3, [r7, #88]	; 0x58
 80043fc:	2300      	movs	r3, #0
 80043fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004400:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8004404:	460b      	mov	r3, r1
 8004406:	4313      	orrs	r3, r2
 8004408:	d036      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800440a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800440e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004410:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004414:	d018      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8004416:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800441a:	d811      	bhi.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800441c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004420:	d014      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8004422:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004426:	d80b      	bhi.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004428:	2b00      	cmp	r3, #0
 800442a:	d011      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800442c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004430:	d106      	bne.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004432:	4bb7      	ldr	r3, [pc, #732]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004436:	4ab6      	ldr	r2, [pc, #728]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800443c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800443e:	e008      	b.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004446:	e004      	b.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004448:	bf00      	nop
 800444a:	e002      	b.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800444c:	bf00      	nop
 800444e:	e000      	b.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004450:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004452:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004456:	2b00      	cmp	r3, #0
 8004458:	d10a      	bne.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800445a:	4bad      	ldr	r3, [pc, #692]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800445c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800445e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004462:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004466:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004468:	4aa9      	ldr	r2, [pc, #676]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800446a:	430b      	orrs	r3, r1
 800446c:	6553      	str	r3, [r2, #84]	; 0x54
 800446e:	e003      	b.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004470:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004474:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004478:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800447c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004480:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8004484:	653b      	str	r3, [r7, #80]	; 0x50
 8004486:	2300      	movs	r3, #0
 8004488:	657b      	str	r3, [r7, #84]	; 0x54
 800448a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800448e:	460b      	mov	r3, r1
 8004490:	4313      	orrs	r3, r2
 8004492:	d009      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004494:	4b9e      	ldr	r3, [pc, #632]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004496:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004498:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800449c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80044a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044a2:	4a9b      	ldr	r2, [pc, #620]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80044a4:	430b      	orrs	r3, r1
 80044a6:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80044a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80044ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b0:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 80044b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80044b6:	2300      	movs	r3, #0
 80044b8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044ba:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80044be:	460b      	mov	r3, r1
 80044c0:	4313      	orrs	r3, r2
 80044c2:	d009      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80044c4:	4b92      	ldr	r3, [pc, #584]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80044c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044c8:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 80044cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80044d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044d2:	4a8f      	ldr	r2, [pc, #572]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80044d4:	430b      	orrs	r3, r1
 80044d6:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80044d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80044dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e0:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 80044e4:	643b      	str	r3, [r7, #64]	; 0x40
 80044e6:	2300      	movs	r3, #0
 80044e8:	647b      	str	r3, [r7, #68]	; 0x44
 80044ea:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80044ee:	460b      	mov	r3, r1
 80044f0:	4313      	orrs	r3, r2
 80044f2:	d00e      	beq.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80044f4:	4b86      	ldr	r3, [pc, #536]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	4a85      	ldr	r2, [pc, #532]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80044fa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80044fe:	6113      	str	r3, [r2, #16]
 8004500:	4b83      	ldr	r3, [pc, #524]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004502:	6919      	ldr	r1, [r3, #16]
 8004504:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004508:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800450c:	4a80      	ldr	r2, [pc, #512]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800450e:	430b      	orrs	r3, r1
 8004510:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004512:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800451a:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800451e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004520:	2300      	movs	r3, #0
 8004522:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004524:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8004528:	460b      	mov	r3, r1
 800452a:	4313      	orrs	r3, r2
 800452c:	d009      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800452e:	4b78      	ldr	r3, [pc, #480]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004532:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8004536:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800453a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453c:	4a74      	ldr	r2, [pc, #464]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800453e:	430b      	orrs	r3, r1
 8004540:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004542:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800454a:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800454e:	633b      	str	r3, [r7, #48]	; 0x30
 8004550:	2300      	movs	r3, #0
 8004552:	637b      	str	r3, [r7, #52]	; 0x34
 8004554:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8004558:	460b      	mov	r3, r1
 800455a:	4313      	orrs	r3, r2
 800455c:	d00a      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800455e:	4b6c      	ldr	r3, [pc, #432]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004562:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8004566:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800456a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800456e:	4a68      	ldr	r2, [pc, #416]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004570:	430b      	orrs	r3, r1
 8004572:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004574:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457c:	2100      	movs	r1, #0
 800457e:	62b9      	str	r1, [r7, #40]	; 0x28
 8004580:	f003 0301 	and.w	r3, r3, #1
 8004584:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004586:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800458a:	460b      	mov	r3, r1
 800458c:	4313      	orrs	r3, r2
 800458e:	d011      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004590:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004594:	3308      	adds	r3, #8
 8004596:	2100      	movs	r1, #0
 8004598:	4618      	mov	r0, r3
 800459a:	f000 fb79 	bl	8004c90 <RCCEx_PLL2_Config>
 800459e:	4603      	mov	r3, r0
 80045a0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 80045a4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d003      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ac:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80045b0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80045b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80045b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045bc:	2100      	movs	r1, #0
 80045be:	6239      	str	r1, [r7, #32]
 80045c0:	f003 0302 	and.w	r3, r3, #2
 80045c4:	627b      	str	r3, [r7, #36]	; 0x24
 80045c6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80045ca:	460b      	mov	r3, r1
 80045cc:	4313      	orrs	r3, r2
 80045ce:	d011      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80045d4:	3308      	adds	r3, #8
 80045d6:	2101      	movs	r1, #1
 80045d8:	4618      	mov	r0, r3
 80045da:	f000 fb59 	bl	8004c90 <RCCEx_PLL2_Config>
 80045de:	4603      	mov	r3, r0
 80045e0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 80045e4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d003      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80045f0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80045f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80045f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045fc:	2100      	movs	r1, #0
 80045fe:	61b9      	str	r1, [r7, #24]
 8004600:	f003 0304 	and.w	r3, r3, #4
 8004604:	61fb      	str	r3, [r7, #28]
 8004606:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800460a:	460b      	mov	r3, r1
 800460c:	4313      	orrs	r3, r2
 800460e:	d011      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004610:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004614:	3308      	adds	r3, #8
 8004616:	2102      	movs	r1, #2
 8004618:	4618      	mov	r0, r3
 800461a:	f000 fb39 	bl	8004c90 <RCCEx_PLL2_Config>
 800461e:	4603      	mov	r3, r0
 8004620:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 8004624:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004628:	2b00      	cmp	r3, #0
 800462a:	d003      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800462c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004630:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004634:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463c:	2100      	movs	r1, #0
 800463e:	6139      	str	r1, [r7, #16]
 8004640:	f003 0308 	and.w	r3, r3, #8
 8004644:	617b      	str	r3, [r7, #20]
 8004646:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800464a:	460b      	mov	r3, r1
 800464c:	4313      	orrs	r3, r2
 800464e:	d011      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004650:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004654:	3328      	adds	r3, #40	; 0x28
 8004656:	2100      	movs	r1, #0
 8004658:	4618      	mov	r0, r3
 800465a:	f000 fbcb 	bl	8004df4 <RCCEx_PLL3_Config>
 800465e:	4603      	mov	r3, r0
 8004660:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 8004664:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004668:	2b00      	cmp	r3, #0
 800466a:	d003      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800466c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004670:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004674:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467c:	2100      	movs	r1, #0
 800467e:	60b9      	str	r1, [r7, #8]
 8004680:	f003 0310 	and.w	r3, r3, #16
 8004684:	60fb      	str	r3, [r7, #12]
 8004686:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800468a:	460b      	mov	r3, r1
 800468c:	4313      	orrs	r3, r2
 800468e:	d011      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004690:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004694:	3328      	adds	r3, #40	; 0x28
 8004696:	2101      	movs	r1, #1
 8004698:	4618      	mov	r0, r3
 800469a:	f000 fbab 	bl	8004df4 <RCCEx_PLL3_Config>
 800469e:	4603      	mov	r3, r0
 80046a0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 80046a4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d003      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ac:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80046b0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80046b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046bc:	2100      	movs	r1, #0
 80046be:	6039      	str	r1, [r7, #0]
 80046c0:	f003 0320 	and.w	r3, r3, #32
 80046c4:	607b      	str	r3, [r7, #4]
 80046c6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80046ca:	460b      	mov	r3, r1
 80046cc:	4313      	orrs	r3, r2
 80046ce:	d011      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046d4:	3328      	adds	r3, #40	; 0x28
 80046d6:	2102      	movs	r1, #2
 80046d8:	4618      	mov	r0, r3
 80046da:	f000 fb8b 	bl	8004df4 <RCCEx_PLL3_Config>
 80046de:	4603      	mov	r3, r0
 80046e0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 80046e4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d003      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80046f0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 80046f4:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d101      	bne.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80046fc:	2300      	movs	r3, #0
 80046fe:	e000      	b.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
}
 8004702:	4618      	mov	r0, r3
 8004704:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8004708:	46bd      	mov	sp, r7
 800470a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800470e:	bf00      	nop
 8004710:	58024400 	.word	0x58024400

08004714 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004718:	f7fe fe00 	bl	800331c <HAL_RCC_GetHCLKFreq>
 800471c:	4602      	mov	r2, r0
 800471e:	4b06      	ldr	r3, [pc, #24]	; (8004738 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004720:	6a1b      	ldr	r3, [r3, #32]
 8004722:	091b      	lsrs	r3, r3, #4
 8004724:	f003 0307 	and.w	r3, r3, #7
 8004728:	4904      	ldr	r1, [pc, #16]	; (800473c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800472a:	5ccb      	ldrb	r3, [r1, r3]
 800472c:	f003 031f 	and.w	r3, r3, #31
 8004730:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004734:	4618      	mov	r0, r3
 8004736:	bd80      	pop	{r7, pc}
 8004738:	58024400 	.word	0x58024400
 800473c:	0800c1b4 	.word	0x0800c1b4

08004740 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004740:	b480      	push	{r7}
 8004742:	b089      	sub	sp, #36	; 0x24
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004748:	4ba1      	ldr	r3, [pc, #644]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800474a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474c:	f003 0303 	and.w	r3, r3, #3
 8004750:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004752:	4b9f      	ldr	r3, [pc, #636]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004756:	0b1b      	lsrs	r3, r3, #12
 8004758:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800475c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800475e:	4b9c      	ldr	r3, [pc, #624]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004762:	091b      	lsrs	r3, r3, #4
 8004764:	f003 0301 	and.w	r3, r3, #1
 8004768:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800476a:	4b99      	ldr	r3, [pc, #612]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800476c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800476e:	08db      	lsrs	r3, r3, #3
 8004770:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	fb02 f303 	mul.w	r3, r2, r3
 800477a:	ee07 3a90 	vmov	s15, r3
 800477e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004782:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	2b00      	cmp	r3, #0
 800478a:	f000 8111 	beq.w	80049b0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	2b02      	cmp	r3, #2
 8004792:	f000 8083 	beq.w	800489c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	2b02      	cmp	r3, #2
 800479a:	f200 80a1 	bhi.w	80048e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d003      	beq.n	80047ac <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d056      	beq.n	8004858 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80047aa:	e099      	b.n	80048e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047ac:	4b88      	ldr	r3, [pc, #544]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0320 	and.w	r3, r3, #32
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d02d      	beq.n	8004814 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047b8:	4b85      	ldr	r3, [pc, #532]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	08db      	lsrs	r3, r3, #3
 80047be:	f003 0303 	and.w	r3, r3, #3
 80047c2:	4a84      	ldr	r2, [pc, #528]	; (80049d4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80047c4:	fa22 f303 	lsr.w	r3, r2, r3
 80047c8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	ee07 3a90 	vmov	s15, r3
 80047d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	ee07 3a90 	vmov	s15, r3
 80047da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047e2:	4b7b      	ldr	r3, [pc, #492]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047ea:	ee07 3a90 	vmov	s15, r3
 80047ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80047f6:	eddf 5a78 	vldr	s11, [pc, #480]	; 80049d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80047fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004802:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800480a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800480e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004812:	e087      	b.n	8004924 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	ee07 3a90 	vmov	s15, r3
 800481a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800481e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80049dc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004826:	4b6a      	ldr	r3, [pc, #424]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800482e:	ee07 3a90 	vmov	s15, r3
 8004832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004836:	ed97 6a03 	vldr	s12, [r7, #12]
 800483a:	eddf 5a67 	vldr	s11, [pc, #412]	; 80049d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800483e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004846:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800484a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800484e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004852:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004856:	e065      	b.n	8004924 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	ee07 3a90 	vmov	s15, r3
 800485e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004862:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800486a:	4b59      	ldr	r3, [pc, #356]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800486c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800486e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004872:	ee07 3a90 	vmov	s15, r3
 8004876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800487a:	ed97 6a03 	vldr	s12, [r7, #12]
 800487e:	eddf 5a56 	vldr	s11, [pc, #344]	; 80049d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800488a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800488e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004896:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800489a:	e043      	b.n	8004924 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	ee07 3a90 	vmov	s15, r3
 80048a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048a6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80049e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80048aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048ae:	4b48      	ldr	r3, [pc, #288]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048b6:	ee07 3a90 	vmov	s15, r3
 80048ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048be:	ed97 6a03 	vldr	s12, [r7, #12]
 80048c2:	eddf 5a45 	vldr	s11, [pc, #276]	; 80049d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80048c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80048d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048de:	e021      	b.n	8004924 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	ee07 3a90 	vmov	s15, r3
 80048e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048ea:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80048ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048f2:	4b37      	ldr	r3, [pc, #220]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048fa:	ee07 3a90 	vmov	s15, r3
 80048fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004902:	ed97 6a03 	vldr	s12, [r7, #12]
 8004906:	eddf 5a34 	vldr	s11, [pc, #208]	; 80049d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800490a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800490e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004912:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800491a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800491e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004922:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004924:	4b2a      	ldr	r3, [pc, #168]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004928:	0a5b      	lsrs	r3, r3, #9
 800492a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800492e:	ee07 3a90 	vmov	s15, r3
 8004932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004936:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800493a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800493e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004942:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004946:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800494a:	ee17 2a90 	vmov	r2, s15
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004952:	4b1f      	ldr	r3, [pc, #124]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004956:	0c1b      	lsrs	r3, r3, #16
 8004958:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800495c:	ee07 3a90 	vmov	s15, r3
 8004960:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004964:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004968:	ee37 7a87 	vadd.f32	s14, s15, s14
 800496c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004970:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004974:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004978:	ee17 2a90 	vmov	r2, s15
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004980:	4b13      	ldr	r3, [pc, #76]	; (80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004984:	0e1b      	lsrs	r3, r3, #24
 8004986:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800498a:	ee07 3a90 	vmov	s15, r3
 800498e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004992:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004996:	ee37 7a87 	vadd.f32	s14, s15, s14
 800499a:	edd7 6a07 	vldr	s13, [r7, #28]
 800499e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049a6:	ee17 2a90 	vmov	r2, s15
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80049ae:	e008      	b.n	80049c2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	609a      	str	r2, [r3, #8]
}
 80049c2:	bf00      	nop
 80049c4:	3724      	adds	r7, #36	; 0x24
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	58024400 	.word	0x58024400
 80049d4:	03d09000 	.word	0x03d09000
 80049d8:	46000000 	.word	0x46000000
 80049dc:	4c742400 	.word	0x4c742400
 80049e0:	4a742400 	.word	0x4a742400
 80049e4:	4b742400 	.word	0x4b742400

080049e8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b089      	sub	sp, #36	; 0x24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80049f0:	4ba1      	ldr	r3, [pc, #644]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049f4:	f003 0303 	and.w	r3, r3, #3
 80049f8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80049fa:	4b9f      	ldr	r3, [pc, #636]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049fe:	0d1b      	lsrs	r3, r3, #20
 8004a00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a04:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004a06:	4b9c      	ldr	r3, [pc, #624]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a0a:	0a1b      	lsrs	r3, r3, #8
 8004a0c:	f003 0301 	and.w	r3, r3, #1
 8004a10:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004a12:	4b99      	ldr	r3, [pc, #612]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a16:	08db      	lsrs	r3, r3, #3
 8004a18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	fb02 f303 	mul.w	r3, r2, r3
 8004a22:	ee07 3a90 	vmov	s15, r3
 8004a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a2a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	f000 8111 	beq.w	8004c58 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	f000 8083 	beq.w	8004b44 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	f200 80a1 	bhi.w	8004b88 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d003      	beq.n	8004a54 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d056      	beq.n	8004b00 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004a52:	e099      	b.n	8004b88 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a54:	4b88      	ldr	r3, [pc, #544]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0320 	and.w	r3, r3, #32
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d02d      	beq.n	8004abc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a60:	4b85      	ldr	r3, [pc, #532]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	08db      	lsrs	r3, r3, #3
 8004a66:	f003 0303 	and.w	r3, r3, #3
 8004a6a:	4a84      	ldr	r2, [pc, #528]	; (8004c7c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a70:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	ee07 3a90 	vmov	s15, r3
 8004a78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	ee07 3a90 	vmov	s15, r3
 8004a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a8a:	4b7b      	ldr	r3, [pc, #492]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a92:	ee07 3a90 	vmov	s15, r3
 8004a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a9e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004c80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004aaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ab6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004aba:	e087      	b.n	8004bcc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	ee07 3a90 	vmov	s15, r3
 8004ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ac6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004c84 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ace:	4b6a      	ldr	r3, [pc, #424]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ad6:	ee07 3a90 	vmov	s15, r3
 8004ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ade:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ae2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004c80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004aee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004afa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004afe:	e065      	b.n	8004bcc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	ee07 3a90 	vmov	s15, r3
 8004b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b0a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004b0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b12:	4b59      	ldr	r3, [pc, #356]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b1a:	ee07 3a90 	vmov	s15, r3
 8004b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b22:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b26:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004c80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b42:	e043      	b.n	8004bcc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	ee07 3a90 	vmov	s15, r3
 8004b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b4e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004c8c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004b52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b56:	4b48      	ldr	r3, [pc, #288]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b5e:	ee07 3a90 	vmov	s15, r3
 8004b62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b66:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b6a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004c80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b86:	e021      	b.n	8004bcc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	ee07 3a90 	vmov	s15, r3
 8004b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b92:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004b96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b9a:	4b37      	ldr	r3, [pc, #220]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ba2:	ee07 3a90 	vmov	s15, r3
 8004ba6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004baa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bae:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004c80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004bbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bc6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bca:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004bcc:	4b2a      	ldr	r3, [pc, #168]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd0:	0a5b      	lsrs	r3, r3, #9
 8004bd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004bd6:	ee07 3a90 	vmov	s15, r3
 8004bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bde:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004be2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004be6:	edd7 6a07 	vldr	s13, [r7, #28]
 8004bea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bf2:	ee17 2a90 	vmov	r2, s15
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004bfa:	4b1f      	ldr	r3, [pc, #124]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfe:	0c1b      	lsrs	r3, r3, #16
 8004c00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c04:	ee07 3a90 	vmov	s15, r3
 8004c08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c0c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004c10:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c14:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c20:	ee17 2a90 	vmov	r2, s15
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004c28:	4b13      	ldr	r3, [pc, #76]	; (8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2c:	0e1b      	lsrs	r3, r3, #24
 8004c2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c32:	ee07 3a90 	vmov	s15, r3
 8004c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004c3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c42:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c4e:	ee17 2a90 	vmov	r2, s15
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004c56:	e008      	b.n	8004c6a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	609a      	str	r2, [r3, #8]
}
 8004c6a:	bf00      	nop
 8004c6c:	3724      	adds	r7, #36	; 0x24
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	58024400 	.word	0x58024400
 8004c7c:	03d09000 	.word	0x03d09000
 8004c80:	46000000 	.word	0x46000000
 8004c84:	4c742400 	.word	0x4c742400
 8004c88:	4a742400 	.word	0x4a742400
 8004c8c:	4b742400 	.word	0x4b742400

08004c90 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b084      	sub	sp, #16
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004c9e:	4b53      	ldr	r3, [pc, #332]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca2:	f003 0303 	and.w	r3, r3, #3
 8004ca6:	2b03      	cmp	r3, #3
 8004ca8:	d101      	bne.n	8004cae <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e099      	b.n	8004de2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004cae:	4b4f      	ldr	r3, [pc, #316]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a4e      	ldr	r2, [pc, #312]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004cb4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004cb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cba:	f7fd f8f5 	bl	8001ea8 <HAL_GetTick>
 8004cbe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004cc0:	e008      	b.n	8004cd4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004cc2:	f7fd f8f1 	bl	8001ea8 <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d901      	bls.n	8004cd4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e086      	b.n	8004de2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004cd4:	4b45      	ldr	r3, [pc, #276]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1f0      	bne.n	8004cc2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004ce0:	4b42      	ldr	r3, [pc, #264]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	031b      	lsls	r3, r3, #12
 8004cee:	493f      	ldr	r1, [pc, #252]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	628b      	str	r3, [r1, #40]	; 0x28
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	3b01      	subs	r3, #1
 8004cfa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	3b01      	subs	r3, #1
 8004d04:	025b      	lsls	r3, r3, #9
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	431a      	orrs	r2, r3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	3b01      	subs	r3, #1
 8004d10:	041b      	lsls	r3, r3, #16
 8004d12:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004d16:	431a      	orrs	r2, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	3b01      	subs	r3, #1
 8004d1e:	061b      	lsls	r3, r3, #24
 8004d20:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004d24:	4931      	ldr	r1, [pc, #196]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d26:	4313      	orrs	r3, r2
 8004d28:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004d2a:	4b30      	ldr	r3, [pc, #192]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d2e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	695b      	ldr	r3, [r3, #20]
 8004d36:	492d      	ldr	r1, [pc, #180]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004d3c:	4b2b      	ldr	r3, [pc, #172]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d40:	f023 0220 	bic.w	r2, r3, #32
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	699b      	ldr	r3, [r3, #24]
 8004d48:	4928      	ldr	r1, [pc, #160]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004d4e:	4b27      	ldr	r3, [pc, #156]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d52:	4a26      	ldr	r2, [pc, #152]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d54:	f023 0310 	bic.w	r3, r3, #16
 8004d58:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004d5a:	4b24      	ldr	r3, [pc, #144]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d5e:	4b24      	ldr	r3, [pc, #144]	; (8004df0 <RCCEx_PLL2_Config+0x160>)
 8004d60:	4013      	ands	r3, r2
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	69d2      	ldr	r2, [r2, #28]
 8004d66:	00d2      	lsls	r2, r2, #3
 8004d68:	4920      	ldr	r1, [pc, #128]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004d6e:	4b1f      	ldr	r3, [pc, #124]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d72:	4a1e      	ldr	r2, [pc, #120]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d74:	f043 0310 	orr.w	r3, r3, #16
 8004d78:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d106      	bne.n	8004d8e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004d80:	4b1a      	ldr	r3, [pc, #104]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d84:	4a19      	ldr	r2, [pc, #100]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d86:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004d8a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004d8c:	e00f      	b.n	8004dae <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d106      	bne.n	8004da2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004d94:	4b15      	ldr	r3, [pc, #84]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d98:	4a14      	ldr	r2, [pc, #80]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004d9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d9e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004da0:	e005      	b.n	8004dae <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004da2:	4b12      	ldr	r3, [pc, #72]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da6:	4a11      	ldr	r2, [pc, #68]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004da8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004dac:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004dae:	4b0f      	ldr	r3, [pc, #60]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a0e      	ldr	r2, [pc, #56]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004db4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004db8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dba:	f7fd f875 	bl	8001ea8 <HAL_GetTick>
 8004dbe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004dc0:	e008      	b.n	8004dd4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004dc2:	f7fd f871 	bl	8001ea8 <HAL_GetTick>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	2b02      	cmp	r3, #2
 8004dce:	d901      	bls.n	8004dd4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004dd0:	2303      	movs	r3, #3
 8004dd2:	e006      	b.n	8004de2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004dd4:	4b05      	ldr	r3, [pc, #20]	; (8004dec <RCCEx_PLL2_Config+0x15c>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d0f0      	beq.n	8004dc2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3710      	adds	r7, #16
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	58024400 	.word	0x58024400
 8004df0:	ffff0007 	.word	0xffff0007

08004df4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b084      	sub	sp, #16
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e02:	4b53      	ldr	r3, [pc, #332]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e06:	f003 0303 	and.w	r3, r3, #3
 8004e0a:	2b03      	cmp	r3, #3
 8004e0c:	d101      	bne.n	8004e12 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e099      	b.n	8004f46 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004e12:	4b4f      	ldr	r3, [pc, #316]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a4e      	ldr	r2, [pc, #312]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004e18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e1e:	f7fd f843 	bl	8001ea8 <HAL_GetTick>
 8004e22:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004e24:	e008      	b.n	8004e38 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004e26:	f7fd f83f 	bl	8001ea8 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d901      	bls.n	8004e38 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e086      	b.n	8004f46 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004e38:	4b45      	ldr	r3, [pc, #276]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1f0      	bne.n	8004e26 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004e44:	4b42      	ldr	r3, [pc, #264]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e48:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	051b      	lsls	r3, r3, #20
 8004e52:	493f      	ldr	r1, [pc, #252]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	628b      	str	r3, [r1, #40]	; 0x28
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	3b01      	subs	r3, #1
 8004e68:	025b      	lsls	r3, r3, #9
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	431a      	orrs	r2, r3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	3b01      	subs	r3, #1
 8004e74:	041b      	lsls	r3, r3, #16
 8004e76:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004e7a:	431a      	orrs	r2, r3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	3b01      	subs	r3, #1
 8004e82:	061b      	lsls	r3, r3, #24
 8004e84:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004e88:	4931      	ldr	r1, [pc, #196]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004e8e:	4b30      	ldr	r3, [pc, #192]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e92:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	695b      	ldr	r3, [r3, #20]
 8004e9a:	492d      	ldr	r1, [pc, #180]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004ea0:	4b2b      	ldr	r3, [pc, #172]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	699b      	ldr	r3, [r3, #24]
 8004eac:	4928      	ldr	r1, [pc, #160]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004eb2:	4b27      	ldr	r3, [pc, #156]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eb6:	4a26      	ldr	r2, [pc, #152]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004eb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ebc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004ebe:	4b24      	ldr	r3, [pc, #144]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004ec0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ec2:	4b24      	ldr	r3, [pc, #144]	; (8004f54 <RCCEx_PLL3_Config+0x160>)
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	69d2      	ldr	r2, [r2, #28]
 8004eca:	00d2      	lsls	r2, r2, #3
 8004ecc:	4920      	ldr	r1, [pc, #128]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004ed2:	4b1f      	ldr	r3, [pc, #124]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed6:	4a1e      	ldr	r2, [pc, #120]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004ed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004edc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d106      	bne.n	8004ef2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004ee4:	4b1a      	ldr	r3, [pc, #104]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee8:	4a19      	ldr	r2, [pc, #100]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004eea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004eee:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004ef0:	e00f      	b.n	8004f12 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d106      	bne.n	8004f06 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004ef8:	4b15      	ldr	r3, [pc, #84]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004efc:	4a14      	ldr	r2, [pc, #80]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004efe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004f02:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004f04:	e005      	b.n	8004f12 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004f06:	4b12      	ldr	r3, [pc, #72]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f0a:	4a11      	ldr	r2, [pc, #68]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004f0c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f10:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004f12:	4b0f      	ldr	r3, [pc, #60]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a0e      	ldr	r2, [pc, #56]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004f18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f1e:	f7fc ffc3 	bl	8001ea8 <HAL_GetTick>
 8004f22:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f24:	e008      	b.n	8004f38 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f26:	f7fc ffbf 	bl	8001ea8 <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d901      	bls.n	8004f38 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004f34:	2303      	movs	r3, #3
 8004f36:	e006      	b.n	8004f46 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f38:	4b05      	ldr	r3, [pc, #20]	; (8004f50 <RCCEx_PLL3_Config+0x15c>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d0f0      	beq.n	8004f26 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3710      	adds	r7, #16
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	58024400 	.word	0x58024400
 8004f54:	ffff0007 	.word	0xffff0007

08004f58 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d101      	bne.n	8004f6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e10f      	b.n	800518a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a87      	ldr	r2, [pc, #540]	; (8005194 <HAL_SPI_Init+0x23c>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d00f      	beq.n	8004f9a <HAL_SPI_Init+0x42>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a86      	ldr	r2, [pc, #536]	; (8005198 <HAL_SPI_Init+0x240>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d00a      	beq.n	8004f9a <HAL_SPI_Init+0x42>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a84      	ldr	r2, [pc, #528]	; (800519c <HAL_SPI_Init+0x244>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d005      	beq.n	8004f9a <HAL_SPI_Init+0x42>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	2b0f      	cmp	r3, #15
 8004f94:	d901      	bls.n	8004f9a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e0f7      	b.n	800518a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 fd5a 	bl	8005a54 <SPI_GetPacketSize>
 8004fa0:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a7b      	ldr	r2, [pc, #492]	; (8005194 <HAL_SPI_Init+0x23c>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d00c      	beq.n	8004fc6 <HAL_SPI_Init+0x6e>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a79      	ldr	r2, [pc, #484]	; (8005198 <HAL_SPI_Init+0x240>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d007      	beq.n	8004fc6 <HAL_SPI_Init+0x6e>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a78      	ldr	r2, [pc, #480]	; (800519c <HAL_SPI_Init+0x244>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d002      	beq.n	8004fc6 <HAL_SPI_Init+0x6e>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2b08      	cmp	r3, #8
 8004fc4:	d811      	bhi.n	8004fea <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004fca:	4a72      	ldr	r2, [pc, #456]	; (8005194 <HAL_SPI_Init+0x23c>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d009      	beq.n	8004fe4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a70      	ldr	r2, [pc, #448]	; (8005198 <HAL_SPI_Init+0x240>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d004      	beq.n	8004fe4 <HAL_SPI_Init+0x8c>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a6f      	ldr	r2, [pc, #444]	; (800519c <HAL_SPI_Init+0x244>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d104      	bne.n	8004fee <HAL_SPI_Init+0x96>
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2b10      	cmp	r3, #16
 8004fe8:	d901      	bls.n	8004fee <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e0cd      	b.n	800518a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d106      	bne.n	8005008 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7fc fa6a 	bl	80014dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2202      	movs	r2, #2
 800500c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f022 0201 	bic.w	r2, r2, #1
 800501e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800502a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005034:	d119      	bne.n	800506a <HAL_SPI_Init+0x112>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800503e:	d103      	bne.n	8005048 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005044:	2b00      	cmp	r3, #0
 8005046:	d008      	beq.n	800505a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800504c:	2b00      	cmp	r3, #0
 800504e:	d10c      	bne.n	800506a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005054:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005058:	d107      	bne.n	800506a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005068:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00f      	beq.n	8005096 <HAL_SPI_Init+0x13e>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	2b06      	cmp	r3, #6
 800507c:	d90b      	bls.n	8005096 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	430a      	orrs	r2, r1
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	e007      	b.n	80050a6 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80050a4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	69da      	ldr	r2, [r3, #28]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050ae:	431a      	orrs	r2, r3
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	431a      	orrs	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050b8:	ea42 0103 	orr.w	r1, r2, r3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	68da      	ldr	r2, [r3, #12]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	430a      	orrs	r2, r1
 80050c6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d0:	431a      	orrs	r2, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d6:	431a      	orrs	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	431a      	orrs	r2, r3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	431a      	orrs	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	695b      	ldr	r3, [r3, #20]
 80050e8:	431a      	orrs	r2, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	431a      	orrs	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	431a      	orrs	r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050fa:	431a      	orrs	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	431a      	orrs	r2, r3
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005106:	ea42 0103 	orr.w	r1, r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	430a      	orrs	r2, r1
 8005114:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d113      	bne.n	8005146 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005130:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005144:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 0201 	bic.w	r2, r2, #1
 8005154:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00a      	beq.n	8005178 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	430a      	orrs	r2, r1
 8005176:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	40013000 	.word	0x40013000
 8005198:	40003800 	.word	0x40003800
 800519c:	40003c00 	.word	0x40003c00

080051a0 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b08a      	sub	sp, #40	; 0x28
 80051a4:	af02      	add	r7, sp, #8
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	603b      	str	r3, [r7, #0]
 80051ac:	4613      	mov	r3, r2
 80051ae:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	3320      	adds	r3, #32
 80051b6:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80051b8:	2300      	movs	r3, #0
 80051ba:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d101      	bne.n	80051ca <HAL_SPI_Transmit+0x2a>
 80051c6:	2302      	movs	r3, #2
 80051c8:	e1e1      	b.n	800558e <HAL_SPI_Transmit+0x3ee>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051d2:	f7fc fe69 	bl	8001ea8 <HAL_GetTick>
 80051d6:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d007      	beq.n	80051f4 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 80051e4:	2302      	movs	r3, #2
 80051e6:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80051f0:	7efb      	ldrb	r3, [r7, #27]
 80051f2:	e1cc      	b.n	800558e <HAL_SPI_Transmit+0x3ee>
  }

  if ((pData == NULL) || (Size == 0UL))
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d002      	beq.n	8005200 <HAL_SPI_Transmit+0x60>
 80051fa:	88fb      	ldrh	r3, [r7, #6]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d107      	bne.n	8005210 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800520c:	7efb      	ldrb	r3, [r7, #27]
 800520e:	e1be      	b.n	800558e <HAL_SPI_Transmit+0x3ee>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2203      	movs	r2, #3
 8005214:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2200      	movs	r2, #0
 800521c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	68ba      	ldr	r2, [r7, #8]
 8005224:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	88fa      	ldrh	r2, [r7, #6]
 800522a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	88fa      	ldrh	r2, [r7, #6]
 8005232:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2200      	movs	r2, #0
 8005240:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2200      	movs	r2, #0
 8005248:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2200      	movs	r2, #0
 8005250:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8005260:	d108      	bne.n	8005274 <HAL_SPI_Transmit+0xd4>
  {
    SPI_1LINE_TX(hspi);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005270:	601a      	str	r2, [r3, #0]
 8005272:	e009      	b.n	8005288 <HAL_SPI_Transmit+0xe8>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005286:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	685a      	ldr	r2, [r3, #4]
 800528e:	4b96      	ldr	r3, [pc, #600]	; (80054e8 <HAL_SPI_Transmit+0x348>)
 8005290:	4013      	ands	r3, r2
 8005292:	88f9      	ldrh	r1, [r7, #6]
 8005294:	68fa      	ldr	r2, [r7, #12]
 8005296:	6812      	ldr	r2, [r2, #0]
 8005298:	430b      	orrs	r3, r1
 800529a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f042 0201 	orr.w	r2, r2, #1
 80052aa:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052b4:	d107      	bne.n	80052c6 <HAL_SPI_Transmit+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	68db      	ldr	r3, [r3, #12]
 80052ca:	2b0f      	cmp	r3, #15
 80052cc:	d947      	bls.n	800535e <HAL_SPI_Transmit+0x1be>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80052ce:	e03f      	b.n	8005350 <HAL_SPI_Transmit+0x1b0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	f003 0302 	and.w	r3, r3, #2
 80052da:	2b02      	cmp	r3, #2
 80052dc:	d114      	bne.n	8005308 <HAL_SPI_Transmit+0x168>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	6812      	ldr	r2, [r2, #0]
 80052e8:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052ee:	1d1a      	adds	r2, r3, #4
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	3b01      	subs	r3, #1
 80052fe:	b29a      	uxth	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8005306:	e023      	b.n	8005350 <HAL_SPI_Transmit+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005308:	f7fc fdce 	bl	8001ea8 <HAL_GetTick>
 800530c:	4602      	mov	r2, r0
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	1ad3      	subs	r3, r2, r3
 8005312:	683a      	ldr	r2, [r7, #0]
 8005314:	429a      	cmp	r2, r3
 8005316:	d803      	bhi.n	8005320 <HAL_SPI_Transmit+0x180>
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800531e:	d102      	bne.n	8005326 <HAL_SPI_Transmit+0x186>
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d114      	bne.n	8005350 <HAL_SPI_Transmit+0x1b0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005326:	68f8      	ldr	r0, [r7, #12]
 8005328:	f000 fac6 	bl	80058b8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800533a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e11e      	b.n	800558e <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005356:	b29b      	uxth	r3, r3
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1b9      	bne.n	80052d0 <HAL_SPI_Transmit+0x130>
 800535c:	e0f1      	b.n	8005542 <HAL_SPI_Transmit+0x3a2>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	2b07      	cmp	r3, #7
 8005364:	f240 80e6 	bls.w	8005534 <HAL_SPI_Transmit+0x394>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8005368:	e05d      	b.n	8005426 <HAL_SPI_Transmit+0x286>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	695b      	ldr	r3, [r3, #20]
 8005370:	f003 0302 	and.w	r3, r3, #2
 8005374:	2b02      	cmp	r3, #2
 8005376:	d132      	bne.n	80053de <HAL_SPI_Transmit+0x23e>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800537e:	b29b      	uxth	r3, r3
 8005380:	2b01      	cmp	r3, #1
 8005382:	d918      	bls.n	80053b6 <HAL_SPI_Transmit+0x216>
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005388:	2b00      	cmp	r3, #0
 800538a:	d014      	beq.n	80053b6 <HAL_SPI_Transmit+0x216>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	6812      	ldr	r2, [r2, #0]
 8005396:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800539c:	1d1a      	adds	r2, r3, #4
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	3b02      	subs	r3, #2
 80053ac:	b29a      	uxth	r2, r3
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80053b4:	e037      	b.n	8005426 <HAL_SPI_Transmit+0x286>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053ba:	881a      	ldrh	r2, [r3, #0]
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053c4:	1c9a      	adds	r2, r3, #2
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80053d0:	b29b      	uxth	r3, r3
 80053d2:	3b01      	subs	r3, #1
 80053d4:	b29a      	uxth	r2, r3
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80053dc:	e023      	b.n	8005426 <HAL_SPI_Transmit+0x286>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053de:	f7fc fd63 	bl	8001ea8 <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	683a      	ldr	r2, [r7, #0]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d803      	bhi.n	80053f6 <HAL_SPI_Transmit+0x256>
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f4:	d102      	bne.n	80053fc <HAL_SPI_Transmit+0x25c>
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d114      	bne.n	8005426 <HAL_SPI_Transmit+0x286>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f000 fa5b 	bl	80058b8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005410:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e0b3      	b.n	800558e <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800542c:	b29b      	uxth	r3, r3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d19b      	bne.n	800536a <HAL_SPI_Transmit+0x1ca>
 8005432:	e086      	b.n	8005542 <HAL_SPI_Transmit+0x3a2>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	f003 0302 	and.w	r3, r3, #2
 800543e:	2b02      	cmp	r3, #2
 8005440:	d154      	bne.n	80054ec <HAL_SPI_Transmit+0x34c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005448:	b29b      	uxth	r3, r3
 800544a:	2b03      	cmp	r3, #3
 800544c:	d918      	bls.n	8005480 <HAL_SPI_Transmit+0x2e0>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005452:	2b40      	cmp	r3, #64	; 0x40
 8005454:	d914      	bls.n	8005480 <HAL_SPI_Transmit+0x2e0>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	6812      	ldr	r2, [r2, #0]
 8005460:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005466:	1d1a      	adds	r2, r3, #4
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005472:	b29b      	uxth	r3, r3
 8005474:	3b04      	subs	r3, #4
 8005476:	b29a      	uxth	r2, r3
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800547e:	e059      	b.n	8005534 <HAL_SPI_Transmit+0x394>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005486:	b29b      	uxth	r3, r3
 8005488:	2b01      	cmp	r3, #1
 800548a:	d917      	bls.n	80054bc <HAL_SPI_Transmit+0x31c>
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005490:	2b00      	cmp	r3, #0
 8005492:	d013      	beq.n	80054bc <HAL_SPI_Transmit+0x31c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005498:	881a      	ldrh	r2, [r3, #0]
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054a2:	1c9a      	adds	r2, r3, #2
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	3b02      	subs	r3, #2
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80054ba:	e03b      	b.n	8005534 <HAL_SPI_Transmit+0x394>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	3320      	adds	r3, #32
 80054c6:	7812      	ldrb	r2, [r2, #0]
 80054c8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ce:	1c5a      	adds	r2, r3, #1
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80054da:	b29b      	uxth	r3, r3
 80054dc:	3b01      	subs	r3, #1
 80054de:	b29a      	uxth	r2, r3
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80054e6:	e025      	b.n	8005534 <HAL_SPI_Transmit+0x394>
 80054e8:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054ec:	f7fc fcdc 	bl	8001ea8 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d803      	bhi.n	8005504 <HAL_SPI_Transmit+0x364>
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005502:	d102      	bne.n	800550a <HAL_SPI_Transmit+0x36a>
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d114      	bne.n	8005534 <HAL_SPI_Transmit+0x394>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	f000 f9d4 	bl	80058b8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800551e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8005530:	2303      	movs	r3, #3
 8005532:	e02c      	b.n	800558e <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800553a:	b29b      	uxth	r3, r3
 800553c:	2b00      	cmp	r3, #0
 800553e:	f47f af79 	bne.w	8005434 <HAL_SPI_Transmit+0x294>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	2200      	movs	r2, #0
 800554a:	2108      	movs	r1, #8
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f000 fa53 	bl	80059f8 <SPI_WaitOnFlagUntilTimeout>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d007      	beq.n	8005568 <HAL_SPI_Transmit+0x3c8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800555e:	f043 0220 	orr.w	r2, r3, #32
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005568:	68f8      	ldr	r0, [r7, #12]
 800556a:	f000 f9a5 	bl	80058b8 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005584:	2b00      	cmp	r3, #0
 8005586:	d001      	beq.n	800558c <HAL_SPI_Transmit+0x3ec>
  {
    return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e000      	b.n	800558e <HAL_SPI_Transmit+0x3ee>
  }
  return errorcode;
 800558c:	7efb      	ldrb	r3, [r7, #27]
}
 800558e:	4618      	mov	r0, r3
 8005590:	3720      	adds	r7, #32
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
 8005596:	bf00      	nop

08005598 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b088      	sub	sp, #32
 800559c:	af00      	add	r7, sp, #0
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	603b      	str	r3, [r7, #0]
 80055a4:	4613      	mov	r3, r2
 80055a6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80055a8:	2300      	movs	r3, #0
 80055aa:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	3330      	adds	r3, #48	; 0x30
 80055b2:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d101      	bne.n	80055c2 <HAL_SPI_Receive+0x2a>
 80055be:	2302      	movs	r3, #2
 80055c0:	e173      	b.n	80058aa <HAL_SPI_Receive+0x312>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2201      	movs	r2, #1
 80055c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055ca:	f7fc fc6d 	bl	8001ea8 <HAL_GetTick>
 80055ce:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d007      	beq.n	80055ec <HAL_SPI_Receive+0x54>
  {
    errorcode = HAL_BUSY;
 80055dc:	2302      	movs	r3, #2
 80055de:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80055e8:	7ffb      	ldrb	r3, [r7, #31]
 80055ea:	e15e      	b.n	80058aa <HAL_SPI_Receive+0x312>
  }

  if ((pData == NULL) || (Size == 0UL))
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d002      	beq.n	80055f8 <HAL_SPI_Receive+0x60>
 80055f2:	88fb      	ldrh	r3, [r7, #6]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d107      	bne.n	8005608 <HAL_SPI_Receive+0x70>
  {
    errorcode = HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8005604:	7ffb      	ldrb	r3, [r7, #31]
 8005606:	e150      	b.n	80058aa <HAL_SPI_Receive+0x312>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2204      	movs	r2, #4
 800560c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	68ba      	ldr	r2, [r7, #8]
 800561c:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	88fa      	ldrh	r2, [r7, #6]
 8005622:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	88fa      	ldrh	r2, [r7, #6]
 800562a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2200      	movs	r2, #0
 8005640:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2200      	movs	r2, #0
 8005648:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8005658:	d108      	bne.n	800566c <HAL_SPI_Receive+0xd4>
  {
    SPI_1LINE_RX(hspi);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005668:	601a      	str	r2, [r3, #0]
 800566a:	e009      	b.n	8005680 <HAL_SPI_Receive+0xe8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800567e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	685a      	ldr	r2, [r3, #4]
 8005686:	4b8b      	ldr	r3, [pc, #556]	; (80058b4 <HAL_SPI_Receive+0x31c>)
 8005688:	4013      	ands	r3, r2
 800568a:	88f9      	ldrh	r1, [r7, #6]
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	6812      	ldr	r2, [r2, #0]
 8005690:	430b      	orrs	r3, r1
 8005692:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f042 0201 	orr.w	r2, r2, #1
 80056a2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056ac:	d107      	bne.n	80056be <HAL_SPI_Receive+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056bc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	2b0f      	cmp	r3, #15
 80056c4:	d948      	bls.n	8005758 <HAL_SPI_Receive+0x1c0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80056c6:	e040      	b.n	800574a <HAL_SPI_Receive+0x1b2>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	695a      	ldr	r2, [r3, #20]
 80056ce:	f248 0308 	movw	r3, #32776	; 0x8008
 80056d2:	4013      	ands	r3, r2
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d014      	beq.n	8005702 <HAL_SPI_Receive+0x16a>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056e0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80056e2:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056e8:	1d1a      	adds	r2, r3, #4
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	3b01      	subs	r3, #1
 80056f8:	b29a      	uxth	r2, r3
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8005700:	e023      	b.n	800574a <HAL_SPI_Receive+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005702:	f7fc fbd1 	bl	8001ea8 <HAL_GetTick>
 8005706:	4602      	mov	r2, r0
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	1ad3      	subs	r3, r2, r3
 800570c:	683a      	ldr	r2, [r7, #0]
 800570e:	429a      	cmp	r2, r3
 8005710:	d803      	bhi.n	800571a <HAL_SPI_Receive+0x182>
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005718:	d102      	bne.n	8005720 <HAL_SPI_Receive+0x188>
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d114      	bne.n	800574a <HAL_SPI_Receive+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f000 f8c9 	bl	80058b8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005734:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2201      	movs	r2, #1
 8005742:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8005746:	2303      	movs	r3, #3
 8005748:	e0af      	b.n	80058aa <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005750:	b29b      	uxth	r3, r3
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1b8      	bne.n	80056c8 <HAL_SPI_Receive+0x130>
 8005756:	e095      	b.n	8005884 <HAL_SPI_Receive+0x2ec>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	2b07      	cmp	r3, #7
 800575e:	f240 808b 	bls.w	8005878 <HAL_SPI_Receive+0x2e0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8005762:	e03f      	b.n	80057e4 <HAL_SPI_Receive+0x24c>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	f003 0301 	and.w	r3, r3, #1
 800576e:	2b01      	cmp	r3, #1
 8005770:	d114      	bne.n	800579c <HAL_SPI_Receive+0x204>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005776:	69ba      	ldr	r2, [r7, #24]
 8005778:	8812      	ldrh	r2, [r2, #0]
 800577a:	b292      	uxth	r2, r2
 800577c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005782:	1c9a      	adds	r2, r3, #2
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800578e:	b29b      	uxth	r3, r3
 8005790:	3b01      	subs	r3, #1
 8005792:	b29a      	uxth	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800579a:	e023      	b.n	80057e4 <HAL_SPI_Receive+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800579c:	f7fc fb84 	bl	8001ea8 <HAL_GetTick>
 80057a0:	4602      	mov	r2, r0
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	683a      	ldr	r2, [r7, #0]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d803      	bhi.n	80057b4 <HAL_SPI_Receive+0x21c>
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b2:	d102      	bne.n	80057ba <HAL_SPI_Receive+0x222>
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d114      	bne.n	80057e4 <HAL_SPI_Receive+0x24c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f000 f87c 	bl	80058b8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e062      	b.n	80058aa <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1b9      	bne.n	8005764 <HAL_SPI_Receive+0x1cc>
 80057f0:	e048      	b.n	8005884 <HAL_SPI_Receive+0x2ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	695b      	ldr	r3, [r3, #20]
 80057f8:	f003 0301 	and.w	r3, r3, #1
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d117      	bne.n	8005830 <HAL_SPI_Receive+0x298>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800580c:	7812      	ldrb	r2, [r2, #0]
 800580e:	b2d2      	uxtb	r2, r2
 8005810:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005816:	1c5a      	adds	r2, r3, #1
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005822:	b29b      	uxth	r3, r3
 8005824:	3b01      	subs	r3, #1
 8005826:	b29a      	uxth	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800582e:	e023      	b.n	8005878 <HAL_SPI_Receive+0x2e0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005830:	f7fc fb3a 	bl	8001ea8 <HAL_GetTick>
 8005834:	4602      	mov	r2, r0
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	1ad3      	subs	r3, r2, r3
 800583a:	683a      	ldr	r2, [r7, #0]
 800583c:	429a      	cmp	r2, r3
 800583e:	d803      	bhi.n	8005848 <HAL_SPI_Receive+0x2b0>
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005846:	d102      	bne.n	800584e <HAL_SPI_Receive+0x2b6>
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d114      	bne.n	8005878 <HAL_SPI_Receive+0x2e0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800584e:	68f8      	ldr	r0, [r7, #12]
 8005850:	f000 f832 	bl	80058b8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2200      	movs	r2, #0
 8005858:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005862:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e018      	b.n	80058aa <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800587e:	b29b      	uxth	r3, r3
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1b6      	bne.n	80057f2 <HAL_SPI_Receive+0x25a>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005884:	68f8      	ldr	r0, [r7, #12]
 8005886:	f000 f817 	bl	80058b8 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2200      	movs	r2, #0
 800588e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2201      	movs	r2, #1
 8005896:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d001      	beq.n	80058a8 <HAL_SPI_Receive+0x310>
  {
    return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e000      	b.n	80058aa <HAL_SPI_Receive+0x312>
  }
  return errorcode;
 80058a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3720      	adds	r7, #32
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	bf00      	nop
 80058b4:	ffff0000 	.word	0xffff0000

080058b8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b085      	sub	sp, #20
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	699a      	ldr	r2, [r3, #24]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f042 0208 	orr.w	r2, r2, #8
 80058d6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	699a      	ldr	r2, [r3, #24]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f042 0210 	orr.w	r2, r2, #16
 80058e6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f022 0201 	bic.w	r2, r2, #1
 80058f6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	6919      	ldr	r1, [r3, #16]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	4b3c      	ldr	r3, [pc, #240]	; (80059f4 <SPI_CloseTransfer+0x13c>)
 8005904:	400b      	ands	r3, r1
 8005906:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	689a      	ldr	r2, [r3, #8]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005916:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800591e:	b2db      	uxtb	r3, r3
 8005920:	2b04      	cmp	r3, #4
 8005922:	d014      	beq.n	800594e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f003 0320 	and.w	r3, r3, #32
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00f      	beq.n	800594e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005934:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	699a      	ldr	r2, [r3, #24]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f042 0220 	orr.w	r2, r2, #32
 800594c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8005954:	b2db      	uxtb	r3, r3
 8005956:	2b03      	cmp	r3, #3
 8005958:	d014      	beq.n	8005984 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005960:	2b00      	cmp	r3, #0
 8005962:	d00f      	beq.n	8005984 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800596a:	f043 0204 	orr.w	r2, r3, #4
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	699a      	ldr	r2, [r3, #24]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005982:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800598a:	2b00      	cmp	r3, #0
 800598c:	d00f      	beq.n	80059ae <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005994:	f043 0201 	orr.w	r2, r3, #1
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	699a      	ldr	r2, [r3, #24]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ac:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d00f      	beq.n	80059d8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059be:	f043 0208 	orr.w	r2, r3, #8
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	699a      	ldr	r2, [r3, #24]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059d6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2200      	movs	r2, #0
 80059dc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80059e8:	bf00      	nop
 80059ea:	3714      	adds	r7, #20
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr
 80059f4:	fffffc90 	.word	0xfffffc90

080059f8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	60f8      	str	r0, [r7, #12]
 8005a00:	60b9      	str	r1, [r7, #8]
 8005a02:	603b      	str	r3, [r7, #0]
 8005a04:	4613      	mov	r3, r2
 8005a06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005a08:	e010      	b.n	8005a2c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a0a:	f7fc fa4d 	bl	8001ea8 <HAL_GetTick>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	1ad3      	subs	r3, r2, r3
 8005a14:	683a      	ldr	r2, [r7, #0]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d803      	bhi.n	8005a22 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a20:	d102      	bne.n	8005a28 <SPI_WaitOnFlagUntilTimeout+0x30>
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d101      	bne.n	8005a2c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	e00f      	b.n	8005a4c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	695a      	ldr	r2, [r3, #20]
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	4013      	ands	r3, r2
 8005a36:	68ba      	ldr	r2, [r7, #8]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	bf0c      	ite	eq
 8005a3c:	2301      	moveq	r3, #1
 8005a3e:	2300      	movne	r3, #0
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	461a      	mov	r2, r3
 8005a44:	79fb      	ldrb	r3, [r7, #7]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d0df      	beq.n	8005a0a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8005a4a:	2300      	movs	r3, #0
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3710      	adds	r7, #16
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b085      	sub	sp, #20
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a60:	095b      	lsrs	r3, r3, #5
 8005a62:	3301      	adds	r3, #1
 8005a64:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	3307      	adds	r3, #7
 8005a72:	08db      	lsrs	r3, r3, #3
 8005a74:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	fb02 f303 	mul.w	r3, r2, r3
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3714      	adds	r7, #20
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr

08005a8a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a8a:	b580      	push	{r7, lr}
 8005a8c:	b082      	sub	sp, #8
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d101      	bne.n	8005a9c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e049      	b.n	8005b30 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d106      	bne.n	8005ab6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f7fc f821 	bl	8001af8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2202      	movs	r2, #2
 8005aba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	3304      	adds	r3, #4
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	4610      	mov	r0, r2
 8005aca:	f000 faa3 	bl	8006014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2201      	movs	r2, #1
 8005ada:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2201      	movs	r2, #1
 8005af2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2201      	movs	r2, #1
 8005afa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2201      	movs	r2, #1
 8005b02:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2201      	movs	r2, #1
 8005b12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2201      	movs	r2, #1
 8005b22:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2201      	movs	r2, #1
 8005b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b2e:	2300      	movs	r3, #0
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3708      	adds	r7, #8
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}

08005b38 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b082      	sub	sp, #8
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d101      	bne.n	8005b4a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	e049      	b.n	8005bde <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d106      	bne.n	8005b64 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f000 f841 	bl	8005be6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2202      	movs	r2, #2
 8005b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	3304      	adds	r3, #4
 8005b74:	4619      	mov	r1, r3
 8005b76:	4610      	mov	r0, r2
 8005b78:	f000 fa4c 	bl	8006014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bdc:	2300      	movs	r3, #0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3708      	adds	r7, #8
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}

08005be6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005be6:	b480      	push	{r7}
 8005be8:	b083      	sub	sp, #12
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005bee:	bf00      	nop
 8005bf0:	370c      	adds	r7, #12
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr
	...

08005bfc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b086      	sub	sp, #24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d101      	bne.n	8005c1a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c16:	2302      	movs	r3, #2
 8005c18:	e0ff      	b.n	8005e1a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2b14      	cmp	r3, #20
 8005c26:	f200 80f0 	bhi.w	8005e0a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005c2a:	a201      	add	r2, pc, #4	; (adr r2, 8005c30 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c30:	08005c85 	.word	0x08005c85
 8005c34:	08005e0b 	.word	0x08005e0b
 8005c38:	08005e0b 	.word	0x08005e0b
 8005c3c:	08005e0b 	.word	0x08005e0b
 8005c40:	08005cc5 	.word	0x08005cc5
 8005c44:	08005e0b 	.word	0x08005e0b
 8005c48:	08005e0b 	.word	0x08005e0b
 8005c4c:	08005e0b 	.word	0x08005e0b
 8005c50:	08005d07 	.word	0x08005d07
 8005c54:	08005e0b 	.word	0x08005e0b
 8005c58:	08005e0b 	.word	0x08005e0b
 8005c5c:	08005e0b 	.word	0x08005e0b
 8005c60:	08005d47 	.word	0x08005d47
 8005c64:	08005e0b 	.word	0x08005e0b
 8005c68:	08005e0b 	.word	0x08005e0b
 8005c6c:	08005e0b 	.word	0x08005e0b
 8005c70:	08005d89 	.word	0x08005d89
 8005c74:	08005e0b 	.word	0x08005e0b
 8005c78:	08005e0b 	.word	0x08005e0b
 8005c7c:	08005e0b 	.word	0x08005e0b
 8005c80:	08005dc9 	.word	0x08005dc9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68b9      	ldr	r1, [r7, #8]
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f000 fa68 	bl	8006160 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	699a      	ldr	r2, [r3, #24]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f042 0208 	orr.w	r2, r2, #8
 8005c9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	699a      	ldr	r2, [r3, #24]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f022 0204 	bic.w	r2, r2, #4
 8005cae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	6999      	ldr	r1, [r3, #24]
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	691a      	ldr	r2, [r3, #16]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	430a      	orrs	r2, r1
 8005cc0:	619a      	str	r2, [r3, #24]
      break;
 8005cc2:	e0a5      	b.n	8005e10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68b9      	ldr	r1, [r7, #8]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f000 fad8 	bl	8006280 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	699a      	ldr	r2, [r3, #24]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	699a      	ldr	r2, [r3, #24]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	6999      	ldr	r1, [r3, #24]
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	021a      	lsls	r2, r3, #8
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	430a      	orrs	r2, r1
 8005d02:	619a      	str	r2, [r3, #24]
      break;
 8005d04:	e084      	b.n	8005e10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	68b9      	ldr	r1, [r7, #8]
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f000 fb41 	bl	8006394 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	69da      	ldr	r2, [r3, #28]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f042 0208 	orr.w	r2, r2, #8
 8005d20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	69da      	ldr	r2, [r3, #28]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f022 0204 	bic.w	r2, r2, #4
 8005d30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	69d9      	ldr	r1, [r3, #28]
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	691a      	ldr	r2, [r3, #16]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	430a      	orrs	r2, r1
 8005d42:	61da      	str	r2, [r3, #28]
      break;
 8005d44:	e064      	b.n	8005e10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68b9      	ldr	r1, [r7, #8]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f000 fba9 	bl	80064a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	69da      	ldr	r2, [r3, #28]
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	69da      	ldr	r2, [r3, #28]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	69d9      	ldr	r1, [r3, #28]
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	021a      	lsls	r2, r3, #8
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	430a      	orrs	r2, r1
 8005d84:	61da      	str	r2, [r3, #28]
      break;
 8005d86:	e043      	b.n	8005e10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	68b9      	ldr	r1, [r7, #8]
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f000 fbf2 	bl	8006578 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f042 0208 	orr.w	r2, r2, #8
 8005da2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f022 0204 	bic.w	r2, r2, #4
 8005db2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	691a      	ldr	r2, [r3, #16]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	430a      	orrs	r2, r1
 8005dc4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005dc6:	e023      	b.n	8005e10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	68b9      	ldr	r1, [r7, #8]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f000 fc36 	bl	8006640 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005de2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005df2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	021a      	lsls	r2, r3, #8
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005e08:	e002      	b.n	8005e10 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	75fb      	strb	r3, [r7, #23]
      break;
 8005e0e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e18:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3718      	adds	r7, #24
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop

08005e24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d101      	bne.n	8005e40 <HAL_TIM_ConfigClockSource+0x1c>
 8005e3c:	2302      	movs	r3, #2
 8005e3e:	e0dc      	b.n	8005ffa <HAL_TIM_ConfigClockSource+0x1d6>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2202      	movs	r2, #2
 8005e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e58:	68ba      	ldr	r2, [r7, #8]
 8005e5a:	4b6a      	ldr	r3, [pc, #424]	; (8006004 <HAL_TIM_ConfigClockSource+0x1e0>)
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	68ba      	ldr	r2, [r7, #8]
 8005e6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a64      	ldr	r2, [pc, #400]	; (8006008 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	f000 80a9 	beq.w	8005fce <HAL_TIM_ConfigClockSource+0x1aa>
 8005e7c:	4a62      	ldr	r2, [pc, #392]	; (8006008 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	f200 80ae 	bhi.w	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005e84:	4a61      	ldr	r2, [pc, #388]	; (800600c <HAL_TIM_ConfigClockSource+0x1e8>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	f000 80a1 	beq.w	8005fce <HAL_TIM_ConfigClockSource+0x1aa>
 8005e8c:	4a5f      	ldr	r2, [pc, #380]	; (800600c <HAL_TIM_ConfigClockSource+0x1e8>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	f200 80a6 	bhi.w	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005e94:	4a5e      	ldr	r2, [pc, #376]	; (8006010 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	f000 8099 	beq.w	8005fce <HAL_TIM_ConfigClockSource+0x1aa>
 8005e9c:	4a5c      	ldr	r2, [pc, #368]	; (8006010 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	f200 809e 	bhi.w	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005ea4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005ea8:	f000 8091 	beq.w	8005fce <HAL_TIM_ConfigClockSource+0x1aa>
 8005eac:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005eb0:	f200 8096 	bhi.w	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005eb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005eb8:	f000 8089 	beq.w	8005fce <HAL_TIM_ConfigClockSource+0x1aa>
 8005ebc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ec0:	f200 808e 	bhi.w	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005ec4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ec8:	d03e      	beq.n	8005f48 <HAL_TIM_ConfigClockSource+0x124>
 8005eca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ece:	f200 8087 	bhi.w	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005ed2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ed6:	f000 8086 	beq.w	8005fe6 <HAL_TIM_ConfigClockSource+0x1c2>
 8005eda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ede:	d87f      	bhi.n	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005ee0:	2b70      	cmp	r3, #112	; 0x70
 8005ee2:	d01a      	beq.n	8005f1a <HAL_TIM_ConfigClockSource+0xf6>
 8005ee4:	2b70      	cmp	r3, #112	; 0x70
 8005ee6:	d87b      	bhi.n	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005ee8:	2b60      	cmp	r3, #96	; 0x60
 8005eea:	d050      	beq.n	8005f8e <HAL_TIM_ConfigClockSource+0x16a>
 8005eec:	2b60      	cmp	r3, #96	; 0x60
 8005eee:	d877      	bhi.n	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005ef0:	2b50      	cmp	r3, #80	; 0x50
 8005ef2:	d03c      	beq.n	8005f6e <HAL_TIM_ConfigClockSource+0x14a>
 8005ef4:	2b50      	cmp	r3, #80	; 0x50
 8005ef6:	d873      	bhi.n	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005ef8:	2b40      	cmp	r3, #64	; 0x40
 8005efa:	d058      	beq.n	8005fae <HAL_TIM_ConfigClockSource+0x18a>
 8005efc:	2b40      	cmp	r3, #64	; 0x40
 8005efe:	d86f      	bhi.n	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005f00:	2b30      	cmp	r3, #48	; 0x30
 8005f02:	d064      	beq.n	8005fce <HAL_TIM_ConfigClockSource+0x1aa>
 8005f04:	2b30      	cmp	r3, #48	; 0x30
 8005f06:	d86b      	bhi.n	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005f08:	2b20      	cmp	r3, #32
 8005f0a:	d060      	beq.n	8005fce <HAL_TIM_ConfigClockSource+0x1aa>
 8005f0c:	2b20      	cmp	r3, #32
 8005f0e:	d867      	bhi.n	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d05c      	beq.n	8005fce <HAL_TIM_ConfigClockSource+0x1aa>
 8005f14:	2b10      	cmp	r3, #16
 8005f16:	d05a      	beq.n	8005fce <HAL_TIM_ConfigClockSource+0x1aa>
 8005f18:	e062      	b.n	8005fe0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f2a:	f000 fc6d 	bl	8006808 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005f3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	68ba      	ldr	r2, [r7, #8]
 8005f44:	609a      	str	r2, [r3, #8]
      break;
 8005f46:	e04f      	b.n	8005fe8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f58:	f000 fc56 	bl	8006808 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	689a      	ldr	r2, [r3, #8]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005f6a:	609a      	str	r2, [r3, #8]
      break;
 8005f6c:	e03c      	b.n	8005fe8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	f000 fbc6 	bl	800670c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2150      	movs	r1, #80	; 0x50
 8005f86:	4618      	mov	r0, r3
 8005f88:	f000 fc20 	bl	80067cc <TIM_ITRx_SetConfig>
      break;
 8005f8c:	e02c      	b.n	8005fe8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	f000 fbe5 	bl	800676a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	2160      	movs	r1, #96	; 0x60
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f000 fc10 	bl	80067cc <TIM_ITRx_SetConfig>
      break;
 8005fac:	e01c      	b.n	8005fe8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fba:	461a      	mov	r2, r3
 8005fbc:	f000 fba6 	bl	800670c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	2140      	movs	r1, #64	; 0x40
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f000 fc00 	bl	80067cc <TIM_ITRx_SetConfig>
      break;
 8005fcc:	e00c      	b.n	8005fe8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	4610      	mov	r0, r2
 8005fda:	f000 fbf7 	bl	80067cc <TIM_ITRx_SetConfig>
      break;
 8005fde:	e003      	b.n	8005fe8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	73fb      	strb	r3, [r7, #15]
      break;
 8005fe4:	e000      	b.n	8005fe8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8005fe6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
 8006002:	bf00      	nop
 8006004:	ffceff88 	.word	0xffceff88
 8006008:	00100040 	.word	0x00100040
 800600c:	00100030 	.word	0x00100030
 8006010:	00100020 	.word	0x00100020

08006014 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006014:	b480      	push	{r7}
 8006016:	b085      	sub	sp, #20
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	4a44      	ldr	r2, [pc, #272]	; (8006138 <TIM_Base_SetConfig+0x124>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d013      	beq.n	8006054 <TIM_Base_SetConfig+0x40>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006032:	d00f      	beq.n	8006054 <TIM_Base_SetConfig+0x40>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	4a41      	ldr	r2, [pc, #260]	; (800613c <TIM_Base_SetConfig+0x128>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d00b      	beq.n	8006054 <TIM_Base_SetConfig+0x40>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a40      	ldr	r2, [pc, #256]	; (8006140 <TIM_Base_SetConfig+0x12c>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d007      	beq.n	8006054 <TIM_Base_SetConfig+0x40>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	4a3f      	ldr	r2, [pc, #252]	; (8006144 <TIM_Base_SetConfig+0x130>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d003      	beq.n	8006054 <TIM_Base_SetConfig+0x40>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a3e      	ldr	r2, [pc, #248]	; (8006148 <TIM_Base_SetConfig+0x134>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d108      	bne.n	8006066 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800605a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	4313      	orrs	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a33      	ldr	r2, [pc, #204]	; (8006138 <TIM_Base_SetConfig+0x124>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d027      	beq.n	80060be <TIM_Base_SetConfig+0xaa>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006074:	d023      	beq.n	80060be <TIM_Base_SetConfig+0xaa>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a30      	ldr	r2, [pc, #192]	; (800613c <TIM_Base_SetConfig+0x128>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d01f      	beq.n	80060be <TIM_Base_SetConfig+0xaa>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a2f      	ldr	r2, [pc, #188]	; (8006140 <TIM_Base_SetConfig+0x12c>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d01b      	beq.n	80060be <TIM_Base_SetConfig+0xaa>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a2e      	ldr	r2, [pc, #184]	; (8006144 <TIM_Base_SetConfig+0x130>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d017      	beq.n	80060be <TIM_Base_SetConfig+0xaa>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a2d      	ldr	r2, [pc, #180]	; (8006148 <TIM_Base_SetConfig+0x134>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d013      	beq.n	80060be <TIM_Base_SetConfig+0xaa>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a2c      	ldr	r2, [pc, #176]	; (800614c <TIM_Base_SetConfig+0x138>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d00f      	beq.n	80060be <TIM_Base_SetConfig+0xaa>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a2b      	ldr	r2, [pc, #172]	; (8006150 <TIM_Base_SetConfig+0x13c>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d00b      	beq.n	80060be <TIM_Base_SetConfig+0xaa>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a2a      	ldr	r2, [pc, #168]	; (8006154 <TIM_Base_SetConfig+0x140>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d007      	beq.n	80060be <TIM_Base_SetConfig+0xaa>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a29      	ldr	r2, [pc, #164]	; (8006158 <TIM_Base_SetConfig+0x144>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d003      	beq.n	80060be <TIM_Base_SetConfig+0xaa>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a28      	ldr	r2, [pc, #160]	; (800615c <TIM_Base_SetConfig+0x148>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d108      	bne.n	80060d0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	695b      	ldr	r3, [r3, #20]
 80060da:	4313      	orrs	r3, r2
 80060dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	689a      	ldr	r2, [r3, #8]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	4a10      	ldr	r2, [pc, #64]	; (8006138 <TIM_Base_SetConfig+0x124>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d00f      	beq.n	800611c <TIM_Base_SetConfig+0x108>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	4a12      	ldr	r2, [pc, #72]	; (8006148 <TIM_Base_SetConfig+0x134>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d00b      	beq.n	800611c <TIM_Base_SetConfig+0x108>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	4a11      	ldr	r2, [pc, #68]	; (800614c <TIM_Base_SetConfig+0x138>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d007      	beq.n	800611c <TIM_Base_SetConfig+0x108>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4a10      	ldr	r2, [pc, #64]	; (8006150 <TIM_Base_SetConfig+0x13c>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d003      	beq.n	800611c <TIM_Base_SetConfig+0x108>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	4a0f      	ldr	r2, [pc, #60]	; (8006154 <TIM_Base_SetConfig+0x140>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d103      	bne.n	8006124 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	691a      	ldr	r2, [r3, #16]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	615a      	str	r2, [r3, #20]
}
 800612a:	bf00      	nop
 800612c:	3714      	adds	r7, #20
 800612e:	46bd      	mov	sp, r7
 8006130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006134:	4770      	bx	lr
 8006136:	bf00      	nop
 8006138:	40010000 	.word	0x40010000
 800613c:	40000400 	.word	0x40000400
 8006140:	40000800 	.word	0x40000800
 8006144:	40000c00 	.word	0x40000c00
 8006148:	40010400 	.word	0x40010400
 800614c:	40014000 	.word	0x40014000
 8006150:	40014400 	.word	0x40014400
 8006154:	40014800 	.word	0x40014800
 8006158:	4000e000 	.word	0x4000e000
 800615c:	4000e400 	.word	0x4000e400

08006160 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006160:	b480      	push	{r7}
 8006162:	b087      	sub	sp, #28
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6a1b      	ldr	r3, [r3, #32]
 800616e:	f023 0201 	bic.w	r2, r3, #1
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6a1b      	ldr	r3, [r3, #32]
 800617a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	4b37      	ldr	r3, [pc, #220]	; (8006268 <TIM_OC1_SetConfig+0x108>)
 800618c:	4013      	ands	r3, r2
 800618e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f023 0303 	bic.w	r3, r3, #3
 8006196:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68fa      	ldr	r2, [r7, #12]
 800619e:	4313      	orrs	r3, r2
 80061a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f023 0302 	bic.w	r3, r3, #2
 80061a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	4a2d      	ldr	r2, [pc, #180]	; (800626c <TIM_OC1_SetConfig+0x10c>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d00f      	beq.n	80061dc <TIM_OC1_SetConfig+0x7c>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	4a2c      	ldr	r2, [pc, #176]	; (8006270 <TIM_OC1_SetConfig+0x110>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d00b      	beq.n	80061dc <TIM_OC1_SetConfig+0x7c>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	4a2b      	ldr	r2, [pc, #172]	; (8006274 <TIM_OC1_SetConfig+0x114>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d007      	beq.n	80061dc <TIM_OC1_SetConfig+0x7c>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a2a      	ldr	r2, [pc, #168]	; (8006278 <TIM_OC1_SetConfig+0x118>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d003      	beq.n	80061dc <TIM_OC1_SetConfig+0x7c>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	4a29      	ldr	r2, [pc, #164]	; (800627c <TIM_OC1_SetConfig+0x11c>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d10c      	bne.n	80061f6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	f023 0308 	bic.w	r3, r3, #8
 80061e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	697a      	ldr	r2, [r7, #20]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	f023 0304 	bic.w	r3, r3, #4
 80061f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	4a1c      	ldr	r2, [pc, #112]	; (800626c <TIM_OC1_SetConfig+0x10c>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d00f      	beq.n	800621e <TIM_OC1_SetConfig+0xbe>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4a1b      	ldr	r2, [pc, #108]	; (8006270 <TIM_OC1_SetConfig+0x110>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d00b      	beq.n	800621e <TIM_OC1_SetConfig+0xbe>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a1a      	ldr	r2, [pc, #104]	; (8006274 <TIM_OC1_SetConfig+0x114>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d007      	beq.n	800621e <TIM_OC1_SetConfig+0xbe>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a19      	ldr	r2, [pc, #100]	; (8006278 <TIM_OC1_SetConfig+0x118>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d003      	beq.n	800621e <TIM_OC1_SetConfig+0xbe>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a18      	ldr	r2, [pc, #96]	; (800627c <TIM_OC1_SetConfig+0x11c>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d111      	bne.n	8006242 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006224:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800622c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	695b      	ldr	r3, [r3, #20]
 8006232:	693a      	ldr	r2, [r7, #16]
 8006234:	4313      	orrs	r3, r2
 8006236:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	699b      	ldr	r3, [r3, #24]
 800623c:	693a      	ldr	r2, [r7, #16]
 800623e:	4313      	orrs	r3, r2
 8006240:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	693a      	ldr	r2, [r7, #16]
 8006246:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	685a      	ldr	r2, [r3, #4]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	621a      	str	r2, [r3, #32]
}
 800625c:	bf00      	nop
 800625e:	371c      	adds	r7, #28
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr
 8006268:	fffeff8f 	.word	0xfffeff8f
 800626c:	40010000 	.word	0x40010000
 8006270:	40010400 	.word	0x40010400
 8006274:	40014000 	.word	0x40014000
 8006278:	40014400 	.word	0x40014400
 800627c:	40014800 	.word	0x40014800

08006280 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006280:	b480      	push	{r7}
 8006282:	b087      	sub	sp, #28
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6a1b      	ldr	r3, [r3, #32]
 800628e:	f023 0210 	bic.w	r2, r3, #16
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a1b      	ldr	r3, [r3, #32]
 800629a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	699b      	ldr	r3, [r3, #24]
 80062a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	4b34      	ldr	r3, [pc, #208]	; (800637c <TIM_OC2_SetConfig+0xfc>)
 80062ac:	4013      	ands	r3, r2
 80062ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	021b      	lsls	r3, r3, #8
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	f023 0320 	bic.w	r3, r3, #32
 80062ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	011b      	lsls	r3, r3, #4
 80062d2:	697a      	ldr	r2, [r7, #20]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	4a29      	ldr	r2, [pc, #164]	; (8006380 <TIM_OC2_SetConfig+0x100>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d003      	beq.n	80062e8 <TIM_OC2_SetConfig+0x68>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4a28      	ldr	r2, [pc, #160]	; (8006384 <TIM_OC2_SetConfig+0x104>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d10d      	bne.n	8006304 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	011b      	lsls	r3, r3, #4
 80062f6:	697a      	ldr	r2, [r7, #20]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006302:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	4a1e      	ldr	r2, [pc, #120]	; (8006380 <TIM_OC2_SetConfig+0x100>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d00f      	beq.n	800632c <TIM_OC2_SetConfig+0xac>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	4a1d      	ldr	r2, [pc, #116]	; (8006384 <TIM_OC2_SetConfig+0x104>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d00b      	beq.n	800632c <TIM_OC2_SetConfig+0xac>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a1c      	ldr	r2, [pc, #112]	; (8006388 <TIM_OC2_SetConfig+0x108>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d007      	beq.n	800632c <TIM_OC2_SetConfig+0xac>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4a1b      	ldr	r2, [pc, #108]	; (800638c <TIM_OC2_SetConfig+0x10c>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d003      	beq.n	800632c <TIM_OC2_SetConfig+0xac>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4a1a      	ldr	r2, [pc, #104]	; (8006390 <TIM_OC2_SetConfig+0x110>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d113      	bne.n	8006354 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006332:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800633a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	695b      	ldr	r3, [r3, #20]
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	4313      	orrs	r3, r2
 8006346:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	699b      	ldr	r3, [r3, #24]
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	693a      	ldr	r2, [r7, #16]
 8006350:	4313      	orrs	r3, r2
 8006352:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	693a      	ldr	r2, [r7, #16]
 8006358:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	68fa      	ldr	r2, [r7, #12]
 800635e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	685a      	ldr	r2, [r3, #4]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	697a      	ldr	r2, [r7, #20]
 800636c:	621a      	str	r2, [r3, #32]
}
 800636e:	bf00      	nop
 8006370:	371c      	adds	r7, #28
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	feff8fff 	.word	0xfeff8fff
 8006380:	40010000 	.word	0x40010000
 8006384:	40010400 	.word	0x40010400
 8006388:	40014000 	.word	0x40014000
 800638c:	40014400 	.word	0x40014400
 8006390:	40014800 	.word	0x40014800

08006394 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006394:	b480      	push	{r7}
 8006396:	b087      	sub	sp, #28
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6a1b      	ldr	r3, [r3, #32]
 80063a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a1b      	ldr	r3, [r3, #32]
 80063ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	69db      	ldr	r3, [r3, #28]
 80063ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	4b33      	ldr	r3, [pc, #204]	; (800648c <TIM_OC3_SetConfig+0xf8>)
 80063c0:	4013      	ands	r3, r2
 80063c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f023 0303 	bic.w	r3, r3, #3
 80063ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	68fa      	ldr	r2, [r7, #12]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80063dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	021b      	lsls	r3, r3, #8
 80063e4:	697a      	ldr	r2, [r7, #20]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a28      	ldr	r2, [pc, #160]	; (8006490 <TIM_OC3_SetConfig+0xfc>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d003      	beq.n	80063fa <TIM_OC3_SetConfig+0x66>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a27      	ldr	r2, [pc, #156]	; (8006494 <TIM_OC3_SetConfig+0x100>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d10d      	bne.n	8006416 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006400:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	68db      	ldr	r3, [r3, #12]
 8006406:	021b      	lsls	r3, r3, #8
 8006408:	697a      	ldr	r2, [r7, #20]
 800640a:	4313      	orrs	r3, r2
 800640c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006414:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a1d      	ldr	r2, [pc, #116]	; (8006490 <TIM_OC3_SetConfig+0xfc>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d00f      	beq.n	800643e <TIM_OC3_SetConfig+0xaa>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a1c      	ldr	r2, [pc, #112]	; (8006494 <TIM_OC3_SetConfig+0x100>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d00b      	beq.n	800643e <TIM_OC3_SetConfig+0xaa>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a1b      	ldr	r2, [pc, #108]	; (8006498 <TIM_OC3_SetConfig+0x104>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d007      	beq.n	800643e <TIM_OC3_SetConfig+0xaa>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a1a      	ldr	r2, [pc, #104]	; (800649c <TIM_OC3_SetConfig+0x108>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d003      	beq.n	800643e <TIM_OC3_SetConfig+0xaa>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4a19      	ldr	r2, [pc, #100]	; (80064a0 <TIM_OC3_SetConfig+0x10c>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d113      	bne.n	8006466 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006444:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800644c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	695b      	ldr	r3, [r3, #20]
 8006452:	011b      	lsls	r3, r3, #4
 8006454:	693a      	ldr	r2, [r7, #16]
 8006456:	4313      	orrs	r3, r2
 8006458:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	699b      	ldr	r3, [r3, #24]
 800645e:	011b      	lsls	r3, r3, #4
 8006460:	693a      	ldr	r2, [r7, #16]
 8006462:	4313      	orrs	r3, r2
 8006464:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	693a      	ldr	r2, [r7, #16]
 800646a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	685a      	ldr	r2, [r3, #4]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	697a      	ldr	r2, [r7, #20]
 800647e:	621a      	str	r2, [r3, #32]
}
 8006480:	bf00      	nop
 8006482:	371c      	adds	r7, #28
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr
 800648c:	fffeff8f 	.word	0xfffeff8f
 8006490:	40010000 	.word	0x40010000
 8006494:	40010400 	.word	0x40010400
 8006498:	40014000 	.word	0x40014000
 800649c:	40014400 	.word	0x40014400
 80064a0:	40014800 	.word	0x40014800

080064a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b087      	sub	sp, #28
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6a1b      	ldr	r3, [r3, #32]
 80064b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6a1b      	ldr	r3, [r3, #32]
 80064be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	4b24      	ldr	r3, [pc, #144]	; (8006560 <TIM_OC4_SetConfig+0xbc>)
 80064d0:	4013      	ands	r3, r2
 80064d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	021b      	lsls	r3, r3, #8
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	031b      	lsls	r3, r3, #12
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a19      	ldr	r2, [pc, #100]	; (8006564 <TIM_OC4_SetConfig+0xc0>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d00f      	beq.n	8006524 <TIM_OC4_SetConfig+0x80>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a18      	ldr	r2, [pc, #96]	; (8006568 <TIM_OC4_SetConfig+0xc4>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d00b      	beq.n	8006524 <TIM_OC4_SetConfig+0x80>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a17      	ldr	r2, [pc, #92]	; (800656c <TIM_OC4_SetConfig+0xc8>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d007      	beq.n	8006524 <TIM_OC4_SetConfig+0x80>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	4a16      	ldr	r2, [pc, #88]	; (8006570 <TIM_OC4_SetConfig+0xcc>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d003      	beq.n	8006524 <TIM_OC4_SetConfig+0x80>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4a15      	ldr	r2, [pc, #84]	; (8006574 <TIM_OC4_SetConfig+0xd0>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d109      	bne.n	8006538 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800652a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	695b      	ldr	r3, [r3, #20]
 8006530:	019b      	lsls	r3, r3, #6
 8006532:	697a      	ldr	r2, [r7, #20]
 8006534:	4313      	orrs	r3, r2
 8006536:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	697a      	ldr	r2, [r7, #20]
 800653c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	68fa      	ldr	r2, [r7, #12]
 8006542:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	685a      	ldr	r2, [r3, #4]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	693a      	ldr	r2, [r7, #16]
 8006550:	621a      	str	r2, [r3, #32]
}
 8006552:	bf00      	nop
 8006554:	371c      	adds	r7, #28
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	feff8fff 	.word	0xfeff8fff
 8006564:	40010000 	.word	0x40010000
 8006568:	40010400 	.word	0x40010400
 800656c:	40014000 	.word	0x40014000
 8006570:	40014400 	.word	0x40014400
 8006574:	40014800 	.word	0x40014800

08006578 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006578:	b480      	push	{r7}
 800657a:	b087      	sub	sp, #28
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a1b      	ldr	r3, [r3, #32]
 8006586:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a1b      	ldr	r3, [r3, #32]
 8006592:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800659e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80065a0:	68fa      	ldr	r2, [r7, #12]
 80065a2:	4b21      	ldr	r3, [pc, #132]	; (8006628 <TIM_OC5_SetConfig+0xb0>)
 80065a4:	4013      	ands	r3, r2
 80065a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80065b8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	041b      	lsls	r3, r3, #16
 80065c0:	693a      	ldr	r2, [r7, #16]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a18      	ldr	r2, [pc, #96]	; (800662c <TIM_OC5_SetConfig+0xb4>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d00f      	beq.n	80065ee <TIM_OC5_SetConfig+0x76>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a17      	ldr	r2, [pc, #92]	; (8006630 <TIM_OC5_SetConfig+0xb8>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d00b      	beq.n	80065ee <TIM_OC5_SetConfig+0x76>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a16      	ldr	r2, [pc, #88]	; (8006634 <TIM_OC5_SetConfig+0xbc>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d007      	beq.n	80065ee <TIM_OC5_SetConfig+0x76>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a15      	ldr	r2, [pc, #84]	; (8006638 <TIM_OC5_SetConfig+0xc0>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d003      	beq.n	80065ee <TIM_OC5_SetConfig+0x76>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a14      	ldr	r2, [pc, #80]	; (800663c <TIM_OC5_SetConfig+0xc4>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d109      	bne.n	8006602 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065f4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	695b      	ldr	r3, [r3, #20]
 80065fa:	021b      	lsls	r3, r3, #8
 80065fc:	697a      	ldr	r2, [r7, #20]
 80065fe:	4313      	orrs	r3, r2
 8006600:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	697a      	ldr	r2, [r7, #20]
 8006606:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	68fa      	ldr	r2, [r7, #12]
 800660c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	685a      	ldr	r2, [r3, #4]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	693a      	ldr	r2, [r7, #16]
 800661a:	621a      	str	r2, [r3, #32]
}
 800661c:	bf00      	nop
 800661e:	371c      	adds	r7, #28
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr
 8006628:	fffeff8f 	.word	0xfffeff8f
 800662c:	40010000 	.word	0x40010000
 8006630:	40010400 	.word	0x40010400
 8006634:	40014000 	.word	0x40014000
 8006638:	40014400 	.word	0x40014400
 800663c:	40014800 	.word	0x40014800

08006640 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006640:	b480      	push	{r7}
 8006642:	b087      	sub	sp, #28
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a1b      	ldr	r3, [r3, #32]
 800664e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a1b      	ldr	r3, [r3, #32]
 800665a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006668:	68fa      	ldr	r2, [r7, #12]
 800666a:	4b22      	ldr	r3, [pc, #136]	; (80066f4 <TIM_OC6_SetConfig+0xb4>)
 800666c:	4013      	ands	r3, r2
 800666e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	021b      	lsls	r3, r3, #8
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	4313      	orrs	r3, r2
 800667a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006682:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	051b      	lsls	r3, r3, #20
 800668a:	693a      	ldr	r2, [r7, #16]
 800668c:	4313      	orrs	r3, r2
 800668e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	4a19      	ldr	r2, [pc, #100]	; (80066f8 <TIM_OC6_SetConfig+0xb8>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d00f      	beq.n	80066b8 <TIM_OC6_SetConfig+0x78>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4a18      	ldr	r2, [pc, #96]	; (80066fc <TIM_OC6_SetConfig+0xbc>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d00b      	beq.n	80066b8 <TIM_OC6_SetConfig+0x78>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	4a17      	ldr	r2, [pc, #92]	; (8006700 <TIM_OC6_SetConfig+0xc0>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d007      	beq.n	80066b8 <TIM_OC6_SetConfig+0x78>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	4a16      	ldr	r2, [pc, #88]	; (8006704 <TIM_OC6_SetConfig+0xc4>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d003      	beq.n	80066b8 <TIM_OC6_SetConfig+0x78>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	4a15      	ldr	r2, [pc, #84]	; (8006708 <TIM_OC6_SetConfig+0xc8>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d109      	bne.n	80066cc <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066be:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	695b      	ldr	r3, [r3, #20]
 80066c4:	029b      	lsls	r3, r3, #10
 80066c6:	697a      	ldr	r2, [r7, #20]
 80066c8:	4313      	orrs	r3, r2
 80066ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	697a      	ldr	r2, [r7, #20]
 80066d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	68fa      	ldr	r2, [r7, #12]
 80066d6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	685a      	ldr	r2, [r3, #4]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	693a      	ldr	r2, [r7, #16]
 80066e4:	621a      	str	r2, [r3, #32]
}
 80066e6:	bf00      	nop
 80066e8:	371c      	adds	r7, #28
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	feff8fff 	.word	0xfeff8fff
 80066f8:	40010000 	.word	0x40010000
 80066fc:	40010400 	.word	0x40010400
 8006700:	40014000 	.word	0x40014000
 8006704:	40014400 	.word	0x40014400
 8006708:	40014800 	.word	0x40014800

0800670c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800670c:	b480      	push	{r7}
 800670e:	b087      	sub	sp, #28
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	6a1b      	ldr	r3, [r3, #32]
 800671c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6a1b      	ldr	r3, [r3, #32]
 8006722:	f023 0201 	bic.w	r2, r3, #1
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	699b      	ldr	r3, [r3, #24]
 800672e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006736:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	011b      	lsls	r3, r3, #4
 800673c:	693a      	ldr	r2, [r7, #16]
 800673e:	4313      	orrs	r3, r2
 8006740:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	f023 030a 	bic.w	r3, r3, #10
 8006748:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	4313      	orrs	r3, r2
 8006750:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	693a      	ldr	r2, [r7, #16]
 8006756:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	697a      	ldr	r2, [r7, #20]
 800675c:	621a      	str	r2, [r3, #32]
}
 800675e:	bf00      	nop
 8006760:	371c      	adds	r7, #28
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr

0800676a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800676a:	b480      	push	{r7}
 800676c:	b087      	sub	sp, #28
 800676e:	af00      	add	r7, sp, #0
 8006770:	60f8      	str	r0, [r7, #12]
 8006772:	60b9      	str	r1, [r7, #8]
 8006774:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6a1b      	ldr	r3, [r3, #32]
 800677a:	f023 0210 	bic.w	r2, r3, #16
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6a1b      	ldr	r3, [r3, #32]
 800678c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006794:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	031b      	lsls	r3, r3, #12
 800679a:	697a      	ldr	r2, [r7, #20]
 800679c:	4313      	orrs	r3, r2
 800679e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80067a6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	011b      	lsls	r3, r3, #4
 80067ac:	693a      	ldr	r2, [r7, #16]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	697a      	ldr	r2, [r7, #20]
 80067b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	693a      	ldr	r2, [r7, #16]
 80067bc:	621a      	str	r2, [r3, #32]
}
 80067be:	bf00      	nop
 80067c0:	371c      	adds	r7, #28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
	...

080067cc <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b085      	sub	sp, #20
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	4b09      	ldr	r3, [pc, #36]	; (8006804 <TIM_ITRx_SetConfig+0x38>)
 80067e0:	4013      	ands	r3, r2
 80067e2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067e4:	683a      	ldr	r2, [r7, #0]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	f043 0307 	orr.w	r3, r3, #7
 80067ee:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	609a      	str	r2, [r3, #8]
}
 80067f6:	bf00      	nop
 80067f8:	3714      	adds	r7, #20
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	ffcfff8f 	.word	0xffcfff8f

08006808 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006808:	b480      	push	{r7}
 800680a:	b087      	sub	sp, #28
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	607a      	str	r2, [r7, #4]
 8006814:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006822:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	021a      	lsls	r2, r3, #8
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	431a      	orrs	r2, r3
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	4313      	orrs	r3, r2
 8006830:	697a      	ldr	r2, [r7, #20]
 8006832:	4313      	orrs	r3, r2
 8006834:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	697a      	ldr	r2, [r7, #20]
 800683a:	609a      	str	r2, [r3, #8]
}
 800683c:	bf00      	nop
 800683e:	371c      	adds	r7, #28
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006848:	b480      	push	{r7}
 800684a:	b085      	sub	sp, #20
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
 8006850:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006858:	2b01      	cmp	r3, #1
 800685a:	d101      	bne.n	8006860 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800685c:	2302      	movs	r3, #2
 800685e:	e077      	b.n	8006950 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2202      	movs	r2, #2
 800686c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a35      	ldr	r2, [pc, #212]	; (800695c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d004      	beq.n	8006894 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a34      	ldr	r2, [pc, #208]	; (8006960 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d108      	bne.n	80068a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800689a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	68fa      	ldr	r2, [r7, #12]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68fa      	ldr	r2, [r7, #12]
 80068be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a25      	ldr	r2, [pc, #148]	; (800695c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d02c      	beq.n	8006924 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068d2:	d027      	beq.n	8006924 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a22      	ldr	r2, [pc, #136]	; (8006964 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d022      	beq.n	8006924 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a21      	ldr	r2, [pc, #132]	; (8006968 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d01d      	beq.n	8006924 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a1f      	ldr	r2, [pc, #124]	; (800696c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d018      	beq.n	8006924 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a1a      	ldr	r2, [pc, #104]	; (8006960 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d013      	beq.n	8006924 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a1b      	ldr	r2, [pc, #108]	; (8006970 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d00e      	beq.n	8006924 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a1a      	ldr	r2, [pc, #104]	; (8006974 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d009      	beq.n	8006924 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a18      	ldr	r2, [pc, #96]	; (8006978 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d004      	beq.n	8006924 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a17      	ldr	r2, [pc, #92]	; (800697c <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d10c      	bne.n	800693e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800692a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	68ba      	ldr	r2, [r7, #8]
 8006932:	4313      	orrs	r3, r2
 8006934:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	68ba      	ldr	r2, [r7, #8]
 800693c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2201      	movs	r2, #1
 8006942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr
 800695c:	40010000 	.word	0x40010000
 8006960:	40010400 	.word	0x40010400
 8006964:	40000400 	.word	0x40000400
 8006968:	40000800 	.word	0x40000800
 800696c:	40000c00 	.word	0x40000c00
 8006970:	40001800 	.word	0x40001800
 8006974:	40014000 	.word	0x40014000
 8006978:	4000e000 	.word	0x4000e000
 800697c:	4000e400 	.word	0x4000e400

08006980 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006980:	b480      	push	{r7}
 8006982:	b085      	sub	sp, #20
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800698a:	2300      	movs	r3, #0
 800698c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006994:	2b01      	cmp	r3, #1
 8006996:	d101      	bne.n	800699c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006998:	2302      	movs	r3, #2
 800699a:	e087      	b.n	8006aac <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	4313      	orrs	r3, r2
 80069be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	4313      	orrs	r3, r2
 80069cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4313      	orrs	r3, r2
 80069da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	691b      	ldr	r3, [r3, #16]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	695b      	ldr	r3, [r3, #20]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a02:	4313      	orrs	r3, r2
 8006a04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	699b      	ldr	r3, [r3, #24]
 8006a10:	041b      	lsls	r3, r3, #16
 8006a12:	4313      	orrs	r3, r2
 8006a14:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a27      	ldr	r2, [pc, #156]	; (8006ab8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d004      	beq.n	8006a2a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a25      	ldr	r2, [pc, #148]	; (8006abc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d106      	bne.n	8006a38 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	69db      	ldr	r3, [r3, #28]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a1e      	ldr	r2, [pc, #120]	; (8006ab8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d004      	beq.n	8006a4c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a1d      	ldr	r2, [pc, #116]	; (8006abc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d126      	bne.n	8006a9a <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a56:	051b      	lsls	r3, r3, #20
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a74:	4313      	orrs	r3, r2
 8006a76:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a0e      	ldr	r2, [pc, #56]	; (8006ab8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d004      	beq.n	8006a8c <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a0d      	ldr	r2, [pc, #52]	; (8006abc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d106      	bne.n	8006a9a <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a96:	4313      	orrs	r3, r2
 8006a98:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006aaa:	2300      	movs	r3, #0
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3714      	adds	r7, #20
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab6:	4770      	bx	lr
 8006ab8:	40010000 	.word	0x40010000
 8006abc:	40010400 	.word	0x40010400

08006ac0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b082      	sub	sp, #8
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d101      	bne.n	8006ad2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e042      	b.n	8006b58 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d106      	bne.n	8006aea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f7fb f8c7 	bl	8001c78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2224      	movs	r2, #36	; 0x24
 8006aee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	681a      	ldr	r2, [r3, #0]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f022 0201 	bic.w	r2, r2, #1
 8006b00:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 f8ba 	bl	8006c7c <UART_SetConfig>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d101      	bne.n	8006b12 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e022      	b.n	8006b58 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d002      	beq.n	8006b20 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 ff1a 	bl	8007954 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	685a      	ldr	r2, [r3, #4]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006b2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689a      	ldr	r2, [r3, #8]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f042 0201 	orr.w	r2, r2, #1
 8006b4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	f000 ffa1 	bl	8007a98 <UART_CheckIdleState>
 8006b56:	4603      	mov	r3, r0
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3708      	adds	r7, #8
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b08a      	sub	sp, #40	; 0x28
 8006b64:	af02      	add	r7, sp, #8
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	603b      	str	r3, [r7, #0]
 8006b6c:	4613      	mov	r3, r2
 8006b6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b76:	2b20      	cmp	r3, #32
 8006b78:	d17b      	bne.n	8006c72 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d002      	beq.n	8006b86 <HAL_UART_Transmit+0x26>
 8006b80:	88fb      	ldrh	r3, [r7, #6]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d101      	bne.n	8006b8a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e074      	b.n	8006c74 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2221      	movs	r2, #33	; 0x21
 8006b96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b9a:	f7fb f985 	bl	8001ea8 <HAL_GetTick>
 8006b9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	88fa      	ldrh	r2, [r7, #6]
 8006ba4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	88fa      	ldrh	r2, [r7, #6]
 8006bac:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bb8:	d108      	bne.n	8006bcc <HAL_UART_Transmit+0x6c>
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d104      	bne.n	8006bcc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	61bb      	str	r3, [r7, #24]
 8006bca:	e003      	b.n	8006bd4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006bd4:	e030      	b.n	8006c38 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	9300      	str	r3, [sp, #0]
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	2180      	movs	r1, #128	; 0x80
 8006be0:	68f8      	ldr	r0, [r7, #12]
 8006be2:	f001 f803 	bl	8007bec <UART_WaitOnFlagUntilTimeout>
 8006be6:	4603      	mov	r3, r0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d005      	beq.n	8006bf8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2220      	movs	r2, #32
 8006bf0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8006bf4:	2303      	movs	r3, #3
 8006bf6:	e03d      	b.n	8006c74 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006bf8:	69fb      	ldr	r3, [r7, #28]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d10b      	bne.n	8006c16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006bfe:	69bb      	ldr	r3, [r7, #24]
 8006c00:	881b      	ldrh	r3, [r3, #0]
 8006c02:	461a      	mov	r2, r3
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c0c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006c0e:	69bb      	ldr	r3, [r7, #24]
 8006c10:	3302      	adds	r3, #2
 8006c12:	61bb      	str	r3, [r7, #24]
 8006c14:	e007      	b.n	8006c26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	781a      	ldrb	r2, [r3, #0]
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006c20:	69fb      	ldr	r3, [r7, #28]
 8006c22:	3301      	adds	r3, #1
 8006c24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	b29a      	uxth	r2, r3
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d1c8      	bne.n	8006bd6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	9300      	str	r3, [sp, #0]
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	2140      	movs	r1, #64	; 0x40
 8006c4e:	68f8      	ldr	r0, [r7, #12]
 8006c50:	f000 ffcc 	bl	8007bec <UART_WaitOnFlagUntilTimeout>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d005      	beq.n	8006c66 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2220      	movs	r2, #32
 8006c5e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e006      	b.n	8006c74 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2220      	movs	r2, #32
 8006c6a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	e000      	b.n	8006c74 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006c72:	2302      	movs	r3, #2
  }
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3720      	adds	r7, #32
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c80:	b092      	sub	sp, #72	; 0x48
 8006c82:	af00      	add	r7, sp, #0
 8006c84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c86:	2300      	movs	r3, #0
 8006c88:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	689a      	ldr	r2, [r3, #8]
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	691b      	ldr	r3, [r3, #16]
 8006c94:	431a      	orrs	r2, r3
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	695b      	ldr	r3, [r3, #20]
 8006c9a:	431a      	orrs	r2, r3
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	69db      	ldr	r3, [r3, #28]
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	4bbe      	ldr	r3, [pc, #760]	; (8006fa4 <UART_SetConfig+0x328>)
 8006cac:	4013      	ands	r3, r2
 8006cae:	697a      	ldr	r2, [r7, #20]
 8006cb0:	6812      	ldr	r2, [r2, #0]
 8006cb2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006cb4:	430b      	orrs	r3, r1
 8006cb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	68da      	ldr	r2, [r3, #12]
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	430a      	orrs	r2, r1
 8006ccc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	699b      	ldr	r3, [r3, #24]
 8006cd2:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4ab3      	ldr	r2, [pc, #716]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d004      	beq.n	8006ce8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	6a1b      	ldr	r3, [r3, #32]
 8006ce2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	689a      	ldr	r2, [r3, #8]
 8006cee:	4baf      	ldr	r3, [pc, #700]	; (8006fac <UART_SetConfig+0x330>)
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	697a      	ldr	r2, [r7, #20]
 8006cf4:	6812      	ldr	r2, [r2, #0]
 8006cf6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006cf8:	430b      	orrs	r3, r1
 8006cfa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d02:	f023 010f 	bic.w	r1, r3, #15
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	430a      	orrs	r2, r1
 8006d10:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4aa6      	ldr	r2, [pc, #664]	; (8006fb0 <UART_SetConfig+0x334>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d177      	bne.n	8006e0c <UART_SetConfig+0x190>
 8006d1c:	4ba5      	ldr	r3, [pc, #660]	; (8006fb4 <UART_SetConfig+0x338>)
 8006d1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d20:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006d24:	2b28      	cmp	r3, #40	; 0x28
 8006d26:	d86d      	bhi.n	8006e04 <UART_SetConfig+0x188>
 8006d28:	a201      	add	r2, pc, #4	; (adr r2, 8006d30 <UART_SetConfig+0xb4>)
 8006d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d2e:	bf00      	nop
 8006d30:	08006dd5 	.word	0x08006dd5
 8006d34:	08006e05 	.word	0x08006e05
 8006d38:	08006e05 	.word	0x08006e05
 8006d3c:	08006e05 	.word	0x08006e05
 8006d40:	08006e05 	.word	0x08006e05
 8006d44:	08006e05 	.word	0x08006e05
 8006d48:	08006e05 	.word	0x08006e05
 8006d4c:	08006e05 	.word	0x08006e05
 8006d50:	08006ddd 	.word	0x08006ddd
 8006d54:	08006e05 	.word	0x08006e05
 8006d58:	08006e05 	.word	0x08006e05
 8006d5c:	08006e05 	.word	0x08006e05
 8006d60:	08006e05 	.word	0x08006e05
 8006d64:	08006e05 	.word	0x08006e05
 8006d68:	08006e05 	.word	0x08006e05
 8006d6c:	08006e05 	.word	0x08006e05
 8006d70:	08006de5 	.word	0x08006de5
 8006d74:	08006e05 	.word	0x08006e05
 8006d78:	08006e05 	.word	0x08006e05
 8006d7c:	08006e05 	.word	0x08006e05
 8006d80:	08006e05 	.word	0x08006e05
 8006d84:	08006e05 	.word	0x08006e05
 8006d88:	08006e05 	.word	0x08006e05
 8006d8c:	08006e05 	.word	0x08006e05
 8006d90:	08006ded 	.word	0x08006ded
 8006d94:	08006e05 	.word	0x08006e05
 8006d98:	08006e05 	.word	0x08006e05
 8006d9c:	08006e05 	.word	0x08006e05
 8006da0:	08006e05 	.word	0x08006e05
 8006da4:	08006e05 	.word	0x08006e05
 8006da8:	08006e05 	.word	0x08006e05
 8006dac:	08006e05 	.word	0x08006e05
 8006db0:	08006df5 	.word	0x08006df5
 8006db4:	08006e05 	.word	0x08006e05
 8006db8:	08006e05 	.word	0x08006e05
 8006dbc:	08006e05 	.word	0x08006e05
 8006dc0:	08006e05 	.word	0x08006e05
 8006dc4:	08006e05 	.word	0x08006e05
 8006dc8:	08006e05 	.word	0x08006e05
 8006dcc:	08006e05 	.word	0x08006e05
 8006dd0:	08006dfd 	.word	0x08006dfd
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006dda:	e326      	b.n	800742a <UART_SetConfig+0x7ae>
 8006ddc:	2304      	movs	r3, #4
 8006dde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006de2:	e322      	b.n	800742a <UART_SetConfig+0x7ae>
 8006de4:	2308      	movs	r3, #8
 8006de6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006dea:	e31e      	b.n	800742a <UART_SetConfig+0x7ae>
 8006dec:	2310      	movs	r3, #16
 8006dee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006df2:	e31a      	b.n	800742a <UART_SetConfig+0x7ae>
 8006df4:	2320      	movs	r3, #32
 8006df6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006dfa:	e316      	b.n	800742a <UART_SetConfig+0x7ae>
 8006dfc:	2340      	movs	r3, #64	; 0x40
 8006dfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e02:	e312      	b.n	800742a <UART_SetConfig+0x7ae>
 8006e04:	2380      	movs	r3, #128	; 0x80
 8006e06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e0a:	e30e      	b.n	800742a <UART_SetConfig+0x7ae>
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a69      	ldr	r2, [pc, #420]	; (8006fb8 <UART_SetConfig+0x33c>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d130      	bne.n	8006e78 <UART_SetConfig+0x1fc>
 8006e16:	4b67      	ldr	r3, [pc, #412]	; (8006fb4 <UART_SetConfig+0x338>)
 8006e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e1a:	f003 0307 	and.w	r3, r3, #7
 8006e1e:	2b05      	cmp	r3, #5
 8006e20:	d826      	bhi.n	8006e70 <UART_SetConfig+0x1f4>
 8006e22:	a201      	add	r2, pc, #4	; (adr r2, 8006e28 <UART_SetConfig+0x1ac>)
 8006e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e28:	08006e41 	.word	0x08006e41
 8006e2c:	08006e49 	.word	0x08006e49
 8006e30:	08006e51 	.word	0x08006e51
 8006e34:	08006e59 	.word	0x08006e59
 8006e38:	08006e61 	.word	0x08006e61
 8006e3c:	08006e69 	.word	0x08006e69
 8006e40:	2300      	movs	r3, #0
 8006e42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e46:	e2f0      	b.n	800742a <UART_SetConfig+0x7ae>
 8006e48:	2304      	movs	r3, #4
 8006e4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e4e:	e2ec      	b.n	800742a <UART_SetConfig+0x7ae>
 8006e50:	2308      	movs	r3, #8
 8006e52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e56:	e2e8      	b.n	800742a <UART_SetConfig+0x7ae>
 8006e58:	2310      	movs	r3, #16
 8006e5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e5e:	e2e4      	b.n	800742a <UART_SetConfig+0x7ae>
 8006e60:	2320      	movs	r3, #32
 8006e62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e66:	e2e0      	b.n	800742a <UART_SetConfig+0x7ae>
 8006e68:	2340      	movs	r3, #64	; 0x40
 8006e6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e6e:	e2dc      	b.n	800742a <UART_SetConfig+0x7ae>
 8006e70:	2380      	movs	r3, #128	; 0x80
 8006e72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e76:	e2d8      	b.n	800742a <UART_SetConfig+0x7ae>
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a4f      	ldr	r2, [pc, #316]	; (8006fbc <UART_SetConfig+0x340>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d130      	bne.n	8006ee4 <UART_SetConfig+0x268>
 8006e82:	4b4c      	ldr	r3, [pc, #304]	; (8006fb4 <UART_SetConfig+0x338>)
 8006e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e86:	f003 0307 	and.w	r3, r3, #7
 8006e8a:	2b05      	cmp	r3, #5
 8006e8c:	d826      	bhi.n	8006edc <UART_SetConfig+0x260>
 8006e8e:	a201      	add	r2, pc, #4	; (adr r2, 8006e94 <UART_SetConfig+0x218>)
 8006e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e94:	08006ead 	.word	0x08006ead
 8006e98:	08006eb5 	.word	0x08006eb5
 8006e9c:	08006ebd 	.word	0x08006ebd
 8006ea0:	08006ec5 	.word	0x08006ec5
 8006ea4:	08006ecd 	.word	0x08006ecd
 8006ea8:	08006ed5 	.word	0x08006ed5
 8006eac:	2300      	movs	r3, #0
 8006eae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006eb2:	e2ba      	b.n	800742a <UART_SetConfig+0x7ae>
 8006eb4:	2304      	movs	r3, #4
 8006eb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006eba:	e2b6      	b.n	800742a <UART_SetConfig+0x7ae>
 8006ebc:	2308      	movs	r3, #8
 8006ebe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ec2:	e2b2      	b.n	800742a <UART_SetConfig+0x7ae>
 8006ec4:	2310      	movs	r3, #16
 8006ec6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006eca:	e2ae      	b.n	800742a <UART_SetConfig+0x7ae>
 8006ecc:	2320      	movs	r3, #32
 8006ece:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ed2:	e2aa      	b.n	800742a <UART_SetConfig+0x7ae>
 8006ed4:	2340      	movs	r3, #64	; 0x40
 8006ed6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006eda:	e2a6      	b.n	800742a <UART_SetConfig+0x7ae>
 8006edc:	2380      	movs	r3, #128	; 0x80
 8006ede:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ee2:	e2a2      	b.n	800742a <UART_SetConfig+0x7ae>
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a35      	ldr	r2, [pc, #212]	; (8006fc0 <UART_SetConfig+0x344>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d130      	bne.n	8006f50 <UART_SetConfig+0x2d4>
 8006eee:	4b31      	ldr	r3, [pc, #196]	; (8006fb4 <UART_SetConfig+0x338>)
 8006ef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ef2:	f003 0307 	and.w	r3, r3, #7
 8006ef6:	2b05      	cmp	r3, #5
 8006ef8:	d826      	bhi.n	8006f48 <UART_SetConfig+0x2cc>
 8006efa:	a201      	add	r2, pc, #4	; (adr r2, 8006f00 <UART_SetConfig+0x284>)
 8006efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f00:	08006f19 	.word	0x08006f19
 8006f04:	08006f21 	.word	0x08006f21
 8006f08:	08006f29 	.word	0x08006f29
 8006f0c:	08006f31 	.word	0x08006f31
 8006f10:	08006f39 	.word	0x08006f39
 8006f14:	08006f41 	.word	0x08006f41
 8006f18:	2300      	movs	r3, #0
 8006f1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f1e:	e284      	b.n	800742a <UART_SetConfig+0x7ae>
 8006f20:	2304      	movs	r3, #4
 8006f22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f26:	e280      	b.n	800742a <UART_SetConfig+0x7ae>
 8006f28:	2308      	movs	r3, #8
 8006f2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f2e:	e27c      	b.n	800742a <UART_SetConfig+0x7ae>
 8006f30:	2310      	movs	r3, #16
 8006f32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f36:	e278      	b.n	800742a <UART_SetConfig+0x7ae>
 8006f38:	2320      	movs	r3, #32
 8006f3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f3e:	e274      	b.n	800742a <UART_SetConfig+0x7ae>
 8006f40:	2340      	movs	r3, #64	; 0x40
 8006f42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f46:	e270      	b.n	800742a <UART_SetConfig+0x7ae>
 8006f48:	2380      	movs	r3, #128	; 0x80
 8006f4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f4e:	e26c      	b.n	800742a <UART_SetConfig+0x7ae>
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a1b      	ldr	r2, [pc, #108]	; (8006fc4 <UART_SetConfig+0x348>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d142      	bne.n	8006fe0 <UART_SetConfig+0x364>
 8006f5a:	4b16      	ldr	r3, [pc, #88]	; (8006fb4 <UART_SetConfig+0x338>)
 8006f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f5e:	f003 0307 	and.w	r3, r3, #7
 8006f62:	2b05      	cmp	r3, #5
 8006f64:	d838      	bhi.n	8006fd8 <UART_SetConfig+0x35c>
 8006f66:	a201      	add	r2, pc, #4	; (adr r2, 8006f6c <UART_SetConfig+0x2f0>)
 8006f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f6c:	08006f85 	.word	0x08006f85
 8006f70:	08006f8d 	.word	0x08006f8d
 8006f74:	08006f95 	.word	0x08006f95
 8006f78:	08006f9d 	.word	0x08006f9d
 8006f7c:	08006fc9 	.word	0x08006fc9
 8006f80:	08006fd1 	.word	0x08006fd1
 8006f84:	2300      	movs	r3, #0
 8006f86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f8a:	e24e      	b.n	800742a <UART_SetConfig+0x7ae>
 8006f8c:	2304      	movs	r3, #4
 8006f8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f92:	e24a      	b.n	800742a <UART_SetConfig+0x7ae>
 8006f94:	2308      	movs	r3, #8
 8006f96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f9a:	e246      	b.n	800742a <UART_SetConfig+0x7ae>
 8006f9c:	2310      	movs	r3, #16
 8006f9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006fa2:	e242      	b.n	800742a <UART_SetConfig+0x7ae>
 8006fa4:	cfff69f3 	.word	0xcfff69f3
 8006fa8:	58000c00 	.word	0x58000c00
 8006fac:	11fff4ff 	.word	0x11fff4ff
 8006fb0:	40011000 	.word	0x40011000
 8006fb4:	58024400 	.word	0x58024400
 8006fb8:	40004400 	.word	0x40004400
 8006fbc:	40004800 	.word	0x40004800
 8006fc0:	40004c00 	.word	0x40004c00
 8006fc4:	40005000 	.word	0x40005000
 8006fc8:	2320      	movs	r3, #32
 8006fca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006fce:	e22c      	b.n	800742a <UART_SetConfig+0x7ae>
 8006fd0:	2340      	movs	r3, #64	; 0x40
 8006fd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006fd6:	e228      	b.n	800742a <UART_SetConfig+0x7ae>
 8006fd8:	2380      	movs	r3, #128	; 0x80
 8006fda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006fde:	e224      	b.n	800742a <UART_SetConfig+0x7ae>
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4ab1      	ldr	r2, [pc, #708]	; (80072ac <UART_SetConfig+0x630>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d176      	bne.n	80070d8 <UART_SetConfig+0x45c>
 8006fea:	4bb1      	ldr	r3, [pc, #708]	; (80072b0 <UART_SetConfig+0x634>)
 8006fec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006ff2:	2b28      	cmp	r3, #40	; 0x28
 8006ff4:	d86c      	bhi.n	80070d0 <UART_SetConfig+0x454>
 8006ff6:	a201      	add	r2, pc, #4	; (adr r2, 8006ffc <UART_SetConfig+0x380>)
 8006ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ffc:	080070a1 	.word	0x080070a1
 8007000:	080070d1 	.word	0x080070d1
 8007004:	080070d1 	.word	0x080070d1
 8007008:	080070d1 	.word	0x080070d1
 800700c:	080070d1 	.word	0x080070d1
 8007010:	080070d1 	.word	0x080070d1
 8007014:	080070d1 	.word	0x080070d1
 8007018:	080070d1 	.word	0x080070d1
 800701c:	080070a9 	.word	0x080070a9
 8007020:	080070d1 	.word	0x080070d1
 8007024:	080070d1 	.word	0x080070d1
 8007028:	080070d1 	.word	0x080070d1
 800702c:	080070d1 	.word	0x080070d1
 8007030:	080070d1 	.word	0x080070d1
 8007034:	080070d1 	.word	0x080070d1
 8007038:	080070d1 	.word	0x080070d1
 800703c:	080070b1 	.word	0x080070b1
 8007040:	080070d1 	.word	0x080070d1
 8007044:	080070d1 	.word	0x080070d1
 8007048:	080070d1 	.word	0x080070d1
 800704c:	080070d1 	.word	0x080070d1
 8007050:	080070d1 	.word	0x080070d1
 8007054:	080070d1 	.word	0x080070d1
 8007058:	080070d1 	.word	0x080070d1
 800705c:	080070b9 	.word	0x080070b9
 8007060:	080070d1 	.word	0x080070d1
 8007064:	080070d1 	.word	0x080070d1
 8007068:	080070d1 	.word	0x080070d1
 800706c:	080070d1 	.word	0x080070d1
 8007070:	080070d1 	.word	0x080070d1
 8007074:	080070d1 	.word	0x080070d1
 8007078:	080070d1 	.word	0x080070d1
 800707c:	080070c1 	.word	0x080070c1
 8007080:	080070d1 	.word	0x080070d1
 8007084:	080070d1 	.word	0x080070d1
 8007088:	080070d1 	.word	0x080070d1
 800708c:	080070d1 	.word	0x080070d1
 8007090:	080070d1 	.word	0x080070d1
 8007094:	080070d1 	.word	0x080070d1
 8007098:	080070d1 	.word	0x080070d1
 800709c:	080070c9 	.word	0x080070c9
 80070a0:	2301      	movs	r3, #1
 80070a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80070a6:	e1c0      	b.n	800742a <UART_SetConfig+0x7ae>
 80070a8:	2304      	movs	r3, #4
 80070aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80070ae:	e1bc      	b.n	800742a <UART_SetConfig+0x7ae>
 80070b0:	2308      	movs	r3, #8
 80070b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80070b6:	e1b8      	b.n	800742a <UART_SetConfig+0x7ae>
 80070b8:	2310      	movs	r3, #16
 80070ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80070be:	e1b4      	b.n	800742a <UART_SetConfig+0x7ae>
 80070c0:	2320      	movs	r3, #32
 80070c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80070c6:	e1b0      	b.n	800742a <UART_SetConfig+0x7ae>
 80070c8:	2340      	movs	r3, #64	; 0x40
 80070ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80070ce:	e1ac      	b.n	800742a <UART_SetConfig+0x7ae>
 80070d0:	2380      	movs	r3, #128	; 0x80
 80070d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80070d6:	e1a8      	b.n	800742a <UART_SetConfig+0x7ae>
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a75      	ldr	r2, [pc, #468]	; (80072b4 <UART_SetConfig+0x638>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d130      	bne.n	8007144 <UART_SetConfig+0x4c8>
 80070e2:	4b73      	ldr	r3, [pc, #460]	; (80072b0 <UART_SetConfig+0x634>)
 80070e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070e6:	f003 0307 	and.w	r3, r3, #7
 80070ea:	2b05      	cmp	r3, #5
 80070ec:	d826      	bhi.n	800713c <UART_SetConfig+0x4c0>
 80070ee:	a201      	add	r2, pc, #4	; (adr r2, 80070f4 <UART_SetConfig+0x478>)
 80070f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f4:	0800710d 	.word	0x0800710d
 80070f8:	08007115 	.word	0x08007115
 80070fc:	0800711d 	.word	0x0800711d
 8007100:	08007125 	.word	0x08007125
 8007104:	0800712d 	.word	0x0800712d
 8007108:	08007135 	.word	0x08007135
 800710c:	2300      	movs	r3, #0
 800710e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007112:	e18a      	b.n	800742a <UART_SetConfig+0x7ae>
 8007114:	2304      	movs	r3, #4
 8007116:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800711a:	e186      	b.n	800742a <UART_SetConfig+0x7ae>
 800711c:	2308      	movs	r3, #8
 800711e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007122:	e182      	b.n	800742a <UART_SetConfig+0x7ae>
 8007124:	2310      	movs	r3, #16
 8007126:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800712a:	e17e      	b.n	800742a <UART_SetConfig+0x7ae>
 800712c:	2320      	movs	r3, #32
 800712e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007132:	e17a      	b.n	800742a <UART_SetConfig+0x7ae>
 8007134:	2340      	movs	r3, #64	; 0x40
 8007136:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800713a:	e176      	b.n	800742a <UART_SetConfig+0x7ae>
 800713c:	2380      	movs	r3, #128	; 0x80
 800713e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007142:	e172      	b.n	800742a <UART_SetConfig+0x7ae>
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a5b      	ldr	r2, [pc, #364]	; (80072b8 <UART_SetConfig+0x63c>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d130      	bne.n	80071b0 <UART_SetConfig+0x534>
 800714e:	4b58      	ldr	r3, [pc, #352]	; (80072b0 <UART_SetConfig+0x634>)
 8007150:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007152:	f003 0307 	and.w	r3, r3, #7
 8007156:	2b05      	cmp	r3, #5
 8007158:	d826      	bhi.n	80071a8 <UART_SetConfig+0x52c>
 800715a:	a201      	add	r2, pc, #4	; (adr r2, 8007160 <UART_SetConfig+0x4e4>)
 800715c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007160:	08007179 	.word	0x08007179
 8007164:	08007181 	.word	0x08007181
 8007168:	08007189 	.word	0x08007189
 800716c:	08007191 	.word	0x08007191
 8007170:	08007199 	.word	0x08007199
 8007174:	080071a1 	.word	0x080071a1
 8007178:	2300      	movs	r3, #0
 800717a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800717e:	e154      	b.n	800742a <UART_SetConfig+0x7ae>
 8007180:	2304      	movs	r3, #4
 8007182:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007186:	e150      	b.n	800742a <UART_SetConfig+0x7ae>
 8007188:	2308      	movs	r3, #8
 800718a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800718e:	e14c      	b.n	800742a <UART_SetConfig+0x7ae>
 8007190:	2310      	movs	r3, #16
 8007192:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007196:	e148      	b.n	800742a <UART_SetConfig+0x7ae>
 8007198:	2320      	movs	r3, #32
 800719a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800719e:	e144      	b.n	800742a <UART_SetConfig+0x7ae>
 80071a0:	2340      	movs	r3, #64	; 0x40
 80071a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071a6:	e140      	b.n	800742a <UART_SetConfig+0x7ae>
 80071a8:	2380      	movs	r3, #128	; 0x80
 80071aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071ae:	e13c      	b.n	800742a <UART_SetConfig+0x7ae>
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a41      	ldr	r2, [pc, #260]	; (80072bc <UART_SetConfig+0x640>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	f040 8082 	bne.w	80072c0 <UART_SetConfig+0x644>
 80071bc:	4b3c      	ldr	r3, [pc, #240]	; (80072b0 <UART_SetConfig+0x634>)
 80071be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071c0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80071c4:	2b28      	cmp	r3, #40	; 0x28
 80071c6:	d86d      	bhi.n	80072a4 <UART_SetConfig+0x628>
 80071c8:	a201      	add	r2, pc, #4	; (adr r2, 80071d0 <UART_SetConfig+0x554>)
 80071ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ce:	bf00      	nop
 80071d0:	08007275 	.word	0x08007275
 80071d4:	080072a5 	.word	0x080072a5
 80071d8:	080072a5 	.word	0x080072a5
 80071dc:	080072a5 	.word	0x080072a5
 80071e0:	080072a5 	.word	0x080072a5
 80071e4:	080072a5 	.word	0x080072a5
 80071e8:	080072a5 	.word	0x080072a5
 80071ec:	080072a5 	.word	0x080072a5
 80071f0:	0800727d 	.word	0x0800727d
 80071f4:	080072a5 	.word	0x080072a5
 80071f8:	080072a5 	.word	0x080072a5
 80071fc:	080072a5 	.word	0x080072a5
 8007200:	080072a5 	.word	0x080072a5
 8007204:	080072a5 	.word	0x080072a5
 8007208:	080072a5 	.word	0x080072a5
 800720c:	080072a5 	.word	0x080072a5
 8007210:	08007285 	.word	0x08007285
 8007214:	080072a5 	.word	0x080072a5
 8007218:	080072a5 	.word	0x080072a5
 800721c:	080072a5 	.word	0x080072a5
 8007220:	080072a5 	.word	0x080072a5
 8007224:	080072a5 	.word	0x080072a5
 8007228:	080072a5 	.word	0x080072a5
 800722c:	080072a5 	.word	0x080072a5
 8007230:	0800728d 	.word	0x0800728d
 8007234:	080072a5 	.word	0x080072a5
 8007238:	080072a5 	.word	0x080072a5
 800723c:	080072a5 	.word	0x080072a5
 8007240:	080072a5 	.word	0x080072a5
 8007244:	080072a5 	.word	0x080072a5
 8007248:	080072a5 	.word	0x080072a5
 800724c:	080072a5 	.word	0x080072a5
 8007250:	08007295 	.word	0x08007295
 8007254:	080072a5 	.word	0x080072a5
 8007258:	080072a5 	.word	0x080072a5
 800725c:	080072a5 	.word	0x080072a5
 8007260:	080072a5 	.word	0x080072a5
 8007264:	080072a5 	.word	0x080072a5
 8007268:	080072a5 	.word	0x080072a5
 800726c:	080072a5 	.word	0x080072a5
 8007270:	0800729d 	.word	0x0800729d
 8007274:	2301      	movs	r3, #1
 8007276:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800727a:	e0d6      	b.n	800742a <UART_SetConfig+0x7ae>
 800727c:	2304      	movs	r3, #4
 800727e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007282:	e0d2      	b.n	800742a <UART_SetConfig+0x7ae>
 8007284:	2308      	movs	r3, #8
 8007286:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800728a:	e0ce      	b.n	800742a <UART_SetConfig+0x7ae>
 800728c:	2310      	movs	r3, #16
 800728e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007292:	e0ca      	b.n	800742a <UART_SetConfig+0x7ae>
 8007294:	2320      	movs	r3, #32
 8007296:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800729a:	e0c6      	b.n	800742a <UART_SetConfig+0x7ae>
 800729c:	2340      	movs	r3, #64	; 0x40
 800729e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80072a2:	e0c2      	b.n	800742a <UART_SetConfig+0x7ae>
 80072a4:	2380      	movs	r3, #128	; 0x80
 80072a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80072aa:	e0be      	b.n	800742a <UART_SetConfig+0x7ae>
 80072ac:	40011400 	.word	0x40011400
 80072b0:	58024400 	.word	0x58024400
 80072b4:	40007800 	.word	0x40007800
 80072b8:	40007c00 	.word	0x40007c00
 80072bc:	40011800 	.word	0x40011800
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4aad      	ldr	r2, [pc, #692]	; (800757c <UART_SetConfig+0x900>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d176      	bne.n	80073b8 <UART_SetConfig+0x73c>
 80072ca:	4bad      	ldr	r3, [pc, #692]	; (8007580 <UART_SetConfig+0x904>)
 80072cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80072d2:	2b28      	cmp	r3, #40	; 0x28
 80072d4:	d86c      	bhi.n	80073b0 <UART_SetConfig+0x734>
 80072d6:	a201      	add	r2, pc, #4	; (adr r2, 80072dc <UART_SetConfig+0x660>)
 80072d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072dc:	08007381 	.word	0x08007381
 80072e0:	080073b1 	.word	0x080073b1
 80072e4:	080073b1 	.word	0x080073b1
 80072e8:	080073b1 	.word	0x080073b1
 80072ec:	080073b1 	.word	0x080073b1
 80072f0:	080073b1 	.word	0x080073b1
 80072f4:	080073b1 	.word	0x080073b1
 80072f8:	080073b1 	.word	0x080073b1
 80072fc:	08007389 	.word	0x08007389
 8007300:	080073b1 	.word	0x080073b1
 8007304:	080073b1 	.word	0x080073b1
 8007308:	080073b1 	.word	0x080073b1
 800730c:	080073b1 	.word	0x080073b1
 8007310:	080073b1 	.word	0x080073b1
 8007314:	080073b1 	.word	0x080073b1
 8007318:	080073b1 	.word	0x080073b1
 800731c:	08007391 	.word	0x08007391
 8007320:	080073b1 	.word	0x080073b1
 8007324:	080073b1 	.word	0x080073b1
 8007328:	080073b1 	.word	0x080073b1
 800732c:	080073b1 	.word	0x080073b1
 8007330:	080073b1 	.word	0x080073b1
 8007334:	080073b1 	.word	0x080073b1
 8007338:	080073b1 	.word	0x080073b1
 800733c:	08007399 	.word	0x08007399
 8007340:	080073b1 	.word	0x080073b1
 8007344:	080073b1 	.word	0x080073b1
 8007348:	080073b1 	.word	0x080073b1
 800734c:	080073b1 	.word	0x080073b1
 8007350:	080073b1 	.word	0x080073b1
 8007354:	080073b1 	.word	0x080073b1
 8007358:	080073b1 	.word	0x080073b1
 800735c:	080073a1 	.word	0x080073a1
 8007360:	080073b1 	.word	0x080073b1
 8007364:	080073b1 	.word	0x080073b1
 8007368:	080073b1 	.word	0x080073b1
 800736c:	080073b1 	.word	0x080073b1
 8007370:	080073b1 	.word	0x080073b1
 8007374:	080073b1 	.word	0x080073b1
 8007378:	080073b1 	.word	0x080073b1
 800737c:	080073a9 	.word	0x080073a9
 8007380:	2301      	movs	r3, #1
 8007382:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007386:	e050      	b.n	800742a <UART_SetConfig+0x7ae>
 8007388:	2304      	movs	r3, #4
 800738a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800738e:	e04c      	b.n	800742a <UART_SetConfig+0x7ae>
 8007390:	2308      	movs	r3, #8
 8007392:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007396:	e048      	b.n	800742a <UART_SetConfig+0x7ae>
 8007398:	2310      	movs	r3, #16
 800739a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800739e:	e044      	b.n	800742a <UART_SetConfig+0x7ae>
 80073a0:	2320      	movs	r3, #32
 80073a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80073a6:	e040      	b.n	800742a <UART_SetConfig+0x7ae>
 80073a8:	2340      	movs	r3, #64	; 0x40
 80073aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80073ae:	e03c      	b.n	800742a <UART_SetConfig+0x7ae>
 80073b0:	2380      	movs	r3, #128	; 0x80
 80073b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80073b6:	e038      	b.n	800742a <UART_SetConfig+0x7ae>
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a71      	ldr	r2, [pc, #452]	; (8007584 <UART_SetConfig+0x908>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d130      	bne.n	8007424 <UART_SetConfig+0x7a8>
 80073c2:	4b6f      	ldr	r3, [pc, #444]	; (8007580 <UART_SetConfig+0x904>)
 80073c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073c6:	f003 0307 	and.w	r3, r3, #7
 80073ca:	2b05      	cmp	r3, #5
 80073cc:	d826      	bhi.n	800741c <UART_SetConfig+0x7a0>
 80073ce:	a201      	add	r2, pc, #4	; (adr r2, 80073d4 <UART_SetConfig+0x758>)
 80073d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073d4:	080073ed 	.word	0x080073ed
 80073d8:	080073f5 	.word	0x080073f5
 80073dc:	080073fd 	.word	0x080073fd
 80073e0:	08007405 	.word	0x08007405
 80073e4:	0800740d 	.word	0x0800740d
 80073e8:	08007415 	.word	0x08007415
 80073ec:	2302      	movs	r3, #2
 80073ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80073f2:	e01a      	b.n	800742a <UART_SetConfig+0x7ae>
 80073f4:	2304      	movs	r3, #4
 80073f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80073fa:	e016      	b.n	800742a <UART_SetConfig+0x7ae>
 80073fc:	2308      	movs	r3, #8
 80073fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007402:	e012      	b.n	800742a <UART_SetConfig+0x7ae>
 8007404:	2310      	movs	r3, #16
 8007406:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800740a:	e00e      	b.n	800742a <UART_SetConfig+0x7ae>
 800740c:	2320      	movs	r3, #32
 800740e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007412:	e00a      	b.n	800742a <UART_SetConfig+0x7ae>
 8007414:	2340      	movs	r3, #64	; 0x40
 8007416:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800741a:	e006      	b.n	800742a <UART_SetConfig+0x7ae>
 800741c:	2380      	movs	r3, #128	; 0x80
 800741e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007422:	e002      	b.n	800742a <UART_SetConfig+0x7ae>
 8007424:	2380      	movs	r3, #128	; 0x80
 8007426:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a55      	ldr	r2, [pc, #340]	; (8007584 <UART_SetConfig+0x908>)
 8007430:	4293      	cmp	r3, r2
 8007432:	f040 80f8 	bne.w	8007626 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007436:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800743a:	2b20      	cmp	r3, #32
 800743c:	dc46      	bgt.n	80074cc <UART_SetConfig+0x850>
 800743e:	2b02      	cmp	r3, #2
 8007440:	db75      	blt.n	800752e <UART_SetConfig+0x8b2>
 8007442:	3b02      	subs	r3, #2
 8007444:	2b1e      	cmp	r3, #30
 8007446:	d872      	bhi.n	800752e <UART_SetConfig+0x8b2>
 8007448:	a201      	add	r2, pc, #4	; (adr r2, 8007450 <UART_SetConfig+0x7d4>)
 800744a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800744e:	bf00      	nop
 8007450:	080074d3 	.word	0x080074d3
 8007454:	0800752f 	.word	0x0800752f
 8007458:	080074db 	.word	0x080074db
 800745c:	0800752f 	.word	0x0800752f
 8007460:	0800752f 	.word	0x0800752f
 8007464:	0800752f 	.word	0x0800752f
 8007468:	080074eb 	.word	0x080074eb
 800746c:	0800752f 	.word	0x0800752f
 8007470:	0800752f 	.word	0x0800752f
 8007474:	0800752f 	.word	0x0800752f
 8007478:	0800752f 	.word	0x0800752f
 800747c:	0800752f 	.word	0x0800752f
 8007480:	0800752f 	.word	0x0800752f
 8007484:	0800752f 	.word	0x0800752f
 8007488:	080074fb 	.word	0x080074fb
 800748c:	0800752f 	.word	0x0800752f
 8007490:	0800752f 	.word	0x0800752f
 8007494:	0800752f 	.word	0x0800752f
 8007498:	0800752f 	.word	0x0800752f
 800749c:	0800752f 	.word	0x0800752f
 80074a0:	0800752f 	.word	0x0800752f
 80074a4:	0800752f 	.word	0x0800752f
 80074a8:	0800752f 	.word	0x0800752f
 80074ac:	0800752f 	.word	0x0800752f
 80074b0:	0800752f 	.word	0x0800752f
 80074b4:	0800752f 	.word	0x0800752f
 80074b8:	0800752f 	.word	0x0800752f
 80074bc:	0800752f 	.word	0x0800752f
 80074c0:	0800752f 	.word	0x0800752f
 80074c4:	0800752f 	.word	0x0800752f
 80074c8:	08007521 	.word	0x08007521
 80074cc:	2b40      	cmp	r3, #64	; 0x40
 80074ce:	d02a      	beq.n	8007526 <UART_SetConfig+0x8aa>
 80074d0:	e02d      	b.n	800752e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80074d2:	f7fd f91f 	bl	8004714 <HAL_RCCEx_GetD3PCLK1Freq>
 80074d6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80074d8:	e02f      	b.n	800753a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80074da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80074de:	4618      	mov	r0, r3
 80074e0:	f7fd f92e 	bl	8004740 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80074e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80074e8:	e027      	b.n	800753a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074ea:	f107 0318 	add.w	r3, r7, #24
 80074ee:	4618      	mov	r0, r3
 80074f0:	f7fd fa7a 	bl	80049e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80074f4:	69fb      	ldr	r3, [r7, #28]
 80074f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80074f8:	e01f      	b.n	800753a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80074fa:	4b21      	ldr	r3, [pc, #132]	; (8007580 <UART_SetConfig+0x904>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f003 0320 	and.w	r3, r3, #32
 8007502:	2b00      	cmp	r3, #0
 8007504:	d009      	beq.n	800751a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007506:	4b1e      	ldr	r3, [pc, #120]	; (8007580 <UART_SetConfig+0x904>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	08db      	lsrs	r3, r3, #3
 800750c:	f003 0303 	and.w	r3, r3, #3
 8007510:	4a1d      	ldr	r2, [pc, #116]	; (8007588 <UART_SetConfig+0x90c>)
 8007512:	fa22 f303 	lsr.w	r3, r2, r3
 8007516:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007518:	e00f      	b.n	800753a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800751a:	4b1b      	ldr	r3, [pc, #108]	; (8007588 <UART_SetConfig+0x90c>)
 800751c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800751e:	e00c      	b.n	800753a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007520:	4b1a      	ldr	r3, [pc, #104]	; (800758c <UART_SetConfig+0x910>)
 8007522:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007524:	e009      	b.n	800753a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007526:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800752a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800752c:	e005      	b.n	800753a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800752e:	2300      	movs	r3, #0
 8007530:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8007538:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800753a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800753c:	2b00      	cmp	r3, #0
 800753e:	f000 81ee 	beq.w	800791e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007546:	4a12      	ldr	r2, [pc, #72]	; (8007590 <UART_SetConfig+0x914>)
 8007548:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800754c:	461a      	mov	r2, r3
 800754e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007550:	fbb3 f3f2 	udiv	r3, r3, r2
 8007554:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	685a      	ldr	r2, [r3, #4]
 800755a:	4613      	mov	r3, r2
 800755c:	005b      	lsls	r3, r3, #1
 800755e:	4413      	add	r3, r2
 8007560:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007562:	429a      	cmp	r2, r3
 8007564:	d305      	bcc.n	8007572 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800756c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800756e:	429a      	cmp	r2, r3
 8007570:	d910      	bls.n	8007594 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8007578:	e1d1      	b.n	800791e <UART_SetConfig+0xca2>
 800757a:	bf00      	nop
 800757c:	40011c00 	.word	0x40011c00
 8007580:	58024400 	.word	0x58024400
 8007584:	58000c00 	.word	0x58000c00
 8007588:	03d09000 	.word	0x03d09000
 800758c:	003d0900 	.word	0x003d0900
 8007590:	0800c1c4 	.word	0x0800c1c4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007594:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007596:	2200      	movs	r2, #0
 8007598:	60bb      	str	r3, [r7, #8]
 800759a:	60fa      	str	r2, [r7, #12]
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075a0:	4ac0      	ldr	r2, [pc, #768]	; (80078a4 <UART_SetConfig+0xc28>)
 80075a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	2200      	movs	r2, #0
 80075aa:	603b      	str	r3, [r7, #0]
 80075ac:	607a      	str	r2, [r7, #4]
 80075ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80075b6:	f7f8 ff03 	bl	80003c0 <__aeabi_uldivmod>
 80075ba:	4602      	mov	r2, r0
 80075bc:	460b      	mov	r3, r1
 80075be:	4610      	mov	r0, r2
 80075c0:	4619      	mov	r1, r3
 80075c2:	f04f 0200 	mov.w	r2, #0
 80075c6:	f04f 0300 	mov.w	r3, #0
 80075ca:	020b      	lsls	r3, r1, #8
 80075cc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80075d0:	0202      	lsls	r2, r0, #8
 80075d2:	6979      	ldr	r1, [r7, #20]
 80075d4:	6849      	ldr	r1, [r1, #4]
 80075d6:	0849      	lsrs	r1, r1, #1
 80075d8:	2000      	movs	r0, #0
 80075da:	460c      	mov	r4, r1
 80075dc:	4605      	mov	r5, r0
 80075de:	eb12 0804 	adds.w	r8, r2, r4
 80075e2:	eb43 0905 	adc.w	r9, r3, r5
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	469a      	mov	sl, r3
 80075ee:	4693      	mov	fp, r2
 80075f0:	4652      	mov	r2, sl
 80075f2:	465b      	mov	r3, fp
 80075f4:	4640      	mov	r0, r8
 80075f6:	4649      	mov	r1, r9
 80075f8:	f7f8 fee2 	bl	80003c0 <__aeabi_uldivmod>
 80075fc:	4602      	mov	r2, r0
 80075fe:	460b      	mov	r3, r1
 8007600:	4613      	mov	r3, r2
 8007602:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007606:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800760a:	d308      	bcc.n	800761e <UART_SetConfig+0x9a2>
 800760c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800760e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007612:	d204      	bcs.n	800761e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8007614:	697b      	ldr	r3, [r7, #20]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800761a:	60da      	str	r2, [r3, #12]
 800761c:	e17f      	b.n	800791e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8007624:	e17b      	b.n	800791e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	69db      	ldr	r3, [r3, #28]
 800762a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800762e:	f040 80bd 	bne.w	80077ac <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8007632:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007636:	2b20      	cmp	r3, #32
 8007638:	dc48      	bgt.n	80076cc <UART_SetConfig+0xa50>
 800763a:	2b00      	cmp	r3, #0
 800763c:	db7b      	blt.n	8007736 <UART_SetConfig+0xaba>
 800763e:	2b20      	cmp	r3, #32
 8007640:	d879      	bhi.n	8007736 <UART_SetConfig+0xaba>
 8007642:	a201      	add	r2, pc, #4	; (adr r2, 8007648 <UART_SetConfig+0x9cc>)
 8007644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007648:	080076d3 	.word	0x080076d3
 800764c:	080076db 	.word	0x080076db
 8007650:	08007737 	.word	0x08007737
 8007654:	08007737 	.word	0x08007737
 8007658:	080076e3 	.word	0x080076e3
 800765c:	08007737 	.word	0x08007737
 8007660:	08007737 	.word	0x08007737
 8007664:	08007737 	.word	0x08007737
 8007668:	080076f3 	.word	0x080076f3
 800766c:	08007737 	.word	0x08007737
 8007670:	08007737 	.word	0x08007737
 8007674:	08007737 	.word	0x08007737
 8007678:	08007737 	.word	0x08007737
 800767c:	08007737 	.word	0x08007737
 8007680:	08007737 	.word	0x08007737
 8007684:	08007737 	.word	0x08007737
 8007688:	08007703 	.word	0x08007703
 800768c:	08007737 	.word	0x08007737
 8007690:	08007737 	.word	0x08007737
 8007694:	08007737 	.word	0x08007737
 8007698:	08007737 	.word	0x08007737
 800769c:	08007737 	.word	0x08007737
 80076a0:	08007737 	.word	0x08007737
 80076a4:	08007737 	.word	0x08007737
 80076a8:	08007737 	.word	0x08007737
 80076ac:	08007737 	.word	0x08007737
 80076b0:	08007737 	.word	0x08007737
 80076b4:	08007737 	.word	0x08007737
 80076b8:	08007737 	.word	0x08007737
 80076bc:	08007737 	.word	0x08007737
 80076c0:	08007737 	.word	0x08007737
 80076c4:	08007737 	.word	0x08007737
 80076c8:	08007729 	.word	0x08007729
 80076cc:	2b40      	cmp	r3, #64	; 0x40
 80076ce:	d02e      	beq.n	800772e <UART_SetConfig+0xab2>
 80076d0:	e031      	b.n	8007736 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076d2:	f7fb fe53 	bl	800337c <HAL_RCC_GetPCLK1Freq>
 80076d6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80076d8:	e033      	b.n	8007742 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80076da:	f7fb fe65 	bl	80033a8 <HAL_RCC_GetPCLK2Freq>
 80076de:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80076e0:	e02f      	b.n	8007742 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80076e6:	4618      	mov	r0, r3
 80076e8:	f7fd f82a 	bl	8004740 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80076ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80076f0:	e027      	b.n	8007742 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80076f2:	f107 0318 	add.w	r3, r7, #24
 80076f6:	4618      	mov	r0, r3
 80076f8:	f7fd f976 	bl	80049e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80076fc:	69fb      	ldr	r3, [r7, #28]
 80076fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007700:	e01f      	b.n	8007742 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007702:	4b69      	ldr	r3, [pc, #420]	; (80078a8 <UART_SetConfig+0xc2c>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 0320 	and.w	r3, r3, #32
 800770a:	2b00      	cmp	r3, #0
 800770c:	d009      	beq.n	8007722 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800770e:	4b66      	ldr	r3, [pc, #408]	; (80078a8 <UART_SetConfig+0xc2c>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	08db      	lsrs	r3, r3, #3
 8007714:	f003 0303 	and.w	r3, r3, #3
 8007718:	4a64      	ldr	r2, [pc, #400]	; (80078ac <UART_SetConfig+0xc30>)
 800771a:	fa22 f303 	lsr.w	r3, r2, r3
 800771e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007720:	e00f      	b.n	8007742 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8007722:	4b62      	ldr	r3, [pc, #392]	; (80078ac <UART_SetConfig+0xc30>)
 8007724:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007726:	e00c      	b.n	8007742 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007728:	4b61      	ldr	r3, [pc, #388]	; (80078b0 <UART_SetConfig+0xc34>)
 800772a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800772c:	e009      	b.n	8007742 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800772e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007732:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007734:	e005      	b.n	8007742 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8007736:	2300      	movs	r3, #0
 8007738:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8007740:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007742:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007744:	2b00      	cmp	r3, #0
 8007746:	f000 80ea 	beq.w	800791e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800774e:	4a55      	ldr	r2, [pc, #340]	; (80078a4 <UART_SetConfig+0xc28>)
 8007750:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007754:	461a      	mov	r2, r3
 8007756:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007758:	fbb3 f3f2 	udiv	r3, r3, r2
 800775c:	005a      	lsls	r2, r3, #1
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	085b      	lsrs	r3, r3, #1
 8007764:	441a      	add	r2, r3
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	fbb2 f3f3 	udiv	r3, r2, r3
 800776e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007772:	2b0f      	cmp	r3, #15
 8007774:	d916      	bls.n	80077a4 <UART_SetConfig+0xb28>
 8007776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007778:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800777c:	d212      	bcs.n	80077a4 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800777e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007780:	b29b      	uxth	r3, r3
 8007782:	f023 030f 	bic.w	r3, r3, #15
 8007786:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800778a:	085b      	lsrs	r3, r3, #1
 800778c:	b29b      	uxth	r3, r3
 800778e:	f003 0307 	and.w	r3, r3, #7
 8007792:	b29a      	uxth	r2, r3
 8007794:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007796:	4313      	orrs	r3, r2
 8007798:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80077a0:	60da      	str	r2, [r3, #12]
 80077a2:	e0bc      	b.n	800791e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80077aa:	e0b8      	b.n	800791e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80077ac:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80077b0:	2b20      	cmp	r3, #32
 80077b2:	dc4b      	bgt.n	800784c <UART_SetConfig+0xbd0>
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	f2c0 8087 	blt.w	80078c8 <UART_SetConfig+0xc4c>
 80077ba:	2b20      	cmp	r3, #32
 80077bc:	f200 8084 	bhi.w	80078c8 <UART_SetConfig+0xc4c>
 80077c0:	a201      	add	r2, pc, #4	; (adr r2, 80077c8 <UART_SetConfig+0xb4c>)
 80077c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077c6:	bf00      	nop
 80077c8:	08007853 	.word	0x08007853
 80077cc:	0800785b 	.word	0x0800785b
 80077d0:	080078c9 	.word	0x080078c9
 80077d4:	080078c9 	.word	0x080078c9
 80077d8:	08007863 	.word	0x08007863
 80077dc:	080078c9 	.word	0x080078c9
 80077e0:	080078c9 	.word	0x080078c9
 80077e4:	080078c9 	.word	0x080078c9
 80077e8:	08007873 	.word	0x08007873
 80077ec:	080078c9 	.word	0x080078c9
 80077f0:	080078c9 	.word	0x080078c9
 80077f4:	080078c9 	.word	0x080078c9
 80077f8:	080078c9 	.word	0x080078c9
 80077fc:	080078c9 	.word	0x080078c9
 8007800:	080078c9 	.word	0x080078c9
 8007804:	080078c9 	.word	0x080078c9
 8007808:	08007883 	.word	0x08007883
 800780c:	080078c9 	.word	0x080078c9
 8007810:	080078c9 	.word	0x080078c9
 8007814:	080078c9 	.word	0x080078c9
 8007818:	080078c9 	.word	0x080078c9
 800781c:	080078c9 	.word	0x080078c9
 8007820:	080078c9 	.word	0x080078c9
 8007824:	080078c9 	.word	0x080078c9
 8007828:	080078c9 	.word	0x080078c9
 800782c:	080078c9 	.word	0x080078c9
 8007830:	080078c9 	.word	0x080078c9
 8007834:	080078c9 	.word	0x080078c9
 8007838:	080078c9 	.word	0x080078c9
 800783c:	080078c9 	.word	0x080078c9
 8007840:	080078c9 	.word	0x080078c9
 8007844:	080078c9 	.word	0x080078c9
 8007848:	080078bb 	.word	0x080078bb
 800784c:	2b40      	cmp	r3, #64	; 0x40
 800784e:	d037      	beq.n	80078c0 <UART_SetConfig+0xc44>
 8007850:	e03a      	b.n	80078c8 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007852:	f7fb fd93 	bl	800337c <HAL_RCC_GetPCLK1Freq>
 8007856:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007858:	e03c      	b.n	80078d4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800785a:	f7fb fda5 	bl	80033a8 <HAL_RCC_GetPCLK2Freq>
 800785e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007860:	e038      	b.n	80078d4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007862:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007866:	4618      	mov	r0, r3
 8007868:	f7fc ff6a 	bl	8004740 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800786c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800786e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007870:	e030      	b.n	80078d4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007872:	f107 0318 	add.w	r3, r7, #24
 8007876:	4618      	mov	r0, r3
 8007878:	f7fd f8b6 	bl	80049e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800787c:	69fb      	ldr	r3, [r7, #28]
 800787e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007880:	e028      	b.n	80078d4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007882:	4b09      	ldr	r3, [pc, #36]	; (80078a8 <UART_SetConfig+0xc2c>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f003 0320 	and.w	r3, r3, #32
 800788a:	2b00      	cmp	r3, #0
 800788c:	d012      	beq.n	80078b4 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800788e:	4b06      	ldr	r3, [pc, #24]	; (80078a8 <UART_SetConfig+0xc2c>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	08db      	lsrs	r3, r3, #3
 8007894:	f003 0303 	and.w	r3, r3, #3
 8007898:	4a04      	ldr	r2, [pc, #16]	; (80078ac <UART_SetConfig+0xc30>)
 800789a:	fa22 f303 	lsr.w	r3, r2, r3
 800789e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80078a0:	e018      	b.n	80078d4 <UART_SetConfig+0xc58>
 80078a2:	bf00      	nop
 80078a4:	0800c1c4 	.word	0x0800c1c4
 80078a8:	58024400 	.word	0x58024400
 80078ac:	03d09000 	.word	0x03d09000
 80078b0:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80078b4:	4b24      	ldr	r3, [pc, #144]	; (8007948 <UART_SetConfig+0xccc>)
 80078b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80078b8:	e00c      	b.n	80078d4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80078ba:	4b24      	ldr	r3, [pc, #144]	; (800794c <UART_SetConfig+0xcd0>)
 80078bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80078be:	e009      	b.n	80078d4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80078c6:	e005      	b.n	80078d4 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80078c8:	2300      	movs	r3, #0
 80078ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80078d2:	bf00      	nop
    }

    if (pclk != 0U)
 80078d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d021      	beq.n	800791e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078de:	4a1c      	ldr	r2, [pc, #112]	; (8007950 <UART_SetConfig+0xcd4>)
 80078e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078e4:	461a      	mov	r2, r3
 80078e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078e8:	fbb3 f2f2 	udiv	r2, r3, r2
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	085b      	lsrs	r3, r3, #1
 80078f2:	441a      	add	r2, r3
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80078fc:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007900:	2b0f      	cmp	r3, #15
 8007902:	d909      	bls.n	8007918 <UART_SetConfig+0xc9c>
 8007904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007906:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800790a:	d205      	bcs.n	8007918 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800790c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800790e:	b29a      	uxth	r2, r3
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	60da      	str	r2, [r3, #12]
 8007916:	e002      	b.n	800791e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	2201      	movs	r2, #1
 8007922:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	2201      	movs	r2, #1
 800792a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	2200      	movs	r2, #0
 8007932:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	2200      	movs	r2, #0
 8007938:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800793a:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800793e:	4618      	mov	r0, r3
 8007940:	3748      	adds	r7, #72	; 0x48
 8007942:	46bd      	mov	sp, r7
 8007944:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007948:	03d09000 	.word	0x03d09000
 800794c:	003d0900 	.word	0x003d0900
 8007950:	0800c1c4 	.word	0x0800c1c4

08007954 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007960:	f003 0301 	and.w	r3, r3, #1
 8007964:	2b00      	cmp	r3, #0
 8007966:	d00a      	beq.n	800797e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	430a      	orrs	r2, r1
 800797c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007982:	f003 0302 	and.w	r3, r3, #2
 8007986:	2b00      	cmp	r3, #0
 8007988:	d00a      	beq.n	80079a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	430a      	orrs	r2, r1
 800799e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079a4:	f003 0304 	and.w	r3, r3, #4
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d00a      	beq.n	80079c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	430a      	orrs	r2, r1
 80079c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079c6:	f003 0308 	and.w	r3, r3, #8
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d00a      	beq.n	80079e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	430a      	orrs	r2, r1
 80079e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e8:	f003 0310 	and.w	r3, r3, #16
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d00a      	beq.n	8007a06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	689b      	ldr	r3, [r3, #8]
 80079f6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	430a      	orrs	r2, r1
 8007a04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a0a:	f003 0320 	and.w	r3, r3, #32
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d00a      	beq.n	8007a28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	430a      	orrs	r2, r1
 8007a26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d01a      	beq.n	8007a6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	430a      	orrs	r2, r1
 8007a48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a52:	d10a      	bne.n	8007a6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	430a      	orrs	r2, r1
 8007a68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d00a      	beq.n	8007a8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	430a      	orrs	r2, r1
 8007a8a:	605a      	str	r2, [r3, #4]
  }
}
 8007a8c:	bf00      	nop
 8007a8e:	370c      	adds	r7, #12
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr

08007a98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b098      	sub	sp, #96	; 0x60
 8007a9c:	af02      	add	r7, sp, #8
 8007a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007aa8:	f7fa f9fe 	bl	8001ea8 <HAL_GetTick>
 8007aac:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f003 0308 	and.w	r3, r3, #8
 8007ab8:	2b08      	cmp	r3, #8
 8007aba:	d12f      	bne.n	8007b1c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007abc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ac0:	9300      	str	r3, [sp, #0]
 8007ac2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 f88e 	bl	8007bec <UART_WaitOnFlagUntilTimeout>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d022      	beq.n	8007b1c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ade:	e853 3f00 	ldrex	r3, [r3]
 8007ae2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007ae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ae6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007aea:	653b      	str	r3, [r7, #80]	; 0x50
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	461a      	mov	r2, r3
 8007af2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007af4:	647b      	str	r3, [r7, #68]	; 0x44
 8007af6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007afa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007afc:	e841 2300 	strex	r3, r2, [r1]
 8007b00:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d1e6      	bne.n	8007ad6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2220      	movs	r2, #32
 8007b0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b18:	2303      	movs	r3, #3
 8007b1a:	e063      	b.n	8007be4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f003 0304 	and.w	r3, r3, #4
 8007b26:	2b04      	cmp	r3, #4
 8007b28:	d149      	bne.n	8007bbe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b2a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b2e:	9300      	str	r3, [sp, #0]
 8007b30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b32:	2200      	movs	r2, #0
 8007b34:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f000 f857 	bl	8007bec <UART_WaitOnFlagUntilTimeout>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d03c      	beq.n	8007bbe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b4c:	e853 3f00 	ldrex	r3, [r3]
 8007b50:	623b      	str	r3, [r7, #32]
   return(result);
 8007b52:	6a3b      	ldr	r3, [r7, #32]
 8007b54:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b58:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	461a      	mov	r2, r3
 8007b60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b62:	633b      	str	r3, [r7, #48]	; 0x30
 8007b64:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b6a:	e841 2300 	strex	r3, r2, [r1]
 8007b6e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d1e6      	bne.n	8007b44 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	3308      	adds	r3, #8
 8007b7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	e853 3f00 	ldrex	r3, [r3]
 8007b84:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f023 0301 	bic.w	r3, r3, #1
 8007b8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	3308      	adds	r3, #8
 8007b94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b96:	61fa      	str	r2, [r7, #28]
 8007b98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b9a:	69b9      	ldr	r1, [r7, #24]
 8007b9c:	69fa      	ldr	r2, [r7, #28]
 8007b9e:	e841 2300 	strex	r3, r2, [r1]
 8007ba2:	617b      	str	r3, [r7, #20]
   return(result);
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d1e5      	bne.n	8007b76 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2220      	movs	r2, #32
 8007bae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007bba:	2303      	movs	r3, #3
 8007bbc:	e012      	b.n	8007be4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2220      	movs	r2, #32
 8007bc2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2220      	movs	r2, #32
 8007bca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007be2:	2300      	movs	r3, #0
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3758      	adds	r7, #88	; 0x58
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	60b9      	str	r1, [r7, #8]
 8007bf6:	603b      	str	r3, [r7, #0]
 8007bf8:	4613      	mov	r3, r2
 8007bfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bfc:	e049      	b.n	8007c92 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bfe:	69bb      	ldr	r3, [r7, #24]
 8007c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c04:	d045      	beq.n	8007c92 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c06:	f7fa f94f 	bl	8001ea8 <HAL_GetTick>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	1ad3      	subs	r3, r2, r3
 8007c10:	69ba      	ldr	r2, [r7, #24]
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d302      	bcc.n	8007c1c <UART_WaitOnFlagUntilTimeout+0x30>
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d101      	bne.n	8007c20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c1c:	2303      	movs	r3, #3
 8007c1e:	e048      	b.n	8007cb2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f003 0304 	and.w	r3, r3, #4
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d031      	beq.n	8007c92 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	69db      	ldr	r3, [r3, #28]
 8007c34:	f003 0308 	and.w	r3, r3, #8
 8007c38:	2b08      	cmp	r3, #8
 8007c3a:	d110      	bne.n	8007c5e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	2208      	movs	r2, #8
 8007c42:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007c44:	68f8      	ldr	r0, [r7, #12]
 8007c46:	f000 f839 	bl	8007cbc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	2208      	movs	r2, #8
 8007c4e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2200      	movs	r2, #0
 8007c56:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	e029      	b.n	8007cb2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	69db      	ldr	r3, [r3, #28]
 8007c64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c6c:	d111      	bne.n	8007c92 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c78:	68f8      	ldr	r0, [r7, #12]
 8007c7a:	f000 f81f 	bl	8007cbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2220      	movs	r2, #32
 8007c82:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8007c8e:	2303      	movs	r3, #3
 8007c90:	e00f      	b.n	8007cb2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	69da      	ldr	r2, [r3, #28]
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	4013      	ands	r3, r2
 8007c9c:	68ba      	ldr	r2, [r7, #8]
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	bf0c      	ite	eq
 8007ca2:	2301      	moveq	r3, #1
 8007ca4:	2300      	movne	r3, #0
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	461a      	mov	r2, r3
 8007caa:	79fb      	ldrb	r3, [r7, #7]
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d0a6      	beq.n	8007bfe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3710      	adds	r7, #16
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
	...

08007cbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b095      	sub	sp, #84	; 0x54
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ccc:	e853 3f00 	ldrex	r3, [r3]
 8007cd0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cd4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007cd8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	461a      	mov	r2, r3
 8007ce0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ce2:	643b      	str	r3, [r7, #64]	; 0x40
 8007ce4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007ce8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007cea:	e841 2300 	strex	r3, r2, [r1]
 8007cee:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d1e6      	bne.n	8007cc4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	3308      	adds	r3, #8
 8007cfc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfe:	6a3b      	ldr	r3, [r7, #32]
 8007d00:	e853 3f00 	ldrex	r3, [r3]
 8007d04:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d06:	69fa      	ldr	r2, [r7, #28]
 8007d08:	4b1e      	ldr	r3, [pc, #120]	; (8007d84 <UART_EndRxTransfer+0xc8>)
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	3308      	adds	r3, #8
 8007d14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d16:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007d18:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007d1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d1e:	e841 2300 	strex	r3, r2, [r1]
 8007d22:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d1e5      	bne.n	8007cf6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d118      	bne.n	8007d64 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	e853 3f00 	ldrex	r3, [r3]
 8007d3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	f023 0310 	bic.w	r3, r3, #16
 8007d46:	647b      	str	r3, [r7, #68]	; 0x44
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	461a      	mov	r2, r3
 8007d4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d50:	61bb      	str	r3, [r7, #24]
 8007d52:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d54:	6979      	ldr	r1, [r7, #20]
 8007d56:	69ba      	ldr	r2, [r7, #24]
 8007d58:	e841 2300 	strex	r3, r2, [r1]
 8007d5c:	613b      	str	r3, [r7, #16]
   return(result);
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d1e6      	bne.n	8007d32 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2220      	movs	r2, #32
 8007d68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2200      	movs	r2, #0
 8007d76:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007d78:	bf00      	nop
 8007d7a:	3754      	adds	r7, #84	; 0x54
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr
 8007d84:	effffffe 	.word	0xeffffffe

08007d88 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b085      	sub	sp, #20
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007d96:	2b01      	cmp	r3, #1
 8007d98:	d101      	bne.n	8007d9e <HAL_UARTEx_DisableFifoMode+0x16>
 8007d9a:	2302      	movs	r3, #2
 8007d9c:	e027      	b.n	8007dee <HAL_UARTEx_DisableFifoMode+0x66>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2201      	movs	r2, #1
 8007da2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2224      	movs	r2, #36	; 0x24
 8007daa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f022 0201 	bic.w	r2, r2, #1
 8007dc4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007dcc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	68fa      	ldr	r2, [r7, #12]
 8007dda:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2220      	movs	r2, #32
 8007de0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2200      	movs	r2, #0
 8007de8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007dec:	2300      	movs	r3, #0
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3714      	adds	r7, #20
 8007df2:	46bd      	mov	sp, r7
 8007df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df8:	4770      	bx	lr

08007dfa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007dfa:	b580      	push	{r7, lr}
 8007dfc:	b084      	sub	sp, #16
 8007dfe:	af00      	add	r7, sp, #0
 8007e00:	6078      	str	r0, [r7, #4]
 8007e02:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007e0a:	2b01      	cmp	r3, #1
 8007e0c:	d101      	bne.n	8007e12 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007e0e:	2302      	movs	r3, #2
 8007e10:	e02d      	b.n	8007e6e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2201      	movs	r2, #1
 8007e16:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2224      	movs	r2, #36	; 0x24
 8007e1e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f022 0201 	bic.w	r2, r2, #1
 8007e38:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	683a      	ldr	r2, [r7, #0]
 8007e4a:	430a      	orrs	r2, r1
 8007e4c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 f850 	bl	8007ef4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	68fa      	ldr	r2, [r7, #12]
 8007e5a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2220      	movs	r2, #32
 8007e60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2200      	movs	r2, #0
 8007e68:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007e6c:	2300      	movs	r3, #0
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3710      	adds	r7, #16
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}

08007e76 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007e76:	b580      	push	{r7, lr}
 8007e78:	b084      	sub	sp, #16
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	6078      	str	r0, [r7, #4]
 8007e7e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007e86:	2b01      	cmp	r3, #1
 8007e88:	d101      	bne.n	8007e8e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007e8a:	2302      	movs	r3, #2
 8007e8c:	e02d      	b.n	8007eea <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2201      	movs	r2, #1
 8007e92:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2224      	movs	r2, #36	; 0x24
 8007e9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f022 0201 	bic.w	r2, r2, #1
 8007eb4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	683a      	ldr	r2, [r7, #0]
 8007ec6:	430a      	orrs	r2, r1
 8007ec8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 f812 	bl	8007ef4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	68fa      	ldr	r2, [r7, #12]
 8007ed6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2220      	movs	r2, #32
 8007edc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3710      	adds	r7, #16
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}
	...

08007ef4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b085      	sub	sp, #20
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d108      	bne.n	8007f16 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2201      	movs	r2, #1
 8007f08:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007f14:	e031      	b.n	8007f7a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007f16:	2310      	movs	r3, #16
 8007f18:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007f1a:	2310      	movs	r3, #16
 8007f1c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	0e5b      	lsrs	r3, r3, #25
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	f003 0307 	and.w	r3, r3, #7
 8007f2c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	0f5b      	lsrs	r3, r3, #29
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	f003 0307 	and.w	r3, r3, #7
 8007f3c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f3e:	7bbb      	ldrb	r3, [r7, #14]
 8007f40:	7b3a      	ldrb	r2, [r7, #12]
 8007f42:	4911      	ldr	r1, [pc, #68]	; (8007f88 <UARTEx_SetNbDataToProcess+0x94>)
 8007f44:	5c8a      	ldrb	r2, [r1, r2]
 8007f46:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007f4a:	7b3a      	ldrb	r2, [r7, #12]
 8007f4c:	490f      	ldr	r1, [pc, #60]	; (8007f8c <UARTEx_SetNbDataToProcess+0x98>)
 8007f4e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f50:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f54:	b29a      	uxth	r2, r3
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f5c:	7bfb      	ldrb	r3, [r7, #15]
 8007f5e:	7b7a      	ldrb	r2, [r7, #13]
 8007f60:	4909      	ldr	r1, [pc, #36]	; (8007f88 <UARTEx_SetNbDataToProcess+0x94>)
 8007f62:	5c8a      	ldrb	r2, [r1, r2]
 8007f64:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007f68:	7b7a      	ldrb	r2, [r7, #13]
 8007f6a:	4908      	ldr	r1, [pc, #32]	; (8007f8c <UARTEx_SetNbDataToProcess+0x98>)
 8007f6c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f6e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f72:	b29a      	uxth	r2, r3
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007f7a:	bf00      	nop
 8007f7c:	3714      	adds	r7, #20
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr
 8007f86:	bf00      	nop
 8007f88:	0800c1dc 	.word	0x0800c1dc
 8007f8c:	0800c1e4 	.word	0x0800c1e4

08007f90 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b085      	sub	sp, #20
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	4603      	mov	r3, r0
 8007f98:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007f9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007fa2:	2b84      	cmp	r3, #132	; 0x84
 8007fa4:	d005      	beq.n	8007fb2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007fa6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	4413      	add	r3, r2
 8007fae:	3303      	adds	r3, #3
 8007fb0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3714      	adds	r7, #20
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbe:	4770      	bx	lr

08007fc0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007fc4:	f000 faf6 	bl	80085b4 <vTaskStartScheduler>
  
  return osOK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	bd80      	pop	{r7, pc}

08007fce <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007fce:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fd0:	b089      	sub	sp, #36	; 0x24
 8007fd2:	af04      	add	r7, sp, #16
 8007fd4:	6078      	str	r0, [r7, #4]
 8007fd6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	695b      	ldr	r3, [r3, #20]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d020      	beq.n	8008022 <osThreadCreate+0x54>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	699b      	ldr	r3, [r3, #24]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d01c      	beq.n	8008022 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	685c      	ldr	r4, [r3, #4]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	691e      	ldr	r6, [r3, #16]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	f7ff ffc8 	bl	8007f90 <makeFreeRtosPriority>
 8008000:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	695b      	ldr	r3, [r3, #20]
 8008006:	687a      	ldr	r2, [r7, #4]
 8008008:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800800a:	9202      	str	r2, [sp, #8]
 800800c:	9301      	str	r3, [sp, #4]
 800800e:	9100      	str	r1, [sp, #0]
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	4632      	mov	r2, r6
 8008014:	4629      	mov	r1, r5
 8008016:	4620      	mov	r0, r4
 8008018:	f000 f8ed 	bl	80081f6 <xTaskCreateStatic>
 800801c:	4603      	mov	r3, r0
 800801e:	60fb      	str	r3, [r7, #12]
 8008020:	e01c      	b.n	800805c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	685c      	ldr	r4, [r3, #4]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800802e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008036:	4618      	mov	r0, r3
 8008038:	f7ff ffaa 	bl	8007f90 <makeFreeRtosPriority>
 800803c:	4602      	mov	r2, r0
 800803e:	f107 030c 	add.w	r3, r7, #12
 8008042:	9301      	str	r3, [sp, #4]
 8008044:	9200      	str	r2, [sp, #0]
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	4632      	mov	r2, r6
 800804a:	4629      	mov	r1, r5
 800804c:	4620      	mov	r0, r4
 800804e:	f000 f92f 	bl	80082b0 <xTaskCreate>
 8008052:	4603      	mov	r3, r0
 8008054:	2b01      	cmp	r3, #1
 8008056:	d001      	beq.n	800805c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008058:	2300      	movs	r3, #0
 800805a:	e000      	b.n	800805e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800805c:	68fb      	ldr	r3, [r7, #12]
}
 800805e:	4618      	mov	r0, r3
 8008060:	3714      	adds	r7, #20
 8008062:	46bd      	mov	sp, r7
 8008064:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008066 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008066:	b580      	push	{r7, lr}
 8008068:	b084      	sub	sp, #16
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d001      	beq.n	800807c <osDelay+0x16>
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	e000      	b.n	800807e <osDelay+0x18>
 800807c:	2301      	movs	r3, #1
 800807e:	4618      	mov	r0, r3
 8008080:	f000 fa64 	bl	800854c <vTaskDelay>
  
  return osOK;
 8008084:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008086:	4618      	mov	r0, r3
 8008088:	3710      	adds	r7, #16
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}

0800808e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800808e:	b480      	push	{r7}
 8008090:	b083      	sub	sp, #12
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	f103 0208 	add.w	r2, r3, #8
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f04f 32ff 	mov.w	r2, #4294967295
 80080a6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f103 0208 	add.w	r2, r3, #8
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f103 0208 	add.w	r2, r3, #8
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2200      	movs	r2, #0
 80080c0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80080c2:	bf00      	nop
 80080c4:	370c      	adds	r7, #12
 80080c6:	46bd      	mov	sp, r7
 80080c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080cc:	4770      	bx	lr

080080ce <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80080ce:	b480      	push	{r7}
 80080d0:	b083      	sub	sp, #12
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80080dc:	bf00      	nop
 80080de:	370c      	adds	r7, #12
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80080e8:	b480      	push	{r7}
 80080ea:	b085      	sub	sp, #20
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	68fa      	ldr	r2, [r7, #12]
 80080fc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	689a      	ldr	r2, [r3, #8]
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	689b      	ldr	r3, [r3, #8]
 800810a:	683a      	ldr	r2, [r7, #0]
 800810c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	683a      	ldr	r2, [r7, #0]
 8008112:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	1c5a      	adds	r2, r3, #1
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	601a      	str	r2, [r3, #0]
}
 8008124:	bf00      	nop
 8008126:	3714      	adds	r7, #20
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr

08008130 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008130:	b480      	push	{r7}
 8008132:	b085      	sub	sp, #20
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008146:	d103      	bne.n	8008150 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	691b      	ldr	r3, [r3, #16]
 800814c:	60fb      	str	r3, [r7, #12]
 800814e:	e00c      	b.n	800816a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	3308      	adds	r3, #8
 8008154:	60fb      	str	r3, [r7, #12]
 8008156:	e002      	b.n	800815e <vListInsert+0x2e>
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	685b      	ldr	r3, [r3, #4]
 800815c:	60fb      	str	r3, [r7, #12]
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	68ba      	ldr	r2, [r7, #8]
 8008166:	429a      	cmp	r2, r3
 8008168:	d2f6      	bcs.n	8008158 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	685a      	ldr	r2, [r3, #4]
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	683a      	ldr	r2, [r7, #0]
 8008178:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	68fa      	ldr	r2, [r7, #12]
 800817e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	683a      	ldr	r2, [r7, #0]
 8008184:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	687a      	ldr	r2, [r7, #4]
 800818a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	1c5a      	adds	r2, r3, #1
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	601a      	str	r2, [r3, #0]
}
 8008196:	bf00      	nop
 8008198:	3714      	adds	r7, #20
 800819a:	46bd      	mov	sp, r7
 800819c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a0:	4770      	bx	lr

080081a2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80081a2:	b480      	push	{r7}
 80081a4:	b085      	sub	sp, #20
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	691b      	ldr	r3, [r3, #16]
 80081ae:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	6892      	ldr	r2, [r2, #8]
 80081b8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	6852      	ldr	r2, [r2, #4]
 80081c2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	429a      	cmp	r2, r3
 80081cc:	d103      	bne.n	80081d6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	689a      	ldr	r2, [r3, #8]
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2200      	movs	r2, #0
 80081da:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	1e5a      	subs	r2, r3, #1
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3714      	adds	r7, #20
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr

080081f6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b08e      	sub	sp, #56	; 0x38
 80081fa:	af04      	add	r7, sp, #16
 80081fc:	60f8      	str	r0, [r7, #12]
 80081fe:	60b9      	str	r1, [r7, #8]
 8008200:	607a      	str	r2, [r7, #4]
 8008202:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008204:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008206:	2b00      	cmp	r3, #0
 8008208:	d10a      	bne.n	8008220 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800820a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800820e:	f383 8811 	msr	BASEPRI, r3
 8008212:	f3bf 8f6f 	isb	sy
 8008216:	f3bf 8f4f 	dsb	sy
 800821a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800821c:	bf00      	nop
 800821e:	e7fe      	b.n	800821e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008222:	2b00      	cmp	r3, #0
 8008224:	d10a      	bne.n	800823c <xTaskCreateStatic+0x46>
	__asm volatile
 8008226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800822a:	f383 8811 	msr	BASEPRI, r3
 800822e:	f3bf 8f6f 	isb	sy
 8008232:	f3bf 8f4f 	dsb	sy
 8008236:	61fb      	str	r3, [r7, #28]
}
 8008238:	bf00      	nop
 800823a:	e7fe      	b.n	800823a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800823c:	23a0      	movs	r3, #160	; 0xa0
 800823e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	2ba0      	cmp	r3, #160	; 0xa0
 8008244:	d00a      	beq.n	800825c <xTaskCreateStatic+0x66>
	__asm volatile
 8008246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800824a:	f383 8811 	msr	BASEPRI, r3
 800824e:	f3bf 8f6f 	isb	sy
 8008252:	f3bf 8f4f 	dsb	sy
 8008256:	61bb      	str	r3, [r7, #24]
}
 8008258:	bf00      	nop
 800825a:	e7fe      	b.n	800825a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800825c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800825e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008260:	2b00      	cmp	r3, #0
 8008262:	d01e      	beq.n	80082a2 <xTaskCreateStatic+0xac>
 8008264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008266:	2b00      	cmp	r3, #0
 8008268:	d01b      	beq.n	80082a2 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800826a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800826c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800826e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008270:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008272:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008276:	2202      	movs	r2, #2
 8008278:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800827c:	2300      	movs	r3, #0
 800827e:	9303      	str	r3, [sp, #12]
 8008280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008282:	9302      	str	r3, [sp, #8]
 8008284:	f107 0314 	add.w	r3, r7, #20
 8008288:	9301      	str	r3, [sp, #4]
 800828a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800828c:	9300      	str	r3, [sp, #0]
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	68b9      	ldr	r1, [r7, #8]
 8008294:	68f8      	ldr	r0, [r7, #12]
 8008296:	f000 f851 	bl	800833c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800829a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800829c:	f000 f8ec 	bl	8008478 <prvAddNewTaskToReadyList>
 80082a0:	e001      	b.n	80082a6 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80082a2:	2300      	movs	r3, #0
 80082a4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80082a6:	697b      	ldr	r3, [r7, #20]
	}
 80082a8:	4618      	mov	r0, r3
 80082aa:	3728      	adds	r7, #40	; 0x28
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}

080082b0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b08c      	sub	sp, #48	; 0x30
 80082b4:	af04      	add	r7, sp, #16
 80082b6:	60f8      	str	r0, [r7, #12]
 80082b8:	60b9      	str	r1, [r7, #8]
 80082ba:	603b      	str	r3, [r7, #0]
 80082bc:	4613      	mov	r3, r2
 80082be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80082c0:	88fb      	ldrh	r3, [r7, #6]
 80082c2:	009b      	lsls	r3, r3, #2
 80082c4:	4618      	mov	r0, r3
 80082c6:	f000 ff0f 	bl	80090e8 <pvPortMalloc>
 80082ca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80082cc:	697b      	ldr	r3, [r7, #20]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d00e      	beq.n	80082f0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80082d2:	20a0      	movs	r0, #160	; 0xa0
 80082d4:	f000 ff08 	bl	80090e8 <pvPortMalloc>
 80082d8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80082da:	69fb      	ldr	r3, [r7, #28]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d003      	beq.n	80082e8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80082e0:	69fb      	ldr	r3, [r7, #28]
 80082e2:	697a      	ldr	r2, [r7, #20]
 80082e4:	631a      	str	r2, [r3, #48]	; 0x30
 80082e6:	e005      	b.n	80082f4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80082e8:	6978      	ldr	r0, [r7, #20]
 80082ea:	f000 ffc9 	bl	8009280 <vPortFree>
 80082ee:	e001      	b.n	80082f4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80082f0:	2300      	movs	r3, #0
 80082f2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80082f4:	69fb      	ldr	r3, [r7, #28]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d017      	beq.n	800832a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80082fa:	69fb      	ldr	r3, [r7, #28]
 80082fc:	2200      	movs	r2, #0
 80082fe:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008302:	88fa      	ldrh	r2, [r7, #6]
 8008304:	2300      	movs	r3, #0
 8008306:	9303      	str	r3, [sp, #12]
 8008308:	69fb      	ldr	r3, [r7, #28]
 800830a:	9302      	str	r3, [sp, #8]
 800830c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800830e:	9301      	str	r3, [sp, #4]
 8008310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008312:	9300      	str	r3, [sp, #0]
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	68b9      	ldr	r1, [r7, #8]
 8008318:	68f8      	ldr	r0, [r7, #12]
 800831a:	f000 f80f 	bl	800833c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800831e:	69f8      	ldr	r0, [r7, #28]
 8008320:	f000 f8aa 	bl	8008478 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008324:	2301      	movs	r3, #1
 8008326:	61bb      	str	r3, [r7, #24]
 8008328:	e002      	b.n	8008330 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800832a:	f04f 33ff 	mov.w	r3, #4294967295
 800832e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008330:	69bb      	ldr	r3, [r7, #24]
	}
 8008332:	4618      	mov	r0, r3
 8008334:	3720      	adds	r7, #32
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}
	...

0800833c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b088      	sub	sp, #32
 8008340:	af00      	add	r7, sp, #0
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	607a      	str	r2, [r7, #4]
 8008348:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800834a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800834c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800834e:	6879      	ldr	r1, [r7, #4]
 8008350:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8008354:	440b      	add	r3, r1
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	4413      	add	r3, r2
 800835a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800835c:	69bb      	ldr	r3, [r7, #24]
 800835e:	f023 0307 	bic.w	r3, r3, #7
 8008362:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008364:	69bb      	ldr	r3, [r7, #24]
 8008366:	f003 0307 	and.w	r3, r3, #7
 800836a:	2b00      	cmp	r3, #0
 800836c:	d00a      	beq.n	8008384 <prvInitialiseNewTask+0x48>
	__asm volatile
 800836e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008372:	f383 8811 	msr	BASEPRI, r3
 8008376:	f3bf 8f6f 	isb	sy
 800837a:	f3bf 8f4f 	dsb	sy
 800837e:	617b      	str	r3, [r7, #20]
}
 8008380:	bf00      	nop
 8008382:	e7fe      	b.n	8008382 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d01f      	beq.n	80083ca <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800838a:	2300      	movs	r3, #0
 800838c:	61fb      	str	r3, [r7, #28]
 800838e:	e012      	b.n	80083b6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008390:	68ba      	ldr	r2, [r7, #8]
 8008392:	69fb      	ldr	r3, [r7, #28]
 8008394:	4413      	add	r3, r2
 8008396:	7819      	ldrb	r1, [r3, #0]
 8008398:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800839a:	69fb      	ldr	r3, [r7, #28]
 800839c:	4413      	add	r3, r2
 800839e:	3334      	adds	r3, #52	; 0x34
 80083a0:	460a      	mov	r2, r1
 80083a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80083a4:	68ba      	ldr	r2, [r7, #8]
 80083a6:	69fb      	ldr	r3, [r7, #28]
 80083a8:	4413      	add	r3, r2
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d006      	beq.n	80083be <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80083b0:	69fb      	ldr	r3, [r7, #28]
 80083b2:	3301      	adds	r3, #1
 80083b4:	61fb      	str	r3, [r7, #28]
 80083b6:	69fb      	ldr	r3, [r7, #28]
 80083b8:	2b0f      	cmp	r3, #15
 80083ba:	d9e9      	bls.n	8008390 <prvInitialiseNewTask+0x54>
 80083bc:	e000      	b.n	80083c0 <prvInitialiseNewTask+0x84>
			{
				break;
 80083be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80083c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083c2:	2200      	movs	r2, #0
 80083c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80083c8:	e003      	b.n	80083d2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80083ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083cc:	2200      	movs	r2, #0
 80083ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80083d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083d4:	2b06      	cmp	r3, #6
 80083d6:	d901      	bls.n	80083dc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80083d8:	2306      	movs	r3, #6
 80083da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80083dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80083e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80083e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80083e6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80083e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083ea:	2200      	movs	r2, #0
 80083ec:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80083ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083f0:	3304      	adds	r3, #4
 80083f2:	4618      	mov	r0, r3
 80083f4:	f7ff fe6b 	bl	80080ce <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80083f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083fa:	3318      	adds	r3, #24
 80083fc:	4618      	mov	r0, r3
 80083fe:	f7ff fe66 	bl	80080ce <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008404:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008406:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800840a:	f1c3 0207 	rsb	r2, r3, #7
 800840e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008410:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008414:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008416:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800841a:	2200      	movs	r2, #0
 800841c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008422:	2200      	movs	r2, #0
 8008424:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800842a:	334c      	adds	r3, #76	; 0x4c
 800842c:	224c      	movs	r2, #76	; 0x4c
 800842e:	2100      	movs	r1, #0
 8008430:	4618      	mov	r0, r3
 8008432:	f001 fda4 	bl	8009f7e <memset>
 8008436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008438:	4a0c      	ldr	r2, [pc, #48]	; (800846c <prvInitialiseNewTask+0x130>)
 800843a:	651a      	str	r2, [r3, #80]	; 0x50
 800843c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800843e:	4a0c      	ldr	r2, [pc, #48]	; (8008470 <prvInitialiseNewTask+0x134>)
 8008440:	655a      	str	r2, [r3, #84]	; 0x54
 8008442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008444:	4a0b      	ldr	r2, [pc, #44]	; (8008474 <prvInitialiseNewTask+0x138>)
 8008446:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008448:	683a      	ldr	r2, [r7, #0]
 800844a:	68f9      	ldr	r1, [r7, #12]
 800844c:	69b8      	ldr	r0, [r7, #24]
 800844e:	f000 fc3d 	bl	8008ccc <pxPortInitialiseStack>
 8008452:	4602      	mov	r2, r0
 8008454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008456:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800845a:	2b00      	cmp	r3, #0
 800845c:	d002      	beq.n	8008464 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800845e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008460:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008462:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008464:	bf00      	nop
 8008466:	3720      	adds	r7, #32
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}
 800846c:	240043cc 	.word	0x240043cc
 8008470:	24004434 	.word	0x24004434
 8008474:	2400449c 	.word	0x2400449c

08008478 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b082      	sub	sp, #8
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008480:	f000 fd50 	bl	8008f24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008484:	4b2a      	ldr	r3, [pc, #168]	; (8008530 <prvAddNewTaskToReadyList+0xb8>)
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	3301      	adds	r3, #1
 800848a:	4a29      	ldr	r2, [pc, #164]	; (8008530 <prvAddNewTaskToReadyList+0xb8>)
 800848c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800848e:	4b29      	ldr	r3, [pc, #164]	; (8008534 <prvAddNewTaskToReadyList+0xbc>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d109      	bne.n	80084aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008496:	4a27      	ldr	r2, [pc, #156]	; (8008534 <prvAddNewTaskToReadyList+0xbc>)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800849c:	4b24      	ldr	r3, [pc, #144]	; (8008530 <prvAddNewTaskToReadyList+0xb8>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	d110      	bne.n	80084c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80084a4:	f000 facc 	bl	8008a40 <prvInitialiseTaskLists>
 80084a8:	e00d      	b.n	80084c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80084aa:	4b23      	ldr	r3, [pc, #140]	; (8008538 <prvAddNewTaskToReadyList+0xc0>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d109      	bne.n	80084c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80084b2:	4b20      	ldr	r3, [pc, #128]	; (8008534 <prvAddNewTaskToReadyList+0xbc>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084bc:	429a      	cmp	r2, r3
 80084be:	d802      	bhi.n	80084c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80084c0:	4a1c      	ldr	r2, [pc, #112]	; (8008534 <prvAddNewTaskToReadyList+0xbc>)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80084c6:	4b1d      	ldr	r3, [pc, #116]	; (800853c <prvAddNewTaskToReadyList+0xc4>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	3301      	adds	r3, #1
 80084cc:	4a1b      	ldr	r2, [pc, #108]	; (800853c <prvAddNewTaskToReadyList+0xc4>)
 80084ce:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084d4:	2201      	movs	r2, #1
 80084d6:	409a      	lsls	r2, r3
 80084d8:	4b19      	ldr	r3, [pc, #100]	; (8008540 <prvAddNewTaskToReadyList+0xc8>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4313      	orrs	r3, r2
 80084de:	4a18      	ldr	r2, [pc, #96]	; (8008540 <prvAddNewTaskToReadyList+0xc8>)
 80084e0:	6013      	str	r3, [r2, #0]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084e6:	4613      	mov	r3, r2
 80084e8:	009b      	lsls	r3, r3, #2
 80084ea:	4413      	add	r3, r2
 80084ec:	009b      	lsls	r3, r3, #2
 80084ee:	4a15      	ldr	r2, [pc, #84]	; (8008544 <prvAddNewTaskToReadyList+0xcc>)
 80084f0:	441a      	add	r2, r3
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	3304      	adds	r3, #4
 80084f6:	4619      	mov	r1, r3
 80084f8:	4610      	mov	r0, r2
 80084fa:	f7ff fdf5 	bl	80080e8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80084fe:	f000 fd41 	bl	8008f84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008502:	4b0d      	ldr	r3, [pc, #52]	; (8008538 <prvAddNewTaskToReadyList+0xc0>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d00e      	beq.n	8008528 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800850a:	4b0a      	ldr	r3, [pc, #40]	; (8008534 <prvAddNewTaskToReadyList+0xbc>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008514:	429a      	cmp	r2, r3
 8008516:	d207      	bcs.n	8008528 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008518:	4b0b      	ldr	r3, [pc, #44]	; (8008548 <prvAddNewTaskToReadyList+0xd0>)
 800851a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800851e:	601a      	str	r2, [r3, #0]
 8008520:	f3bf 8f4f 	dsb	sy
 8008524:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008528:	bf00      	nop
 800852a:	3708      	adds	r7, #8
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}
 8008530:	24000778 	.word	0x24000778
 8008534:	24000678 	.word	0x24000678
 8008538:	24000784 	.word	0x24000784
 800853c:	24000794 	.word	0x24000794
 8008540:	24000780 	.word	0x24000780
 8008544:	2400067c 	.word	0x2400067c
 8008548:	e000ed04 	.word	0xe000ed04

0800854c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008554:	2300      	movs	r3, #0
 8008556:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d017      	beq.n	800858e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800855e:	4b13      	ldr	r3, [pc, #76]	; (80085ac <vTaskDelay+0x60>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00a      	beq.n	800857c <vTaskDelay+0x30>
	__asm volatile
 8008566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800856a:	f383 8811 	msr	BASEPRI, r3
 800856e:	f3bf 8f6f 	isb	sy
 8008572:	f3bf 8f4f 	dsb	sy
 8008576:	60bb      	str	r3, [r7, #8]
}
 8008578:	bf00      	nop
 800857a:	e7fe      	b.n	800857a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800857c:	f000 f884 	bl	8008688 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008580:	2100      	movs	r1, #0
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f000 fb3c 	bl	8008c00 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008588:	f000 f88c 	bl	80086a4 <xTaskResumeAll>
 800858c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d107      	bne.n	80085a4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008594:	4b06      	ldr	r3, [pc, #24]	; (80085b0 <vTaskDelay+0x64>)
 8008596:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800859a:	601a      	str	r2, [r3, #0]
 800859c:	f3bf 8f4f 	dsb	sy
 80085a0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80085a4:	bf00      	nop
 80085a6:	3710      	adds	r7, #16
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}
 80085ac:	240007a0 	.word	0x240007a0
 80085b0:	e000ed04 	.word	0xe000ed04

080085b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b08a      	sub	sp, #40	; 0x28
 80085b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80085ba:	2300      	movs	r3, #0
 80085bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80085be:	2300      	movs	r3, #0
 80085c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80085c2:	463a      	mov	r2, r7
 80085c4:	1d39      	adds	r1, r7, #4
 80085c6:	f107 0308 	add.w	r3, r7, #8
 80085ca:	4618      	mov	r0, r3
 80085cc:	f7f8 f876 	bl	80006bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80085d0:	6839      	ldr	r1, [r7, #0]
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	68ba      	ldr	r2, [r7, #8]
 80085d6:	9202      	str	r2, [sp, #8]
 80085d8:	9301      	str	r3, [sp, #4]
 80085da:	2300      	movs	r3, #0
 80085dc:	9300      	str	r3, [sp, #0]
 80085de:	2300      	movs	r3, #0
 80085e0:	460a      	mov	r2, r1
 80085e2:	4921      	ldr	r1, [pc, #132]	; (8008668 <vTaskStartScheduler+0xb4>)
 80085e4:	4821      	ldr	r0, [pc, #132]	; (800866c <vTaskStartScheduler+0xb8>)
 80085e6:	f7ff fe06 	bl	80081f6 <xTaskCreateStatic>
 80085ea:	4603      	mov	r3, r0
 80085ec:	4a20      	ldr	r2, [pc, #128]	; (8008670 <vTaskStartScheduler+0xbc>)
 80085ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80085f0:	4b1f      	ldr	r3, [pc, #124]	; (8008670 <vTaskStartScheduler+0xbc>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d002      	beq.n	80085fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80085f8:	2301      	movs	r3, #1
 80085fa:	617b      	str	r3, [r7, #20]
 80085fc:	e001      	b.n	8008602 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80085fe:	2300      	movs	r3, #0
 8008600:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	2b01      	cmp	r3, #1
 8008606:	d11b      	bne.n	8008640 <vTaskStartScheduler+0x8c>
	__asm volatile
 8008608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800860c:	f383 8811 	msr	BASEPRI, r3
 8008610:	f3bf 8f6f 	isb	sy
 8008614:	f3bf 8f4f 	dsb	sy
 8008618:	613b      	str	r3, [r7, #16]
}
 800861a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800861c:	4b15      	ldr	r3, [pc, #84]	; (8008674 <vTaskStartScheduler+0xc0>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	334c      	adds	r3, #76	; 0x4c
 8008622:	4a15      	ldr	r2, [pc, #84]	; (8008678 <vTaskStartScheduler+0xc4>)
 8008624:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008626:	4b15      	ldr	r3, [pc, #84]	; (800867c <vTaskStartScheduler+0xc8>)
 8008628:	f04f 32ff 	mov.w	r2, #4294967295
 800862c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800862e:	4b14      	ldr	r3, [pc, #80]	; (8008680 <vTaskStartScheduler+0xcc>)
 8008630:	2201      	movs	r2, #1
 8008632:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008634:	4b13      	ldr	r3, [pc, #76]	; (8008684 <vTaskStartScheduler+0xd0>)
 8008636:	2200      	movs	r2, #0
 8008638:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800863a:	f000 fbd1 	bl	8008de0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800863e:	e00e      	b.n	800865e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008646:	d10a      	bne.n	800865e <vTaskStartScheduler+0xaa>
	__asm volatile
 8008648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800864c:	f383 8811 	msr	BASEPRI, r3
 8008650:	f3bf 8f6f 	isb	sy
 8008654:	f3bf 8f4f 	dsb	sy
 8008658:	60fb      	str	r3, [r7, #12]
}
 800865a:	bf00      	nop
 800865c:	e7fe      	b.n	800865c <vTaskStartScheduler+0xa8>
}
 800865e:	bf00      	nop
 8008660:	3718      	adds	r7, #24
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}
 8008666:	bf00      	nop
 8008668:	0800c1ac 	.word	0x0800c1ac
 800866c:	08008a11 	.word	0x08008a11
 8008670:	2400079c 	.word	0x2400079c
 8008674:	24000678 	.word	0x24000678
 8008678:	2400006c 	.word	0x2400006c
 800867c:	24000798 	.word	0x24000798
 8008680:	24000784 	.word	0x24000784
 8008684:	2400077c 	.word	0x2400077c

08008688 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008688:	b480      	push	{r7}
 800868a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800868c:	4b04      	ldr	r3, [pc, #16]	; (80086a0 <vTaskSuspendAll+0x18>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	3301      	adds	r3, #1
 8008692:	4a03      	ldr	r2, [pc, #12]	; (80086a0 <vTaskSuspendAll+0x18>)
 8008694:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008696:	bf00      	nop
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr
 80086a0:	240007a0 	.word	0x240007a0

080086a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b084      	sub	sp, #16
 80086a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80086aa:	2300      	movs	r3, #0
 80086ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80086ae:	2300      	movs	r3, #0
 80086b0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80086b2:	4b41      	ldr	r3, [pc, #260]	; (80087b8 <xTaskResumeAll+0x114>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d10a      	bne.n	80086d0 <xTaskResumeAll+0x2c>
	__asm volatile
 80086ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086be:	f383 8811 	msr	BASEPRI, r3
 80086c2:	f3bf 8f6f 	isb	sy
 80086c6:	f3bf 8f4f 	dsb	sy
 80086ca:	603b      	str	r3, [r7, #0]
}
 80086cc:	bf00      	nop
 80086ce:	e7fe      	b.n	80086ce <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80086d0:	f000 fc28 	bl	8008f24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80086d4:	4b38      	ldr	r3, [pc, #224]	; (80087b8 <xTaskResumeAll+0x114>)
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	3b01      	subs	r3, #1
 80086da:	4a37      	ldr	r2, [pc, #220]	; (80087b8 <xTaskResumeAll+0x114>)
 80086dc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086de:	4b36      	ldr	r3, [pc, #216]	; (80087b8 <xTaskResumeAll+0x114>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d161      	bne.n	80087aa <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80086e6:	4b35      	ldr	r3, [pc, #212]	; (80087bc <xTaskResumeAll+0x118>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d05d      	beq.n	80087aa <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80086ee:	e02e      	b.n	800874e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086f0:	4b33      	ldr	r3, [pc, #204]	; (80087c0 <xTaskResumeAll+0x11c>)
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	68db      	ldr	r3, [r3, #12]
 80086f6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	3318      	adds	r3, #24
 80086fc:	4618      	mov	r0, r3
 80086fe:	f7ff fd50 	bl	80081a2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	3304      	adds	r3, #4
 8008706:	4618      	mov	r0, r3
 8008708:	f7ff fd4b 	bl	80081a2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008710:	2201      	movs	r2, #1
 8008712:	409a      	lsls	r2, r3
 8008714:	4b2b      	ldr	r3, [pc, #172]	; (80087c4 <xTaskResumeAll+0x120>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4313      	orrs	r3, r2
 800871a:	4a2a      	ldr	r2, [pc, #168]	; (80087c4 <xTaskResumeAll+0x120>)
 800871c:	6013      	str	r3, [r2, #0]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008722:	4613      	mov	r3, r2
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	4413      	add	r3, r2
 8008728:	009b      	lsls	r3, r3, #2
 800872a:	4a27      	ldr	r2, [pc, #156]	; (80087c8 <xTaskResumeAll+0x124>)
 800872c:	441a      	add	r2, r3
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	3304      	adds	r3, #4
 8008732:	4619      	mov	r1, r3
 8008734:	4610      	mov	r0, r2
 8008736:	f7ff fcd7 	bl	80080e8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800873e:	4b23      	ldr	r3, [pc, #140]	; (80087cc <xTaskResumeAll+0x128>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008744:	429a      	cmp	r2, r3
 8008746:	d302      	bcc.n	800874e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8008748:	4b21      	ldr	r3, [pc, #132]	; (80087d0 <xTaskResumeAll+0x12c>)
 800874a:	2201      	movs	r2, #1
 800874c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800874e:	4b1c      	ldr	r3, [pc, #112]	; (80087c0 <xTaskResumeAll+0x11c>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d1cc      	bne.n	80086f0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d001      	beq.n	8008760 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800875c:	f000 fa12 	bl	8008b84 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008760:	4b1c      	ldr	r3, [pc, #112]	; (80087d4 <xTaskResumeAll+0x130>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d010      	beq.n	800878e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800876c:	f000 f836 	bl	80087dc <xTaskIncrementTick>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d002      	beq.n	800877c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8008776:	4b16      	ldr	r3, [pc, #88]	; (80087d0 <xTaskResumeAll+0x12c>)
 8008778:	2201      	movs	r2, #1
 800877a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	3b01      	subs	r3, #1
 8008780:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d1f1      	bne.n	800876c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8008788:	4b12      	ldr	r3, [pc, #72]	; (80087d4 <xTaskResumeAll+0x130>)
 800878a:	2200      	movs	r2, #0
 800878c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800878e:	4b10      	ldr	r3, [pc, #64]	; (80087d0 <xTaskResumeAll+0x12c>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d009      	beq.n	80087aa <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008796:	2301      	movs	r3, #1
 8008798:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800879a:	4b0f      	ldr	r3, [pc, #60]	; (80087d8 <xTaskResumeAll+0x134>)
 800879c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087a0:	601a      	str	r2, [r3, #0]
 80087a2:	f3bf 8f4f 	dsb	sy
 80087a6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80087aa:	f000 fbeb 	bl	8008f84 <vPortExitCritical>

	return xAlreadyYielded;
 80087ae:	68bb      	ldr	r3, [r7, #8]
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3710      	adds	r7, #16
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}
 80087b8:	240007a0 	.word	0x240007a0
 80087bc:	24000778 	.word	0x24000778
 80087c0:	24000738 	.word	0x24000738
 80087c4:	24000780 	.word	0x24000780
 80087c8:	2400067c 	.word	0x2400067c
 80087cc:	24000678 	.word	0x24000678
 80087d0:	2400078c 	.word	0x2400078c
 80087d4:	24000788 	.word	0x24000788
 80087d8:	e000ed04 	.word	0xe000ed04

080087dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b086      	sub	sp, #24
 80087e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80087e2:	2300      	movs	r3, #0
 80087e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087e6:	4b4e      	ldr	r3, [pc, #312]	; (8008920 <xTaskIncrementTick+0x144>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	f040 808e 	bne.w	800890c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80087f0:	4b4c      	ldr	r3, [pc, #304]	; (8008924 <xTaskIncrementTick+0x148>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	3301      	adds	r3, #1
 80087f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80087f8:	4a4a      	ldr	r2, [pc, #296]	; (8008924 <xTaskIncrementTick+0x148>)
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d120      	bne.n	8008846 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008804:	4b48      	ldr	r3, [pc, #288]	; (8008928 <xTaskIncrementTick+0x14c>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d00a      	beq.n	8008824 <xTaskIncrementTick+0x48>
	__asm volatile
 800880e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008812:	f383 8811 	msr	BASEPRI, r3
 8008816:	f3bf 8f6f 	isb	sy
 800881a:	f3bf 8f4f 	dsb	sy
 800881e:	603b      	str	r3, [r7, #0]
}
 8008820:	bf00      	nop
 8008822:	e7fe      	b.n	8008822 <xTaskIncrementTick+0x46>
 8008824:	4b40      	ldr	r3, [pc, #256]	; (8008928 <xTaskIncrementTick+0x14c>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	60fb      	str	r3, [r7, #12]
 800882a:	4b40      	ldr	r3, [pc, #256]	; (800892c <xTaskIncrementTick+0x150>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a3e      	ldr	r2, [pc, #248]	; (8008928 <xTaskIncrementTick+0x14c>)
 8008830:	6013      	str	r3, [r2, #0]
 8008832:	4a3e      	ldr	r2, [pc, #248]	; (800892c <xTaskIncrementTick+0x150>)
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	6013      	str	r3, [r2, #0]
 8008838:	4b3d      	ldr	r3, [pc, #244]	; (8008930 <xTaskIncrementTick+0x154>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	3301      	adds	r3, #1
 800883e:	4a3c      	ldr	r2, [pc, #240]	; (8008930 <xTaskIncrementTick+0x154>)
 8008840:	6013      	str	r3, [r2, #0]
 8008842:	f000 f99f 	bl	8008b84 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008846:	4b3b      	ldr	r3, [pc, #236]	; (8008934 <xTaskIncrementTick+0x158>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	693a      	ldr	r2, [r7, #16]
 800884c:	429a      	cmp	r2, r3
 800884e:	d348      	bcc.n	80088e2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008850:	4b35      	ldr	r3, [pc, #212]	; (8008928 <xTaskIncrementTick+0x14c>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d104      	bne.n	8008864 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800885a:	4b36      	ldr	r3, [pc, #216]	; (8008934 <xTaskIncrementTick+0x158>)
 800885c:	f04f 32ff 	mov.w	r2, #4294967295
 8008860:	601a      	str	r2, [r3, #0]
					break;
 8008862:	e03e      	b.n	80088e2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008864:	4b30      	ldr	r3, [pc, #192]	; (8008928 <xTaskIncrementTick+0x14c>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	68db      	ldr	r3, [r3, #12]
 800886c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008874:	693a      	ldr	r2, [r7, #16]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	429a      	cmp	r2, r3
 800887a:	d203      	bcs.n	8008884 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800887c:	4a2d      	ldr	r2, [pc, #180]	; (8008934 <xTaskIncrementTick+0x158>)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008882:	e02e      	b.n	80088e2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	3304      	adds	r3, #4
 8008888:	4618      	mov	r0, r3
 800888a:	f7ff fc8a 	bl	80081a2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008892:	2b00      	cmp	r3, #0
 8008894:	d004      	beq.n	80088a0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	3318      	adds	r3, #24
 800889a:	4618      	mov	r0, r3
 800889c:	f7ff fc81 	bl	80081a2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088a4:	2201      	movs	r2, #1
 80088a6:	409a      	lsls	r2, r3
 80088a8:	4b23      	ldr	r3, [pc, #140]	; (8008938 <xTaskIncrementTick+0x15c>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4313      	orrs	r3, r2
 80088ae:	4a22      	ldr	r2, [pc, #136]	; (8008938 <xTaskIncrementTick+0x15c>)
 80088b0:	6013      	str	r3, [r2, #0]
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088b6:	4613      	mov	r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	4413      	add	r3, r2
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	4a1f      	ldr	r2, [pc, #124]	; (800893c <xTaskIncrementTick+0x160>)
 80088c0:	441a      	add	r2, r3
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	3304      	adds	r3, #4
 80088c6:	4619      	mov	r1, r3
 80088c8:	4610      	mov	r0, r2
 80088ca:	f7ff fc0d 	bl	80080e8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088d2:	4b1b      	ldr	r3, [pc, #108]	; (8008940 <xTaskIncrementTick+0x164>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088d8:	429a      	cmp	r2, r3
 80088da:	d3b9      	bcc.n	8008850 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80088dc:	2301      	movs	r3, #1
 80088de:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088e0:	e7b6      	b.n	8008850 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80088e2:	4b17      	ldr	r3, [pc, #92]	; (8008940 <xTaskIncrementTick+0x164>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088e8:	4914      	ldr	r1, [pc, #80]	; (800893c <xTaskIncrementTick+0x160>)
 80088ea:	4613      	mov	r3, r2
 80088ec:	009b      	lsls	r3, r3, #2
 80088ee:	4413      	add	r3, r2
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	440b      	add	r3, r1
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	d901      	bls.n	80088fe <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80088fa:	2301      	movs	r3, #1
 80088fc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80088fe:	4b11      	ldr	r3, [pc, #68]	; (8008944 <xTaskIncrementTick+0x168>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d007      	beq.n	8008916 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8008906:	2301      	movs	r3, #1
 8008908:	617b      	str	r3, [r7, #20]
 800890a:	e004      	b.n	8008916 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800890c:	4b0e      	ldr	r3, [pc, #56]	; (8008948 <xTaskIncrementTick+0x16c>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	3301      	adds	r3, #1
 8008912:	4a0d      	ldr	r2, [pc, #52]	; (8008948 <xTaskIncrementTick+0x16c>)
 8008914:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008916:	697b      	ldr	r3, [r7, #20]
}
 8008918:	4618      	mov	r0, r3
 800891a:	3718      	adds	r7, #24
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}
 8008920:	240007a0 	.word	0x240007a0
 8008924:	2400077c 	.word	0x2400077c
 8008928:	24000730 	.word	0x24000730
 800892c:	24000734 	.word	0x24000734
 8008930:	24000790 	.word	0x24000790
 8008934:	24000798 	.word	0x24000798
 8008938:	24000780 	.word	0x24000780
 800893c:	2400067c 	.word	0x2400067c
 8008940:	24000678 	.word	0x24000678
 8008944:	2400078c 	.word	0x2400078c
 8008948:	24000788 	.word	0x24000788

0800894c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800894c:	b480      	push	{r7}
 800894e:	b087      	sub	sp, #28
 8008950:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008952:	4b29      	ldr	r3, [pc, #164]	; (80089f8 <vTaskSwitchContext+0xac>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d003      	beq.n	8008962 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800895a:	4b28      	ldr	r3, [pc, #160]	; (80089fc <vTaskSwitchContext+0xb0>)
 800895c:	2201      	movs	r2, #1
 800895e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008960:	e044      	b.n	80089ec <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8008962:	4b26      	ldr	r3, [pc, #152]	; (80089fc <vTaskSwitchContext+0xb0>)
 8008964:	2200      	movs	r2, #0
 8008966:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008968:	4b25      	ldr	r3, [pc, #148]	; (8008a00 <vTaskSwitchContext+0xb4>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	fab3 f383 	clz	r3, r3
 8008974:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008976:	7afb      	ldrb	r3, [r7, #11]
 8008978:	f1c3 031f 	rsb	r3, r3, #31
 800897c:	617b      	str	r3, [r7, #20]
 800897e:	4921      	ldr	r1, [pc, #132]	; (8008a04 <vTaskSwitchContext+0xb8>)
 8008980:	697a      	ldr	r2, [r7, #20]
 8008982:	4613      	mov	r3, r2
 8008984:	009b      	lsls	r3, r3, #2
 8008986:	4413      	add	r3, r2
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	440b      	add	r3, r1
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d10a      	bne.n	80089a8 <vTaskSwitchContext+0x5c>
	__asm volatile
 8008992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008996:	f383 8811 	msr	BASEPRI, r3
 800899a:	f3bf 8f6f 	isb	sy
 800899e:	f3bf 8f4f 	dsb	sy
 80089a2:	607b      	str	r3, [r7, #4]
}
 80089a4:	bf00      	nop
 80089a6:	e7fe      	b.n	80089a6 <vTaskSwitchContext+0x5a>
 80089a8:	697a      	ldr	r2, [r7, #20]
 80089aa:	4613      	mov	r3, r2
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	4413      	add	r3, r2
 80089b0:	009b      	lsls	r3, r3, #2
 80089b2:	4a14      	ldr	r2, [pc, #80]	; (8008a04 <vTaskSwitchContext+0xb8>)
 80089b4:	4413      	add	r3, r2
 80089b6:	613b      	str	r3, [r7, #16]
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	685a      	ldr	r2, [r3, #4]
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	605a      	str	r2, [r3, #4]
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	685a      	ldr	r2, [r3, #4]
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	3308      	adds	r3, #8
 80089ca:	429a      	cmp	r2, r3
 80089cc:	d104      	bne.n	80089d8 <vTaskSwitchContext+0x8c>
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	685a      	ldr	r2, [r3, #4]
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	605a      	str	r2, [r3, #4]
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	68db      	ldr	r3, [r3, #12]
 80089de:	4a0a      	ldr	r2, [pc, #40]	; (8008a08 <vTaskSwitchContext+0xbc>)
 80089e0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80089e2:	4b09      	ldr	r3, [pc, #36]	; (8008a08 <vTaskSwitchContext+0xbc>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	334c      	adds	r3, #76	; 0x4c
 80089e8:	4a08      	ldr	r2, [pc, #32]	; (8008a0c <vTaskSwitchContext+0xc0>)
 80089ea:	6013      	str	r3, [r2, #0]
}
 80089ec:	bf00      	nop
 80089ee:	371c      	adds	r7, #28
 80089f0:	46bd      	mov	sp, r7
 80089f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f6:	4770      	bx	lr
 80089f8:	240007a0 	.word	0x240007a0
 80089fc:	2400078c 	.word	0x2400078c
 8008a00:	24000780 	.word	0x24000780
 8008a04:	2400067c 	.word	0x2400067c
 8008a08:	24000678 	.word	0x24000678
 8008a0c:	2400006c 	.word	0x2400006c

08008a10 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b082      	sub	sp, #8
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008a18:	f000 f852 	bl	8008ac0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008a1c:	4b06      	ldr	r3, [pc, #24]	; (8008a38 <prvIdleTask+0x28>)
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d9f9      	bls.n	8008a18 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008a24:	4b05      	ldr	r3, [pc, #20]	; (8008a3c <prvIdleTask+0x2c>)
 8008a26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a2a:	601a      	str	r2, [r3, #0]
 8008a2c:	f3bf 8f4f 	dsb	sy
 8008a30:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008a34:	e7f0      	b.n	8008a18 <prvIdleTask+0x8>
 8008a36:	bf00      	nop
 8008a38:	2400067c 	.word	0x2400067c
 8008a3c:	e000ed04 	.word	0xe000ed04

08008a40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b082      	sub	sp, #8
 8008a44:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a46:	2300      	movs	r3, #0
 8008a48:	607b      	str	r3, [r7, #4]
 8008a4a:	e00c      	b.n	8008a66 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008a4c:	687a      	ldr	r2, [r7, #4]
 8008a4e:	4613      	mov	r3, r2
 8008a50:	009b      	lsls	r3, r3, #2
 8008a52:	4413      	add	r3, r2
 8008a54:	009b      	lsls	r3, r3, #2
 8008a56:	4a12      	ldr	r2, [pc, #72]	; (8008aa0 <prvInitialiseTaskLists+0x60>)
 8008a58:	4413      	add	r3, r2
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f7ff fb17 	bl	800808e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	3301      	adds	r3, #1
 8008a64:	607b      	str	r3, [r7, #4]
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2b06      	cmp	r3, #6
 8008a6a:	d9ef      	bls.n	8008a4c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008a6c:	480d      	ldr	r0, [pc, #52]	; (8008aa4 <prvInitialiseTaskLists+0x64>)
 8008a6e:	f7ff fb0e 	bl	800808e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008a72:	480d      	ldr	r0, [pc, #52]	; (8008aa8 <prvInitialiseTaskLists+0x68>)
 8008a74:	f7ff fb0b 	bl	800808e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008a78:	480c      	ldr	r0, [pc, #48]	; (8008aac <prvInitialiseTaskLists+0x6c>)
 8008a7a:	f7ff fb08 	bl	800808e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008a7e:	480c      	ldr	r0, [pc, #48]	; (8008ab0 <prvInitialiseTaskLists+0x70>)
 8008a80:	f7ff fb05 	bl	800808e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008a84:	480b      	ldr	r0, [pc, #44]	; (8008ab4 <prvInitialiseTaskLists+0x74>)
 8008a86:	f7ff fb02 	bl	800808e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008a8a:	4b0b      	ldr	r3, [pc, #44]	; (8008ab8 <prvInitialiseTaskLists+0x78>)
 8008a8c:	4a05      	ldr	r2, [pc, #20]	; (8008aa4 <prvInitialiseTaskLists+0x64>)
 8008a8e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008a90:	4b0a      	ldr	r3, [pc, #40]	; (8008abc <prvInitialiseTaskLists+0x7c>)
 8008a92:	4a05      	ldr	r2, [pc, #20]	; (8008aa8 <prvInitialiseTaskLists+0x68>)
 8008a94:	601a      	str	r2, [r3, #0]
}
 8008a96:	bf00      	nop
 8008a98:	3708      	adds	r7, #8
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
 8008a9e:	bf00      	nop
 8008aa0:	2400067c 	.word	0x2400067c
 8008aa4:	24000708 	.word	0x24000708
 8008aa8:	2400071c 	.word	0x2400071c
 8008aac:	24000738 	.word	0x24000738
 8008ab0:	2400074c 	.word	0x2400074c
 8008ab4:	24000764 	.word	0x24000764
 8008ab8:	24000730 	.word	0x24000730
 8008abc:	24000734 	.word	0x24000734

08008ac0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b082      	sub	sp, #8
 8008ac4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ac6:	e019      	b.n	8008afc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008ac8:	f000 fa2c 	bl	8008f24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008acc:	4b10      	ldr	r3, [pc, #64]	; (8008b10 <prvCheckTasksWaitingTermination+0x50>)
 8008ace:	68db      	ldr	r3, [r3, #12]
 8008ad0:	68db      	ldr	r3, [r3, #12]
 8008ad2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	3304      	adds	r3, #4
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f7ff fb62 	bl	80081a2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008ade:	4b0d      	ldr	r3, [pc, #52]	; (8008b14 <prvCheckTasksWaitingTermination+0x54>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	3b01      	subs	r3, #1
 8008ae4:	4a0b      	ldr	r2, [pc, #44]	; (8008b14 <prvCheckTasksWaitingTermination+0x54>)
 8008ae6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008ae8:	4b0b      	ldr	r3, [pc, #44]	; (8008b18 <prvCheckTasksWaitingTermination+0x58>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	3b01      	subs	r3, #1
 8008aee:	4a0a      	ldr	r2, [pc, #40]	; (8008b18 <prvCheckTasksWaitingTermination+0x58>)
 8008af0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008af2:	f000 fa47 	bl	8008f84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 f810 	bl	8008b1c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008afc:	4b06      	ldr	r3, [pc, #24]	; (8008b18 <prvCheckTasksWaitingTermination+0x58>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d1e1      	bne.n	8008ac8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008b04:	bf00      	nop
 8008b06:	bf00      	nop
 8008b08:	3708      	adds	r7, #8
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}
 8008b0e:	bf00      	nop
 8008b10:	2400074c 	.word	0x2400074c
 8008b14:	24000778 	.word	0x24000778
 8008b18:	24000760 	.word	0x24000760

08008b1c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b084      	sub	sp, #16
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	334c      	adds	r3, #76	; 0x4c
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f001 fa45 	bl	8009fb8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d108      	bne.n	8008b4a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f000 fb9f 	bl	8009280 <vPortFree>
				vPortFree( pxTCB );
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 fb9c 	bl	8009280 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008b48:	e018      	b.n	8008b7c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	d103      	bne.n	8008b5c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f000 fb93 	bl	8009280 <vPortFree>
	}
 8008b5a:	e00f      	b.n	8008b7c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8008b62:	2b02      	cmp	r3, #2
 8008b64:	d00a      	beq.n	8008b7c <prvDeleteTCB+0x60>
	__asm volatile
 8008b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b6a:	f383 8811 	msr	BASEPRI, r3
 8008b6e:	f3bf 8f6f 	isb	sy
 8008b72:	f3bf 8f4f 	dsb	sy
 8008b76:	60fb      	str	r3, [r7, #12]
}
 8008b78:	bf00      	nop
 8008b7a:	e7fe      	b.n	8008b7a <prvDeleteTCB+0x5e>
	}
 8008b7c:	bf00      	nop
 8008b7e:	3710      	adds	r7, #16
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b8a:	4b0c      	ldr	r3, [pc, #48]	; (8008bbc <prvResetNextTaskUnblockTime+0x38>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d104      	bne.n	8008b9e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008b94:	4b0a      	ldr	r3, [pc, #40]	; (8008bc0 <prvResetNextTaskUnblockTime+0x3c>)
 8008b96:	f04f 32ff 	mov.w	r2, #4294967295
 8008b9a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008b9c:	e008      	b.n	8008bb0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b9e:	4b07      	ldr	r3, [pc, #28]	; (8008bbc <prvResetNextTaskUnblockTime+0x38>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	68db      	ldr	r3, [r3, #12]
 8008ba4:	68db      	ldr	r3, [r3, #12]
 8008ba6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	4a04      	ldr	r2, [pc, #16]	; (8008bc0 <prvResetNextTaskUnblockTime+0x3c>)
 8008bae:	6013      	str	r3, [r2, #0]
}
 8008bb0:	bf00      	nop
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr
 8008bbc:	24000730 	.word	0x24000730
 8008bc0:	24000798 	.word	0x24000798

08008bc4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008bca:	4b0b      	ldr	r3, [pc, #44]	; (8008bf8 <xTaskGetSchedulerState+0x34>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d102      	bne.n	8008bd8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	607b      	str	r3, [r7, #4]
 8008bd6:	e008      	b.n	8008bea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008bd8:	4b08      	ldr	r3, [pc, #32]	; (8008bfc <xTaskGetSchedulerState+0x38>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d102      	bne.n	8008be6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008be0:	2302      	movs	r3, #2
 8008be2:	607b      	str	r3, [r7, #4]
 8008be4:	e001      	b.n	8008bea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008be6:	2300      	movs	r3, #0
 8008be8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008bea:	687b      	ldr	r3, [r7, #4]
	}
 8008bec:	4618      	mov	r0, r3
 8008bee:	370c      	adds	r7, #12
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr
 8008bf8:	24000784 	.word	0x24000784
 8008bfc:	240007a0 	.word	0x240007a0

08008c00 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b084      	sub	sp, #16
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
 8008c08:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008c0a:	4b29      	ldr	r3, [pc, #164]	; (8008cb0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c10:	4b28      	ldr	r3, [pc, #160]	; (8008cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	3304      	adds	r3, #4
 8008c16:	4618      	mov	r0, r3
 8008c18:	f7ff fac3 	bl	80081a2 <uxListRemove>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d10b      	bne.n	8008c3a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008c22:	4b24      	ldr	r3, [pc, #144]	; (8008cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c28:	2201      	movs	r2, #1
 8008c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c2e:	43da      	mvns	r2, r3
 8008c30:	4b21      	ldr	r3, [pc, #132]	; (8008cb8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4013      	ands	r3, r2
 8008c36:	4a20      	ldr	r2, [pc, #128]	; (8008cb8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008c38:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c40:	d10a      	bne.n	8008c58 <prvAddCurrentTaskToDelayedList+0x58>
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d007      	beq.n	8008c58 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c48:	4b1a      	ldr	r3, [pc, #104]	; (8008cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	3304      	adds	r3, #4
 8008c4e:	4619      	mov	r1, r3
 8008c50:	481a      	ldr	r0, [pc, #104]	; (8008cbc <prvAddCurrentTaskToDelayedList+0xbc>)
 8008c52:	f7ff fa49 	bl	80080e8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008c56:	e026      	b.n	8008ca6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008c58:	68fa      	ldr	r2, [r7, #12]
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	4413      	add	r3, r2
 8008c5e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008c60:	4b14      	ldr	r3, [pc, #80]	; (8008cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	68ba      	ldr	r2, [r7, #8]
 8008c66:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008c68:	68ba      	ldr	r2, [r7, #8]
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	429a      	cmp	r2, r3
 8008c6e:	d209      	bcs.n	8008c84 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c70:	4b13      	ldr	r3, [pc, #76]	; (8008cc0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008c72:	681a      	ldr	r2, [r3, #0]
 8008c74:	4b0f      	ldr	r3, [pc, #60]	; (8008cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	3304      	adds	r3, #4
 8008c7a:	4619      	mov	r1, r3
 8008c7c:	4610      	mov	r0, r2
 8008c7e:	f7ff fa57 	bl	8008130 <vListInsert>
}
 8008c82:	e010      	b.n	8008ca6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c84:	4b0f      	ldr	r3, [pc, #60]	; (8008cc4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008c86:	681a      	ldr	r2, [r3, #0]
 8008c88:	4b0a      	ldr	r3, [pc, #40]	; (8008cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	3304      	adds	r3, #4
 8008c8e:	4619      	mov	r1, r3
 8008c90:	4610      	mov	r0, r2
 8008c92:	f7ff fa4d 	bl	8008130 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008c96:	4b0c      	ldr	r3, [pc, #48]	; (8008cc8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	68ba      	ldr	r2, [r7, #8]
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d202      	bcs.n	8008ca6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008ca0:	4a09      	ldr	r2, [pc, #36]	; (8008cc8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	6013      	str	r3, [r2, #0]
}
 8008ca6:	bf00      	nop
 8008ca8:	3710      	adds	r7, #16
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}
 8008cae:	bf00      	nop
 8008cb0:	2400077c 	.word	0x2400077c
 8008cb4:	24000678 	.word	0x24000678
 8008cb8:	24000780 	.word	0x24000780
 8008cbc:	24000764 	.word	0x24000764
 8008cc0:	24000734 	.word	0x24000734
 8008cc4:	24000730 	.word	0x24000730
 8008cc8:	24000798 	.word	0x24000798

08008ccc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b085      	sub	sp, #20
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	60b9      	str	r1, [r7, #8]
 8008cd6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	3b04      	subs	r3, #4
 8008cdc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008ce4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	3b04      	subs	r3, #4
 8008cea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	f023 0201 	bic.w	r2, r3, #1
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	3b04      	subs	r3, #4
 8008cfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008cfc:	4a0c      	ldr	r2, [pc, #48]	; (8008d30 <pxPortInitialiseStack+0x64>)
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	3b14      	subs	r3, #20
 8008d06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	3b04      	subs	r3, #4
 8008d12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	f06f 0202 	mvn.w	r2, #2
 8008d1a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	3b20      	subs	r3, #32
 8008d20:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008d22:	68fb      	ldr	r3, [r7, #12]
}
 8008d24:	4618      	mov	r0, r3
 8008d26:	3714      	adds	r7, #20
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr
 8008d30:	08008d35 	.word	0x08008d35

08008d34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008d34:	b480      	push	{r7}
 8008d36:	b085      	sub	sp, #20
 8008d38:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008d3e:	4b12      	ldr	r3, [pc, #72]	; (8008d88 <prvTaskExitError+0x54>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d46:	d00a      	beq.n	8008d5e <prvTaskExitError+0x2a>
	__asm volatile
 8008d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d4c:	f383 8811 	msr	BASEPRI, r3
 8008d50:	f3bf 8f6f 	isb	sy
 8008d54:	f3bf 8f4f 	dsb	sy
 8008d58:	60fb      	str	r3, [r7, #12]
}
 8008d5a:	bf00      	nop
 8008d5c:	e7fe      	b.n	8008d5c <prvTaskExitError+0x28>
	__asm volatile
 8008d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d62:	f383 8811 	msr	BASEPRI, r3
 8008d66:	f3bf 8f6f 	isb	sy
 8008d6a:	f3bf 8f4f 	dsb	sy
 8008d6e:	60bb      	str	r3, [r7, #8]
}
 8008d70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008d72:	bf00      	nop
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d0fc      	beq.n	8008d74 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008d7a:	bf00      	nop
 8008d7c:	bf00      	nop
 8008d7e:	3714      	adds	r7, #20
 8008d80:	46bd      	mov	sp, r7
 8008d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d86:	4770      	bx	lr
 8008d88:	24000010 	.word	0x24000010
 8008d8c:	00000000 	.word	0x00000000

08008d90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008d90:	4b07      	ldr	r3, [pc, #28]	; (8008db0 <pxCurrentTCBConst2>)
 8008d92:	6819      	ldr	r1, [r3, #0]
 8008d94:	6808      	ldr	r0, [r1, #0]
 8008d96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d9a:	f380 8809 	msr	PSP, r0
 8008d9e:	f3bf 8f6f 	isb	sy
 8008da2:	f04f 0000 	mov.w	r0, #0
 8008da6:	f380 8811 	msr	BASEPRI, r0
 8008daa:	4770      	bx	lr
 8008dac:	f3af 8000 	nop.w

08008db0 <pxCurrentTCBConst2>:
 8008db0:	24000678 	.word	0x24000678
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008db4:	bf00      	nop
 8008db6:	bf00      	nop

08008db8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008db8:	4808      	ldr	r0, [pc, #32]	; (8008ddc <prvPortStartFirstTask+0x24>)
 8008dba:	6800      	ldr	r0, [r0, #0]
 8008dbc:	6800      	ldr	r0, [r0, #0]
 8008dbe:	f380 8808 	msr	MSP, r0
 8008dc2:	f04f 0000 	mov.w	r0, #0
 8008dc6:	f380 8814 	msr	CONTROL, r0
 8008dca:	b662      	cpsie	i
 8008dcc:	b661      	cpsie	f
 8008dce:	f3bf 8f4f 	dsb	sy
 8008dd2:	f3bf 8f6f 	isb	sy
 8008dd6:	df00      	svc	0
 8008dd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008dda:	bf00      	nop
 8008ddc:	e000ed08 	.word	0xe000ed08

08008de0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b086      	sub	sp, #24
 8008de4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008de6:	4b46      	ldr	r3, [pc, #280]	; (8008f00 <xPortStartScheduler+0x120>)
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	4a46      	ldr	r2, [pc, #280]	; (8008f04 <xPortStartScheduler+0x124>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d10a      	bne.n	8008e06 <xPortStartScheduler+0x26>
	__asm volatile
 8008df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008df4:	f383 8811 	msr	BASEPRI, r3
 8008df8:	f3bf 8f6f 	isb	sy
 8008dfc:	f3bf 8f4f 	dsb	sy
 8008e00:	613b      	str	r3, [r7, #16]
}
 8008e02:	bf00      	nop
 8008e04:	e7fe      	b.n	8008e04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008e06:	4b3e      	ldr	r3, [pc, #248]	; (8008f00 <xPortStartScheduler+0x120>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	4a3f      	ldr	r2, [pc, #252]	; (8008f08 <xPortStartScheduler+0x128>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d10a      	bne.n	8008e26 <xPortStartScheduler+0x46>
	__asm volatile
 8008e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e14:	f383 8811 	msr	BASEPRI, r3
 8008e18:	f3bf 8f6f 	isb	sy
 8008e1c:	f3bf 8f4f 	dsb	sy
 8008e20:	60fb      	str	r3, [r7, #12]
}
 8008e22:	bf00      	nop
 8008e24:	e7fe      	b.n	8008e24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008e26:	4b39      	ldr	r3, [pc, #228]	; (8008f0c <xPortStartScheduler+0x12c>)
 8008e28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	22ff      	movs	r2, #255	; 0xff
 8008e36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	781b      	ldrb	r3, [r3, #0]
 8008e3c:	b2db      	uxtb	r3, r3
 8008e3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008e40:	78fb      	ldrb	r3, [r7, #3]
 8008e42:	b2db      	uxtb	r3, r3
 8008e44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008e48:	b2da      	uxtb	r2, r3
 8008e4a:	4b31      	ldr	r3, [pc, #196]	; (8008f10 <xPortStartScheduler+0x130>)
 8008e4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008e4e:	4b31      	ldr	r3, [pc, #196]	; (8008f14 <xPortStartScheduler+0x134>)
 8008e50:	2207      	movs	r2, #7
 8008e52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e54:	e009      	b.n	8008e6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008e56:	4b2f      	ldr	r3, [pc, #188]	; (8008f14 <xPortStartScheduler+0x134>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	3b01      	subs	r3, #1
 8008e5c:	4a2d      	ldr	r2, [pc, #180]	; (8008f14 <xPortStartScheduler+0x134>)
 8008e5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008e60:	78fb      	ldrb	r3, [r7, #3]
 8008e62:	b2db      	uxtb	r3, r3
 8008e64:	005b      	lsls	r3, r3, #1
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e6a:	78fb      	ldrb	r3, [r7, #3]
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e72:	2b80      	cmp	r3, #128	; 0x80
 8008e74:	d0ef      	beq.n	8008e56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008e76:	4b27      	ldr	r3, [pc, #156]	; (8008f14 <xPortStartScheduler+0x134>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f1c3 0307 	rsb	r3, r3, #7
 8008e7e:	2b04      	cmp	r3, #4
 8008e80:	d00a      	beq.n	8008e98 <xPortStartScheduler+0xb8>
	__asm volatile
 8008e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e86:	f383 8811 	msr	BASEPRI, r3
 8008e8a:	f3bf 8f6f 	isb	sy
 8008e8e:	f3bf 8f4f 	dsb	sy
 8008e92:	60bb      	str	r3, [r7, #8]
}
 8008e94:	bf00      	nop
 8008e96:	e7fe      	b.n	8008e96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008e98:	4b1e      	ldr	r3, [pc, #120]	; (8008f14 <xPortStartScheduler+0x134>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	021b      	lsls	r3, r3, #8
 8008e9e:	4a1d      	ldr	r2, [pc, #116]	; (8008f14 <xPortStartScheduler+0x134>)
 8008ea0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008ea2:	4b1c      	ldr	r3, [pc, #112]	; (8008f14 <xPortStartScheduler+0x134>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008eaa:	4a1a      	ldr	r2, [pc, #104]	; (8008f14 <xPortStartScheduler+0x134>)
 8008eac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	b2da      	uxtb	r2, r3
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008eb6:	4b18      	ldr	r3, [pc, #96]	; (8008f18 <xPortStartScheduler+0x138>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	4a17      	ldr	r2, [pc, #92]	; (8008f18 <xPortStartScheduler+0x138>)
 8008ebc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008ec0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008ec2:	4b15      	ldr	r3, [pc, #84]	; (8008f18 <xPortStartScheduler+0x138>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4a14      	ldr	r2, [pc, #80]	; (8008f18 <xPortStartScheduler+0x138>)
 8008ec8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008ecc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008ece:	f000 f8dd 	bl	800908c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008ed2:	4b12      	ldr	r3, [pc, #72]	; (8008f1c <xPortStartScheduler+0x13c>)
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008ed8:	f000 f8fc 	bl	80090d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008edc:	4b10      	ldr	r3, [pc, #64]	; (8008f20 <xPortStartScheduler+0x140>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4a0f      	ldr	r2, [pc, #60]	; (8008f20 <xPortStartScheduler+0x140>)
 8008ee2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008ee6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008ee8:	f7ff ff66 	bl	8008db8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008eec:	f7ff fd2e 	bl	800894c <vTaskSwitchContext>
	prvTaskExitError();
 8008ef0:	f7ff ff20 	bl	8008d34 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008ef4:	2300      	movs	r3, #0
}
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	3718      	adds	r7, #24
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bd80      	pop	{r7, pc}
 8008efe:	bf00      	nop
 8008f00:	e000ed00 	.word	0xe000ed00
 8008f04:	410fc271 	.word	0x410fc271
 8008f08:	410fc270 	.word	0x410fc270
 8008f0c:	e000e400 	.word	0xe000e400
 8008f10:	240007a4 	.word	0x240007a4
 8008f14:	240007a8 	.word	0x240007a8
 8008f18:	e000ed20 	.word	0xe000ed20
 8008f1c:	24000010 	.word	0x24000010
 8008f20:	e000ef34 	.word	0xe000ef34

08008f24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008f24:	b480      	push	{r7}
 8008f26:	b083      	sub	sp, #12
 8008f28:	af00      	add	r7, sp, #0
	__asm volatile
 8008f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f2e:	f383 8811 	msr	BASEPRI, r3
 8008f32:	f3bf 8f6f 	isb	sy
 8008f36:	f3bf 8f4f 	dsb	sy
 8008f3a:	607b      	str	r3, [r7, #4]
}
 8008f3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008f3e:	4b0f      	ldr	r3, [pc, #60]	; (8008f7c <vPortEnterCritical+0x58>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	3301      	adds	r3, #1
 8008f44:	4a0d      	ldr	r2, [pc, #52]	; (8008f7c <vPortEnterCritical+0x58>)
 8008f46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008f48:	4b0c      	ldr	r3, [pc, #48]	; (8008f7c <vPortEnterCritical+0x58>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	2b01      	cmp	r3, #1
 8008f4e:	d10f      	bne.n	8008f70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008f50:	4b0b      	ldr	r3, [pc, #44]	; (8008f80 <vPortEnterCritical+0x5c>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	b2db      	uxtb	r3, r3
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d00a      	beq.n	8008f70 <vPortEnterCritical+0x4c>
	__asm volatile
 8008f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f5e:	f383 8811 	msr	BASEPRI, r3
 8008f62:	f3bf 8f6f 	isb	sy
 8008f66:	f3bf 8f4f 	dsb	sy
 8008f6a:	603b      	str	r3, [r7, #0]
}
 8008f6c:	bf00      	nop
 8008f6e:	e7fe      	b.n	8008f6e <vPortEnterCritical+0x4a>
	}
}
 8008f70:	bf00      	nop
 8008f72:	370c      	adds	r7, #12
 8008f74:	46bd      	mov	sp, r7
 8008f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7a:	4770      	bx	lr
 8008f7c:	24000010 	.word	0x24000010
 8008f80:	e000ed04 	.word	0xe000ed04

08008f84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008f84:	b480      	push	{r7}
 8008f86:	b083      	sub	sp, #12
 8008f88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008f8a:	4b12      	ldr	r3, [pc, #72]	; (8008fd4 <vPortExitCritical+0x50>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d10a      	bne.n	8008fa8 <vPortExitCritical+0x24>
	__asm volatile
 8008f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f96:	f383 8811 	msr	BASEPRI, r3
 8008f9a:	f3bf 8f6f 	isb	sy
 8008f9e:	f3bf 8f4f 	dsb	sy
 8008fa2:	607b      	str	r3, [r7, #4]
}
 8008fa4:	bf00      	nop
 8008fa6:	e7fe      	b.n	8008fa6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008fa8:	4b0a      	ldr	r3, [pc, #40]	; (8008fd4 <vPortExitCritical+0x50>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	3b01      	subs	r3, #1
 8008fae:	4a09      	ldr	r2, [pc, #36]	; (8008fd4 <vPortExitCritical+0x50>)
 8008fb0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008fb2:	4b08      	ldr	r3, [pc, #32]	; (8008fd4 <vPortExitCritical+0x50>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d105      	bne.n	8008fc6 <vPortExitCritical+0x42>
 8008fba:	2300      	movs	r3, #0
 8008fbc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008fc4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008fc6:	bf00      	nop
 8008fc8:	370c      	adds	r7, #12
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd0:	4770      	bx	lr
 8008fd2:	bf00      	nop
 8008fd4:	24000010 	.word	0x24000010
	...

08008fe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008fe0:	f3ef 8009 	mrs	r0, PSP
 8008fe4:	f3bf 8f6f 	isb	sy
 8008fe8:	4b15      	ldr	r3, [pc, #84]	; (8009040 <pxCurrentTCBConst>)
 8008fea:	681a      	ldr	r2, [r3, #0]
 8008fec:	f01e 0f10 	tst.w	lr, #16
 8008ff0:	bf08      	it	eq
 8008ff2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008ff6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ffa:	6010      	str	r0, [r2, #0]
 8008ffc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009000:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009004:	f380 8811 	msr	BASEPRI, r0
 8009008:	f3bf 8f4f 	dsb	sy
 800900c:	f3bf 8f6f 	isb	sy
 8009010:	f7ff fc9c 	bl	800894c <vTaskSwitchContext>
 8009014:	f04f 0000 	mov.w	r0, #0
 8009018:	f380 8811 	msr	BASEPRI, r0
 800901c:	bc09      	pop	{r0, r3}
 800901e:	6819      	ldr	r1, [r3, #0]
 8009020:	6808      	ldr	r0, [r1, #0]
 8009022:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009026:	f01e 0f10 	tst.w	lr, #16
 800902a:	bf08      	it	eq
 800902c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009030:	f380 8809 	msr	PSP, r0
 8009034:	f3bf 8f6f 	isb	sy
 8009038:	4770      	bx	lr
 800903a:	bf00      	nop
 800903c:	f3af 8000 	nop.w

08009040 <pxCurrentTCBConst>:
 8009040:	24000678 	.word	0x24000678
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009044:	bf00      	nop
 8009046:	bf00      	nop

08009048 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b082      	sub	sp, #8
 800904c:	af00      	add	r7, sp, #0
	__asm volatile
 800904e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009052:	f383 8811 	msr	BASEPRI, r3
 8009056:	f3bf 8f6f 	isb	sy
 800905a:	f3bf 8f4f 	dsb	sy
 800905e:	607b      	str	r3, [r7, #4]
}
 8009060:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009062:	f7ff fbbb 	bl	80087dc <xTaskIncrementTick>
 8009066:	4603      	mov	r3, r0
 8009068:	2b00      	cmp	r3, #0
 800906a:	d003      	beq.n	8009074 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800906c:	4b06      	ldr	r3, [pc, #24]	; (8009088 <xPortSysTickHandler+0x40>)
 800906e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009072:	601a      	str	r2, [r3, #0]
 8009074:	2300      	movs	r3, #0
 8009076:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	f383 8811 	msr	BASEPRI, r3
}
 800907e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009080:	bf00      	nop
 8009082:	3708      	adds	r7, #8
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}
 8009088:	e000ed04 	.word	0xe000ed04

0800908c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800908c:	b480      	push	{r7}
 800908e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009090:	4b0b      	ldr	r3, [pc, #44]	; (80090c0 <vPortSetupTimerInterrupt+0x34>)
 8009092:	2200      	movs	r2, #0
 8009094:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009096:	4b0b      	ldr	r3, [pc, #44]	; (80090c4 <vPortSetupTimerInterrupt+0x38>)
 8009098:	2200      	movs	r2, #0
 800909a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800909c:	4b0a      	ldr	r3, [pc, #40]	; (80090c8 <vPortSetupTimerInterrupt+0x3c>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a0a      	ldr	r2, [pc, #40]	; (80090cc <vPortSetupTimerInterrupt+0x40>)
 80090a2:	fba2 2303 	umull	r2, r3, r2, r3
 80090a6:	099b      	lsrs	r3, r3, #6
 80090a8:	4a09      	ldr	r2, [pc, #36]	; (80090d0 <vPortSetupTimerInterrupt+0x44>)
 80090aa:	3b01      	subs	r3, #1
 80090ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80090ae:	4b04      	ldr	r3, [pc, #16]	; (80090c0 <vPortSetupTimerInterrupt+0x34>)
 80090b0:	2207      	movs	r2, #7
 80090b2:	601a      	str	r2, [r3, #0]
}
 80090b4:	bf00      	nop
 80090b6:	46bd      	mov	sp, r7
 80090b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop
 80090c0:	e000e010 	.word	0xe000e010
 80090c4:	e000e018 	.word	0xe000e018
 80090c8:	24000000 	.word	0x24000000
 80090cc:	10624dd3 	.word	0x10624dd3
 80090d0:	e000e014 	.word	0xe000e014

080090d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80090d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80090e4 <vPortEnableVFP+0x10>
 80090d8:	6801      	ldr	r1, [r0, #0]
 80090da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80090de:	6001      	str	r1, [r0, #0]
 80090e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80090e2:	bf00      	nop
 80090e4:	e000ed88 	.word	0xe000ed88

080090e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b08a      	sub	sp, #40	; 0x28
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80090f0:	2300      	movs	r3, #0
 80090f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80090f4:	f7ff fac8 	bl	8008688 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80090f8:	4b5b      	ldr	r3, [pc, #364]	; (8009268 <pvPortMalloc+0x180>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d101      	bne.n	8009104 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009100:	f000 f920 	bl	8009344 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009104:	4b59      	ldr	r3, [pc, #356]	; (800926c <pvPortMalloc+0x184>)
 8009106:	681a      	ldr	r2, [r3, #0]
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	4013      	ands	r3, r2
 800910c:	2b00      	cmp	r3, #0
 800910e:	f040 8093 	bne.w	8009238 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d01d      	beq.n	8009154 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009118:	2208      	movs	r2, #8
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	4413      	add	r3, r2
 800911e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f003 0307 	and.w	r3, r3, #7
 8009126:	2b00      	cmp	r3, #0
 8009128:	d014      	beq.n	8009154 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f023 0307 	bic.w	r3, r3, #7
 8009130:	3308      	adds	r3, #8
 8009132:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	f003 0307 	and.w	r3, r3, #7
 800913a:	2b00      	cmp	r3, #0
 800913c:	d00a      	beq.n	8009154 <pvPortMalloc+0x6c>
	__asm volatile
 800913e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009142:	f383 8811 	msr	BASEPRI, r3
 8009146:	f3bf 8f6f 	isb	sy
 800914a:	f3bf 8f4f 	dsb	sy
 800914e:	617b      	str	r3, [r7, #20]
}
 8009150:	bf00      	nop
 8009152:	e7fe      	b.n	8009152 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d06e      	beq.n	8009238 <pvPortMalloc+0x150>
 800915a:	4b45      	ldr	r3, [pc, #276]	; (8009270 <pvPortMalloc+0x188>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	687a      	ldr	r2, [r7, #4]
 8009160:	429a      	cmp	r2, r3
 8009162:	d869      	bhi.n	8009238 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009164:	4b43      	ldr	r3, [pc, #268]	; (8009274 <pvPortMalloc+0x18c>)
 8009166:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009168:	4b42      	ldr	r3, [pc, #264]	; (8009274 <pvPortMalloc+0x18c>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800916e:	e004      	b.n	800917a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009172:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800917a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800917c:	685b      	ldr	r3, [r3, #4]
 800917e:	687a      	ldr	r2, [r7, #4]
 8009180:	429a      	cmp	r2, r3
 8009182:	d903      	bls.n	800918c <pvPortMalloc+0xa4>
 8009184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d1f1      	bne.n	8009170 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800918c:	4b36      	ldr	r3, [pc, #216]	; (8009268 <pvPortMalloc+0x180>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009192:	429a      	cmp	r2, r3
 8009194:	d050      	beq.n	8009238 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009196:	6a3b      	ldr	r3, [r7, #32]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	2208      	movs	r2, #8
 800919c:	4413      	add	r3, r2
 800919e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80091a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a2:	681a      	ldr	r2, [r3, #0]
 80091a4:	6a3b      	ldr	r3, [r7, #32]
 80091a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80091a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091aa:	685a      	ldr	r2, [r3, #4]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	1ad2      	subs	r2, r2, r3
 80091b0:	2308      	movs	r3, #8
 80091b2:	005b      	lsls	r3, r3, #1
 80091b4:	429a      	cmp	r2, r3
 80091b6:	d91f      	bls.n	80091f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80091b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	4413      	add	r3, r2
 80091be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80091c0:	69bb      	ldr	r3, [r7, #24]
 80091c2:	f003 0307 	and.w	r3, r3, #7
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d00a      	beq.n	80091e0 <pvPortMalloc+0xf8>
	__asm volatile
 80091ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091ce:	f383 8811 	msr	BASEPRI, r3
 80091d2:	f3bf 8f6f 	isb	sy
 80091d6:	f3bf 8f4f 	dsb	sy
 80091da:	613b      	str	r3, [r7, #16]
}
 80091dc:	bf00      	nop
 80091de:	e7fe      	b.n	80091de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80091e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091e2:	685a      	ldr	r2, [r3, #4]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	1ad2      	subs	r2, r2, r3
 80091e8:	69bb      	ldr	r3, [r7, #24]
 80091ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80091ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ee:	687a      	ldr	r2, [r7, #4]
 80091f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80091f2:	69b8      	ldr	r0, [r7, #24]
 80091f4:	f000 f908 	bl	8009408 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80091f8:	4b1d      	ldr	r3, [pc, #116]	; (8009270 <pvPortMalloc+0x188>)
 80091fa:	681a      	ldr	r2, [r3, #0]
 80091fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091fe:	685b      	ldr	r3, [r3, #4]
 8009200:	1ad3      	subs	r3, r2, r3
 8009202:	4a1b      	ldr	r2, [pc, #108]	; (8009270 <pvPortMalloc+0x188>)
 8009204:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009206:	4b1a      	ldr	r3, [pc, #104]	; (8009270 <pvPortMalloc+0x188>)
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	4b1b      	ldr	r3, [pc, #108]	; (8009278 <pvPortMalloc+0x190>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	429a      	cmp	r2, r3
 8009210:	d203      	bcs.n	800921a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009212:	4b17      	ldr	r3, [pc, #92]	; (8009270 <pvPortMalloc+0x188>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	4a18      	ldr	r2, [pc, #96]	; (8009278 <pvPortMalloc+0x190>)
 8009218:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800921a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800921c:	685a      	ldr	r2, [r3, #4]
 800921e:	4b13      	ldr	r3, [pc, #76]	; (800926c <pvPortMalloc+0x184>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	431a      	orrs	r2, r3
 8009224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009226:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800922a:	2200      	movs	r2, #0
 800922c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800922e:	4b13      	ldr	r3, [pc, #76]	; (800927c <pvPortMalloc+0x194>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	3301      	adds	r3, #1
 8009234:	4a11      	ldr	r2, [pc, #68]	; (800927c <pvPortMalloc+0x194>)
 8009236:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009238:	f7ff fa34 	bl	80086a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800923c:	69fb      	ldr	r3, [r7, #28]
 800923e:	f003 0307 	and.w	r3, r3, #7
 8009242:	2b00      	cmp	r3, #0
 8009244:	d00a      	beq.n	800925c <pvPortMalloc+0x174>
	__asm volatile
 8009246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800924a:	f383 8811 	msr	BASEPRI, r3
 800924e:	f3bf 8f6f 	isb	sy
 8009252:	f3bf 8f4f 	dsb	sy
 8009256:	60fb      	str	r3, [r7, #12]
}
 8009258:	bf00      	nop
 800925a:	e7fe      	b.n	800925a <pvPortMalloc+0x172>
	return pvReturn;
 800925c:	69fb      	ldr	r3, [r7, #28]
}
 800925e:	4618      	mov	r0, r3
 8009260:	3728      	adds	r7, #40	; 0x28
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
 8009266:	bf00      	nop
 8009268:	240043b4 	.word	0x240043b4
 800926c:	240043c8 	.word	0x240043c8
 8009270:	240043b8 	.word	0x240043b8
 8009274:	240043ac 	.word	0x240043ac
 8009278:	240043bc 	.word	0x240043bc
 800927c:	240043c0 	.word	0x240043c0

08009280 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b086      	sub	sp, #24
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d04d      	beq.n	800932e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009292:	2308      	movs	r3, #8
 8009294:	425b      	negs	r3, r3
 8009296:	697a      	ldr	r2, [r7, #20]
 8009298:	4413      	add	r3, r2
 800929a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800929c:	697b      	ldr	r3, [r7, #20]
 800929e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	685a      	ldr	r2, [r3, #4]
 80092a4:	4b24      	ldr	r3, [pc, #144]	; (8009338 <vPortFree+0xb8>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4013      	ands	r3, r2
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d10a      	bne.n	80092c4 <vPortFree+0x44>
	__asm volatile
 80092ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b2:	f383 8811 	msr	BASEPRI, r3
 80092b6:	f3bf 8f6f 	isb	sy
 80092ba:	f3bf 8f4f 	dsb	sy
 80092be:	60fb      	str	r3, [r7, #12]
}
 80092c0:	bf00      	nop
 80092c2:	e7fe      	b.n	80092c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80092c4:	693b      	ldr	r3, [r7, #16]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d00a      	beq.n	80092e2 <vPortFree+0x62>
	__asm volatile
 80092cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092d0:	f383 8811 	msr	BASEPRI, r3
 80092d4:	f3bf 8f6f 	isb	sy
 80092d8:	f3bf 8f4f 	dsb	sy
 80092dc:	60bb      	str	r3, [r7, #8]
}
 80092de:	bf00      	nop
 80092e0:	e7fe      	b.n	80092e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80092e2:	693b      	ldr	r3, [r7, #16]
 80092e4:	685a      	ldr	r2, [r3, #4]
 80092e6:	4b14      	ldr	r3, [pc, #80]	; (8009338 <vPortFree+0xb8>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4013      	ands	r3, r2
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d01e      	beq.n	800932e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d11a      	bne.n	800932e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	685a      	ldr	r2, [r3, #4]
 80092fc:	4b0e      	ldr	r3, [pc, #56]	; (8009338 <vPortFree+0xb8>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	43db      	mvns	r3, r3
 8009302:	401a      	ands	r2, r3
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009308:	f7ff f9be 	bl	8008688 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	685a      	ldr	r2, [r3, #4]
 8009310:	4b0a      	ldr	r3, [pc, #40]	; (800933c <vPortFree+0xbc>)
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	4413      	add	r3, r2
 8009316:	4a09      	ldr	r2, [pc, #36]	; (800933c <vPortFree+0xbc>)
 8009318:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800931a:	6938      	ldr	r0, [r7, #16]
 800931c:	f000 f874 	bl	8009408 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009320:	4b07      	ldr	r3, [pc, #28]	; (8009340 <vPortFree+0xc0>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	3301      	adds	r3, #1
 8009326:	4a06      	ldr	r2, [pc, #24]	; (8009340 <vPortFree+0xc0>)
 8009328:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800932a:	f7ff f9bb 	bl	80086a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800932e:	bf00      	nop
 8009330:	3718      	adds	r7, #24
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	240043c8 	.word	0x240043c8
 800933c:	240043b8 	.word	0x240043b8
 8009340:	240043c4 	.word	0x240043c4

08009344 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009344:	b480      	push	{r7}
 8009346:	b085      	sub	sp, #20
 8009348:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800934a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800934e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009350:	4b27      	ldr	r3, [pc, #156]	; (80093f0 <prvHeapInit+0xac>)
 8009352:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	f003 0307 	and.w	r3, r3, #7
 800935a:	2b00      	cmp	r3, #0
 800935c:	d00c      	beq.n	8009378 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	3307      	adds	r3, #7
 8009362:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	f023 0307 	bic.w	r3, r3, #7
 800936a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800936c:	68ba      	ldr	r2, [r7, #8]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	1ad3      	subs	r3, r2, r3
 8009372:	4a1f      	ldr	r2, [pc, #124]	; (80093f0 <prvHeapInit+0xac>)
 8009374:	4413      	add	r3, r2
 8009376:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800937c:	4a1d      	ldr	r2, [pc, #116]	; (80093f4 <prvHeapInit+0xb0>)
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009382:	4b1c      	ldr	r3, [pc, #112]	; (80093f4 <prvHeapInit+0xb0>)
 8009384:	2200      	movs	r2, #0
 8009386:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	68ba      	ldr	r2, [r7, #8]
 800938c:	4413      	add	r3, r2
 800938e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009390:	2208      	movs	r2, #8
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	1a9b      	subs	r3, r3, r2
 8009396:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f023 0307 	bic.w	r3, r3, #7
 800939e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	4a15      	ldr	r2, [pc, #84]	; (80093f8 <prvHeapInit+0xb4>)
 80093a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80093a6:	4b14      	ldr	r3, [pc, #80]	; (80093f8 <prvHeapInit+0xb4>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2200      	movs	r2, #0
 80093ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80093ae:	4b12      	ldr	r3, [pc, #72]	; (80093f8 <prvHeapInit+0xb4>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	2200      	movs	r2, #0
 80093b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	68fa      	ldr	r2, [r7, #12]
 80093be:	1ad2      	subs	r2, r2, r3
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80093c4:	4b0c      	ldr	r3, [pc, #48]	; (80093f8 <prvHeapInit+0xb4>)
 80093c6:	681a      	ldr	r2, [r3, #0]
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	685b      	ldr	r3, [r3, #4]
 80093d0:	4a0a      	ldr	r2, [pc, #40]	; (80093fc <prvHeapInit+0xb8>)
 80093d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	4a09      	ldr	r2, [pc, #36]	; (8009400 <prvHeapInit+0xbc>)
 80093da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80093dc:	4b09      	ldr	r3, [pc, #36]	; (8009404 <prvHeapInit+0xc0>)
 80093de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80093e2:	601a      	str	r2, [r3, #0]
}
 80093e4:	bf00      	nop
 80093e6:	3714      	adds	r7, #20
 80093e8:	46bd      	mov	sp, r7
 80093ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ee:	4770      	bx	lr
 80093f0:	240007ac 	.word	0x240007ac
 80093f4:	240043ac 	.word	0x240043ac
 80093f8:	240043b4 	.word	0x240043b4
 80093fc:	240043bc 	.word	0x240043bc
 8009400:	240043b8 	.word	0x240043b8
 8009404:	240043c8 	.word	0x240043c8

08009408 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009408:	b480      	push	{r7}
 800940a:	b085      	sub	sp, #20
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009410:	4b28      	ldr	r3, [pc, #160]	; (80094b4 <prvInsertBlockIntoFreeList+0xac>)
 8009412:	60fb      	str	r3, [r7, #12]
 8009414:	e002      	b.n	800941c <prvInsertBlockIntoFreeList+0x14>
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	60fb      	str	r3, [r7, #12]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	687a      	ldr	r2, [r7, #4]
 8009422:	429a      	cmp	r2, r3
 8009424:	d8f7      	bhi.n	8009416 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	68ba      	ldr	r2, [r7, #8]
 8009430:	4413      	add	r3, r2
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	429a      	cmp	r2, r3
 8009436:	d108      	bne.n	800944a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	685a      	ldr	r2, [r3, #4]
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	441a      	add	r2, r3
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	685b      	ldr	r3, [r3, #4]
 8009452:	68ba      	ldr	r2, [r7, #8]
 8009454:	441a      	add	r2, r3
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	429a      	cmp	r2, r3
 800945c:	d118      	bne.n	8009490 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681a      	ldr	r2, [r3, #0]
 8009462:	4b15      	ldr	r3, [pc, #84]	; (80094b8 <prvInsertBlockIntoFreeList+0xb0>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	429a      	cmp	r2, r3
 8009468:	d00d      	beq.n	8009486 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	685a      	ldr	r2, [r3, #4]
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	441a      	add	r2, r3
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	681a      	ldr	r2, [r3, #0]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	601a      	str	r2, [r3, #0]
 8009484:	e008      	b.n	8009498 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009486:	4b0c      	ldr	r3, [pc, #48]	; (80094b8 <prvInsertBlockIntoFreeList+0xb0>)
 8009488:	681a      	ldr	r2, [r3, #0]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	601a      	str	r2, [r3, #0]
 800948e:	e003      	b.n	8009498 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681a      	ldr	r2, [r3, #0]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009498:	68fa      	ldr	r2, [r7, #12]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	429a      	cmp	r2, r3
 800949e:	d002      	beq.n	80094a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	687a      	ldr	r2, [r7, #4]
 80094a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094a6:	bf00      	nop
 80094a8:	3714      	adds	r7, #20
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr
 80094b2:	bf00      	nop
 80094b4:	240043ac 	.word	0x240043ac
 80094b8:	240043b4 	.word	0x240043b4

080094bc <__cvt>:
 80094bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094be:	ed2d 8b02 	vpush	{d8}
 80094c2:	eeb0 8b40 	vmov.f64	d8, d0
 80094c6:	b085      	sub	sp, #20
 80094c8:	4617      	mov	r7, r2
 80094ca:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80094cc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80094ce:	ee18 2a90 	vmov	r2, s17
 80094d2:	f025 0520 	bic.w	r5, r5, #32
 80094d6:	2a00      	cmp	r2, #0
 80094d8:	bfb6      	itet	lt
 80094da:	222d      	movlt	r2, #45	; 0x2d
 80094dc:	2200      	movge	r2, #0
 80094de:	eeb1 8b40 	vneglt.f64	d8, d0
 80094e2:	2d46      	cmp	r5, #70	; 0x46
 80094e4:	460c      	mov	r4, r1
 80094e6:	701a      	strb	r2, [r3, #0]
 80094e8:	d004      	beq.n	80094f4 <__cvt+0x38>
 80094ea:	2d45      	cmp	r5, #69	; 0x45
 80094ec:	d100      	bne.n	80094f0 <__cvt+0x34>
 80094ee:	3401      	adds	r4, #1
 80094f0:	2102      	movs	r1, #2
 80094f2:	e000      	b.n	80094f6 <__cvt+0x3a>
 80094f4:	2103      	movs	r1, #3
 80094f6:	ab03      	add	r3, sp, #12
 80094f8:	9301      	str	r3, [sp, #4]
 80094fa:	ab02      	add	r3, sp, #8
 80094fc:	9300      	str	r3, [sp, #0]
 80094fe:	4622      	mov	r2, r4
 8009500:	4633      	mov	r3, r6
 8009502:	eeb0 0b48 	vmov.f64	d0, d8
 8009506:	f000 fea7 	bl	800a258 <_dtoa_r>
 800950a:	2d47      	cmp	r5, #71	; 0x47
 800950c:	d101      	bne.n	8009512 <__cvt+0x56>
 800950e:	07fb      	lsls	r3, r7, #31
 8009510:	d51a      	bpl.n	8009548 <__cvt+0x8c>
 8009512:	2d46      	cmp	r5, #70	; 0x46
 8009514:	eb00 0204 	add.w	r2, r0, r4
 8009518:	d10c      	bne.n	8009534 <__cvt+0x78>
 800951a:	7803      	ldrb	r3, [r0, #0]
 800951c:	2b30      	cmp	r3, #48	; 0x30
 800951e:	d107      	bne.n	8009530 <__cvt+0x74>
 8009520:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009528:	bf1c      	itt	ne
 800952a:	f1c4 0401 	rsbne	r4, r4, #1
 800952e:	6034      	strne	r4, [r6, #0]
 8009530:	6833      	ldr	r3, [r6, #0]
 8009532:	441a      	add	r2, r3
 8009534:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800953c:	bf08      	it	eq
 800953e:	9203      	streq	r2, [sp, #12]
 8009540:	2130      	movs	r1, #48	; 0x30
 8009542:	9b03      	ldr	r3, [sp, #12]
 8009544:	4293      	cmp	r3, r2
 8009546:	d307      	bcc.n	8009558 <__cvt+0x9c>
 8009548:	9b03      	ldr	r3, [sp, #12]
 800954a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800954c:	1a1b      	subs	r3, r3, r0
 800954e:	6013      	str	r3, [r2, #0]
 8009550:	b005      	add	sp, #20
 8009552:	ecbd 8b02 	vpop	{d8}
 8009556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009558:	1c5c      	adds	r4, r3, #1
 800955a:	9403      	str	r4, [sp, #12]
 800955c:	7019      	strb	r1, [r3, #0]
 800955e:	e7f0      	b.n	8009542 <__cvt+0x86>

08009560 <__exponent>:
 8009560:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009562:	4603      	mov	r3, r0
 8009564:	2900      	cmp	r1, #0
 8009566:	bfb8      	it	lt
 8009568:	4249      	neglt	r1, r1
 800956a:	f803 2b02 	strb.w	r2, [r3], #2
 800956e:	bfb4      	ite	lt
 8009570:	222d      	movlt	r2, #45	; 0x2d
 8009572:	222b      	movge	r2, #43	; 0x2b
 8009574:	2909      	cmp	r1, #9
 8009576:	7042      	strb	r2, [r0, #1]
 8009578:	dd2a      	ble.n	80095d0 <__exponent+0x70>
 800957a:	f10d 0207 	add.w	r2, sp, #7
 800957e:	4617      	mov	r7, r2
 8009580:	260a      	movs	r6, #10
 8009582:	4694      	mov	ip, r2
 8009584:	fb91 f5f6 	sdiv	r5, r1, r6
 8009588:	fb06 1415 	mls	r4, r6, r5, r1
 800958c:	3430      	adds	r4, #48	; 0x30
 800958e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009592:	460c      	mov	r4, r1
 8009594:	2c63      	cmp	r4, #99	; 0x63
 8009596:	f102 32ff 	add.w	r2, r2, #4294967295
 800959a:	4629      	mov	r1, r5
 800959c:	dcf1      	bgt.n	8009582 <__exponent+0x22>
 800959e:	3130      	adds	r1, #48	; 0x30
 80095a0:	f1ac 0402 	sub.w	r4, ip, #2
 80095a4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80095a8:	1c41      	adds	r1, r0, #1
 80095aa:	4622      	mov	r2, r4
 80095ac:	42ba      	cmp	r2, r7
 80095ae:	d30a      	bcc.n	80095c6 <__exponent+0x66>
 80095b0:	f10d 0209 	add.w	r2, sp, #9
 80095b4:	eba2 020c 	sub.w	r2, r2, ip
 80095b8:	42bc      	cmp	r4, r7
 80095ba:	bf88      	it	hi
 80095bc:	2200      	movhi	r2, #0
 80095be:	4413      	add	r3, r2
 80095c0:	1a18      	subs	r0, r3, r0
 80095c2:	b003      	add	sp, #12
 80095c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095c6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80095ca:	f801 5f01 	strb.w	r5, [r1, #1]!
 80095ce:	e7ed      	b.n	80095ac <__exponent+0x4c>
 80095d0:	2330      	movs	r3, #48	; 0x30
 80095d2:	3130      	adds	r1, #48	; 0x30
 80095d4:	7083      	strb	r3, [r0, #2]
 80095d6:	70c1      	strb	r1, [r0, #3]
 80095d8:	1d03      	adds	r3, r0, #4
 80095da:	e7f1      	b.n	80095c0 <__exponent+0x60>
 80095dc:	0000      	movs	r0, r0
	...

080095e0 <_printf_float>:
 80095e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095e4:	b08b      	sub	sp, #44	; 0x2c
 80095e6:	460c      	mov	r4, r1
 80095e8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80095ec:	4616      	mov	r6, r2
 80095ee:	461f      	mov	r7, r3
 80095f0:	4605      	mov	r5, r0
 80095f2:	f000 fccd 	bl	8009f90 <_localeconv_r>
 80095f6:	f8d0 b000 	ldr.w	fp, [r0]
 80095fa:	4658      	mov	r0, fp
 80095fc:	f7f6 fed8 	bl	80003b0 <strlen>
 8009600:	2300      	movs	r3, #0
 8009602:	9308      	str	r3, [sp, #32]
 8009604:	f8d8 3000 	ldr.w	r3, [r8]
 8009608:	f894 9018 	ldrb.w	r9, [r4, #24]
 800960c:	6822      	ldr	r2, [r4, #0]
 800960e:	3307      	adds	r3, #7
 8009610:	f023 0307 	bic.w	r3, r3, #7
 8009614:	f103 0108 	add.w	r1, r3, #8
 8009618:	f8c8 1000 	str.w	r1, [r8]
 800961c:	ed93 0b00 	vldr	d0, [r3]
 8009620:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8009880 <_printf_float+0x2a0>
 8009624:	eeb0 7bc0 	vabs.f64	d7, d0
 8009628:	eeb4 7b46 	vcmp.f64	d7, d6
 800962c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009630:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8009634:	4682      	mov	sl, r0
 8009636:	dd24      	ble.n	8009682 <_printf_float+0xa2>
 8009638:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800963c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009640:	d502      	bpl.n	8009648 <_printf_float+0x68>
 8009642:	232d      	movs	r3, #45	; 0x2d
 8009644:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009648:	498f      	ldr	r1, [pc, #572]	; (8009888 <_printf_float+0x2a8>)
 800964a:	4b90      	ldr	r3, [pc, #576]	; (800988c <_printf_float+0x2ac>)
 800964c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8009650:	bf94      	ite	ls
 8009652:	4688      	movls	r8, r1
 8009654:	4698      	movhi	r8, r3
 8009656:	2303      	movs	r3, #3
 8009658:	6123      	str	r3, [r4, #16]
 800965a:	f022 0204 	bic.w	r2, r2, #4
 800965e:	2300      	movs	r3, #0
 8009660:	6022      	str	r2, [r4, #0]
 8009662:	9304      	str	r3, [sp, #16]
 8009664:	9700      	str	r7, [sp, #0]
 8009666:	4633      	mov	r3, r6
 8009668:	aa09      	add	r2, sp, #36	; 0x24
 800966a:	4621      	mov	r1, r4
 800966c:	4628      	mov	r0, r5
 800966e:	f000 f9d1 	bl	8009a14 <_printf_common>
 8009672:	3001      	adds	r0, #1
 8009674:	f040 808a 	bne.w	800978c <_printf_float+0x1ac>
 8009678:	f04f 30ff 	mov.w	r0, #4294967295
 800967c:	b00b      	add	sp, #44	; 0x2c
 800967e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009682:	eeb4 0b40 	vcmp.f64	d0, d0
 8009686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800968a:	d709      	bvc.n	80096a0 <_printf_float+0xc0>
 800968c:	ee10 3a90 	vmov	r3, s1
 8009690:	2b00      	cmp	r3, #0
 8009692:	bfbc      	itt	lt
 8009694:	232d      	movlt	r3, #45	; 0x2d
 8009696:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800969a:	497d      	ldr	r1, [pc, #500]	; (8009890 <_printf_float+0x2b0>)
 800969c:	4b7d      	ldr	r3, [pc, #500]	; (8009894 <_printf_float+0x2b4>)
 800969e:	e7d5      	b.n	800964c <_printf_float+0x6c>
 80096a0:	6863      	ldr	r3, [r4, #4]
 80096a2:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80096a6:	9104      	str	r1, [sp, #16]
 80096a8:	1c59      	adds	r1, r3, #1
 80096aa:	d13c      	bne.n	8009726 <_printf_float+0x146>
 80096ac:	2306      	movs	r3, #6
 80096ae:	6063      	str	r3, [r4, #4]
 80096b0:	2300      	movs	r3, #0
 80096b2:	9303      	str	r3, [sp, #12]
 80096b4:	ab08      	add	r3, sp, #32
 80096b6:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80096ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80096be:	ab07      	add	r3, sp, #28
 80096c0:	6861      	ldr	r1, [r4, #4]
 80096c2:	9300      	str	r3, [sp, #0]
 80096c4:	6022      	str	r2, [r4, #0]
 80096c6:	f10d 031b 	add.w	r3, sp, #27
 80096ca:	4628      	mov	r0, r5
 80096cc:	f7ff fef6 	bl	80094bc <__cvt>
 80096d0:	9b04      	ldr	r3, [sp, #16]
 80096d2:	9907      	ldr	r1, [sp, #28]
 80096d4:	2b47      	cmp	r3, #71	; 0x47
 80096d6:	4680      	mov	r8, r0
 80096d8:	d108      	bne.n	80096ec <_printf_float+0x10c>
 80096da:	1cc8      	adds	r0, r1, #3
 80096dc:	db02      	blt.n	80096e4 <_printf_float+0x104>
 80096de:	6863      	ldr	r3, [r4, #4]
 80096e0:	4299      	cmp	r1, r3
 80096e2:	dd41      	ble.n	8009768 <_printf_float+0x188>
 80096e4:	f1a9 0902 	sub.w	r9, r9, #2
 80096e8:	fa5f f989 	uxtb.w	r9, r9
 80096ec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80096f0:	d820      	bhi.n	8009734 <_printf_float+0x154>
 80096f2:	3901      	subs	r1, #1
 80096f4:	464a      	mov	r2, r9
 80096f6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80096fa:	9107      	str	r1, [sp, #28]
 80096fc:	f7ff ff30 	bl	8009560 <__exponent>
 8009700:	9a08      	ldr	r2, [sp, #32]
 8009702:	9004      	str	r0, [sp, #16]
 8009704:	1813      	adds	r3, r2, r0
 8009706:	2a01      	cmp	r2, #1
 8009708:	6123      	str	r3, [r4, #16]
 800970a:	dc02      	bgt.n	8009712 <_printf_float+0x132>
 800970c:	6822      	ldr	r2, [r4, #0]
 800970e:	07d2      	lsls	r2, r2, #31
 8009710:	d501      	bpl.n	8009716 <_printf_float+0x136>
 8009712:	3301      	adds	r3, #1
 8009714:	6123      	str	r3, [r4, #16]
 8009716:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d0a2      	beq.n	8009664 <_printf_float+0x84>
 800971e:	232d      	movs	r3, #45	; 0x2d
 8009720:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009724:	e79e      	b.n	8009664 <_printf_float+0x84>
 8009726:	9904      	ldr	r1, [sp, #16]
 8009728:	2947      	cmp	r1, #71	; 0x47
 800972a:	d1c1      	bne.n	80096b0 <_printf_float+0xd0>
 800972c:	2b00      	cmp	r3, #0
 800972e:	d1bf      	bne.n	80096b0 <_printf_float+0xd0>
 8009730:	2301      	movs	r3, #1
 8009732:	e7bc      	b.n	80096ae <_printf_float+0xce>
 8009734:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8009738:	d118      	bne.n	800976c <_printf_float+0x18c>
 800973a:	2900      	cmp	r1, #0
 800973c:	6863      	ldr	r3, [r4, #4]
 800973e:	dd0b      	ble.n	8009758 <_printf_float+0x178>
 8009740:	6121      	str	r1, [r4, #16]
 8009742:	b913      	cbnz	r3, 800974a <_printf_float+0x16a>
 8009744:	6822      	ldr	r2, [r4, #0]
 8009746:	07d0      	lsls	r0, r2, #31
 8009748:	d502      	bpl.n	8009750 <_printf_float+0x170>
 800974a:	3301      	adds	r3, #1
 800974c:	440b      	add	r3, r1
 800974e:	6123      	str	r3, [r4, #16]
 8009750:	2300      	movs	r3, #0
 8009752:	65a1      	str	r1, [r4, #88]	; 0x58
 8009754:	9304      	str	r3, [sp, #16]
 8009756:	e7de      	b.n	8009716 <_printf_float+0x136>
 8009758:	b913      	cbnz	r3, 8009760 <_printf_float+0x180>
 800975a:	6822      	ldr	r2, [r4, #0]
 800975c:	07d2      	lsls	r2, r2, #31
 800975e:	d501      	bpl.n	8009764 <_printf_float+0x184>
 8009760:	3302      	adds	r3, #2
 8009762:	e7f4      	b.n	800974e <_printf_float+0x16e>
 8009764:	2301      	movs	r3, #1
 8009766:	e7f2      	b.n	800974e <_printf_float+0x16e>
 8009768:	f04f 0967 	mov.w	r9, #103	; 0x67
 800976c:	9b08      	ldr	r3, [sp, #32]
 800976e:	4299      	cmp	r1, r3
 8009770:	db05      	blt.n	800977e <_printf_float+0x19e>
 8009772:	6823      	ldr	r3, [r4, #0]
 8009774:	6121      	str	r1, [r4, #16]
 8009776:	07d8      	lsls	r0, r3, #31
 8009778:	d5ea      	bpl.n	8009750 <_printf_float+0x170>
 800977a:	1c4b      	adds	r3, r1, #1
 800977c:	e7e7      	b.n	800974e <_printf_float+0x16e>
 800977e:	2900      	cmp	r1, #0
 8009780:	bfd4      	ite	le
 8009782:	f1c1 0202 	rsble	r2, r1, #2
 8009786:	2201      	movgt	r2, #1
 8009788:	4413      	add	r3, r2
 800978a:	e7e0      	b.n	800974e <_printf_float+0x16e>
 800978c:	6823      	ldr	r3, [r4, #0]
 800978e:	055a      	lsls	r2, r3, #21
 8009790:	d407      	bmi.n	80097a2 <_printf_float+0x1c2>
 8009792:	6923      	ldr	r3, [r4, #16]
 8009794:	4642      	mov	r2, r8
 8009796:	4631      	mov	r1, r6
 8009798:	4628      	mov	r0, r5
 800979a:	47b8      	blx	r7
 800979c:	3001      	adds	r0, #1
 800979e:	d12a      	bne.n	80097f6 <_printf_float+0x216>
 80097a0:	e76a      	b.n	8009678 <_printf_float+0x98>
 80097a2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80097a6:	f240 80e0 	bls.w	800996a <_printf_float+0x38a>
 80097aa:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80097ae:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80097b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097b6:	d133      	bne.n	8009820 <_printf_float+0x240>
 80097b8:	4a37      	ldr	r2, [pc, #220]	; (8009898 <_printf_float+0x2b8>)
 80097ba:	2301      	movs	r3, #1
 80097bc:	4631      	mov	r1, r6
 80097be:	4628      	mov	r0, r5
 80097c0:	47b8      	blx	r7
 80097c2:	3001      	adds	r0, #1
 80097c4:	f43f af58 	beq.w	8009678 <_printf_float+0x98>
 80097c8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80097cc:	429a      	cmp	r2, r3
 80097ce:	db02      	blt.n	80097d6 <_printf_float+0x1f6>
 80097d0:	6823      	ldr	r3, [r4, #0]
 80097d2:	07d8      	lsls	r0, r3, #31
 80097d4:	d50f      	bpl.n	80097f6 <_printf_float+0x216>
 80097d6:	4653      	mov	r3, sl
 80097d8:	465a      	mov	r2, fp
 80097da:	4631      	mov	r1, r6
 80097dc:	4628      	mov	r0, r5
 80097de:	47b8      	blx	r7
 80097e0:	3001      	adds	r0, #1
 80097e2:	f43f af49 	beq.w	8009678 <_printf_float+0x98>
 80097e6:	f04f 0800 	mov.w	r8, #0
 80097ea:	f104 091a 	add.w	r9, r4, #26
 80097ee:	9b08      	ldr	r3, [sp, #32]
 80097f0:	3b01      	subs	r3, #1
 80097f2:	4543      	cmp	r3, r8
 80097f4:	dc09      	bgt.n	800980a <_printf_float+0x22a>
 80097f6:	6823      	ldr	r3, [r4, #0]
 80097f8:	079b      	lsls	r3, r3, #30
 80097fa:	f100 8106 	bmi.w	8009a0a <_printf_float+0x42a>
 80097fe:	68e0      	ldr	r0, [r4, #12]
 8009800:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009802:	4298      	cmp	r0, r3
 8009804:	bfb8      	it	lt
 8009806:	4618      	movlt	r0, r3
 8009808:	e738      	b.n	800967c <_printf_float+0x9c>
 800980a:	2301      	movs	r3, #1
 800980c:	464a      	mov	r2, r9
 800980e:	4631      	mov	r1, r6
 8009810:	4628      	mov	r0, r5
 8009812:	47b8      	blx	r7
 8009814:	3001      	adds	r0, #1
 8009816:	f43f af2f 	beq.w	8009678 <_printf_float+0x98>
 800981a:	f108 0801 	add.w	r8, r8, #1
 800981e:	e7e6      	b.n	80097ee <_printf_float+0x20e>
 8009820:	9b07      	ldr	r3, [sp, #28]
 8009822:	2b00      	cmp	r3, #0
 8009824:	dc3a      	bgt.n	800989c <_printf_float+0x2bc>
 8009826:	4a1c      	ldr	r2, [pc, #112]	; (8009898 <_printf_float+0x2b8>)
 8009828:	2301      	movs	r3, #1
 800982a:	4631      	mov	r1, r6
 800982c:	4628      	mov	r0, r5
 800982e:	47b8      	blx	r7
 8009830:	3001      	adds	r0, #1
 8009832:	f43f af21 	beq.w	8009678 <_printf_float+0x98>
 8009836:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800983a:	4313      	orrs	r3, r2
 800983c:	d102      	bne.n	8009844 <_printf_float+0x264>
 800983e:	6823      	ldr	r3, [r4, #0]
 8009840:	07d9      	lsls	r1, r3, #31
 8009842:	d5d8      	bpl.n	80097f6 <_printf_float+0x216>
 8009844:	4653      	mov	r3, sl
 8009846:	465a      	mov	r2, fp
 8009848:	4631      	mov	r1, r6
 800984a:	4628      	mov	r0, r5
 800984c:	47b8      	blx	r7
 800984e:	3001      	adds	r0, #1
 8009850:	f43f af12 	beq.w	8009678 <_printf_float+0x98>
 8009854:	f04f 0900 	mov.w	r9, #0
 8009858:	f104 0a1a 	add.w	sl, r4, #26
 800985c:	9b07      	ldr	r3, [sp, #28]
 800985e:	425b      	negs	r3, r3
 8009860:	454b      	cmp	r3, r9
 8009862:	dc01      	bgt.n	8009868 <_printf_float+0x288>
 8009864:	9b08      	ldr	r3, [sp, #32]
 8009866:	e795      	b.n	8009794 <_printf_float+0x1b4>
 8009868:	2301      	movs	r3, #1
 800986a:	4652      	mov	r2, sl
 800986c:	4631      	mov	r1, r6
 800986e:	4628      	mov	r0, r5
 8009870:	47b8      	blx	r7
 8009872:	3001      	adds	r0, #1
 8009874:	f43f af00 	beq.w	8009678 <_printf_float+0x98>
 8009878:	f109 0901 	add.w	r9, r9, #1
 800987c:	e7ee      	b.n	800985c <_printf_float+0x27c>
 800987e:	bf00      	nop
 8009880:	ffffffff 	.word	0xffffffff
 8009884:	7fefffff 	.word	0x7fefffff
 8009888:	0800c1ec 	.word	0x0800c1ec
 800988c:	0800c1f0 	.word	0x0800c1f0
 8009890:	0800c1f4 	.word	0x0800c1f4
 8009894:	0800c1f8 	.word	0x0800c1f8
 8009898:	0800c1fc 	.word	0x0800c1fc
 800989c:	9a08      	ldr	r2, [sp, #32]
 800989e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80098a0:	429a      	cmp	r2, r3
 80098a2:	bfa8      	it	ge
 80098a4:	461a      	movge	r2, r3
 80098a6:	2a00      	cmp	r2, #0
 80098a8:	4691      	mov	r9, r2
 80098aa:	dc38      	bgt.n	800991e <_printf_float+0x33e>
 80098ac:	2300      	movs	r3, #0
 80098ae:	9305      	str	r3, [sp, #20]
 80098b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098b4:	f104 021a 	add.w	r2, r4, #26
 80098b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80098ba:	9905      	ldr	r1, [sp, #20]
 80098bc:	9304      	str	r3, [sp, #16]
 80098be:	eba3 0309 	sub.w	r3, r3, r9
 80098c2:	428b      	cmp	r3, r1
 80098c4:	dc33      	bgt.n	800992e <_printf_float+0x34e>
 80098c6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80098ca:	429a      	cmp	r2, r3
 80098cc:	db3c      	blt.n	8009948 <_printf_float+0x368>
 80098ce:	6823      	ldr	r3, [r4, #0]
 80098d0:	07da      	lsls	r2, r3, #31
 80098d2:	d439      	bmi.n	8009948 <_printf_float+0x368>
 80098d4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80098d8:	eba2 0903 	sub.w	r9, r2, r3
 80098dc:	9b04      	ldr	r3, [sp, #16]
 80098de:	1ad2      	subs	r2, r2, r3
 80098e0:	4591      	cmp	r9, r2
 80098e2:	bfa8      	it	ge
 80098e4:	4691      	movge	r9, r2
 80098e6:	f1b9 0f00 	cmp.w	r9, #0
 80098ea:	dc35      	bgt.n	8009958 <_printf_float+0x378>
 80098ec:	f04f 0800 	mov.w	r8, #0
 80098f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098f4:	f104 0a1a 	add.w	sl, r4, #26
 80098f8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80098fc:	1a9b      	subs	r3, r3, r2
 80098fe:	eba3 0309 	sub.w	r3, r3, r9
 8009902:	4543      	cmp	r3, r8
 8009904:	f77f af77 	ble.w	80097f6 <_printf_float+0x216>
 8009908:	2301      	movs	r3, #1
 800990a:	4652      	mov	r2, sl
 800990c:	4631      	mov	r1, r6
 800990e:	4628      	mov	r0, r5
 8009910:	47b8      	blx	r7
 8009912:	3001      	adds	r0, #1
 8009914:	f43f aeb0 	beq.w	8009678 <_printf_float+0x98>
 8009918:	f108 0801 	add.w	r8, r8, #1
 800991c:	e7ec      	b.n	80098f8 <_printf_float+0x318>
 800991e:	4613      	mov	r3, r2
 8009920:	4631      	mov	r1, r6
 8009922:	4642      	mov	r2, r8
 8009924:	4628      	mov	r0, r5
 8009926:	47b8      	blx	r7
 8009928:	3001      	adds	r0, #1
 800992a:	d1bf      	bne.n	80098ac <_printf_float+0x2cc>
 800992c:	e6a4      	b.n	8009678 <_printf_float+0x98>
 800992e:	2301      	movs	r3, #1
 8009930:	4631      	mov	r1, r6
 8009932:	4628      	mov	r0, r5
 8009934:	9204      	str	r2, [sp, #16]
 8009936:	47b8      	blx	r7
 8009938:	3001      	adds	r0, #1
 800993a:	f43f ae9d 	beq.w	8009678 <_printf_float+0x98>
 800993e:	9b05      	ldr	r3, [sp, #20]
 8009940:	9a04      	ldr	r2, [sp, #16]
 8009942:	3301      	adds	r3, #1
 8009944:	9305      	str	r3, [sp, #20]
 8009946:	e7b7      	b.n	80098b8 <_printf_float+0x2d8>
 8009948:	4653      	mov	r3, sl
 800994a:	465a      	mov	r2, fp
 800994c:	4631      	mov	r1, r6
 800994e:	4628      	mov	r0, r5
 8009950:	47b8      	blx	r7
 8009952:	3001      	adds	r0, #1
 8009954:	d1be      	bne.n	80098d4 <_printf_float+0x2f4>
 8009956:	e68f      	b.n	8009678 <_printf_float+0x98>
 8009958:	9a04      	ldr	r2, [sp, #16]
 800995a:	464b      	mov	r3, r9
 800995c:	4442      	add	r2, r8
 800995e:	4631      	mov	r1, r6
 8009960:	4628      	mov	r0, r5
 8009962:	47b8      	blx	r7
 8009964:	3001      	adds	r0, #1
 8009966:	d1c1      	bne.n	80098ec <_printf_float+0x30c>
 8009968:	e686      	b.n	8009678 <_printf_float+0x98>
 800996a:	9a08      	ldr	r2, [sp, #32]
 800996c:	2a01      	cmp	r2, #1
 800996e:	dc01      	bgt.n	8009974 <_printf_float+0x394>
 8009970:	07db      	lsls	r3, r3, #31
 8009972:	d537      	bpl.n	80099e4 <_printf_float+0x404>
 8009974:	2301      	movs	r3, #1
 8009976:	4642      	mov	r2, r8
 8009978:	4631      	mov	r1, r6
 800997a:	4628      	mov	r0, r5
 800997c:	47b8      	blx	r7
 800997e:	3001      	adds	r0, #1
 8009980:	f43f ae7a 	beq.w	8009678 <_printf_float+0x98>
 8009984:	4653      	mov	r3, sl
 8009986:	465a      	mov	r2, fp
 8009988:	4631      	mov	r1, r6
 800998a:	4628      	mov	r0, r5
 800998c:	47b8      	blx	r7
 800998e:	3001      	adds	r0, #1
 8009990:	f43f ae72 	beq.w	8009678 <_printf_float+0x98>
 8009994:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8009998:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800999c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099a0:	9b08      	ldr	r3, [sp, #32]
 80099a2:	d01a      	beq.n	80099da <_printf_float+0x3fa>
 80099a4:	3b01      	subs	r3, #1
 80099a6:	f108 0201 	add.w	r2, r8, #1
 80099aa:	4631      	mov	r1, r6
 80099ac:	4628      	mov	r0, r5
 80099ae:	47b8      	blx	r7
 80099b0:	3001      	adds	r0, #1
 80099b2:	d10e      	bne.n	80099d2 <_printf_float+0x3f2>
 80099b4:	e660      	b.n	8009678 <_printf_float+0x98>
 80099b6:	2301      	movs	r3, #1
 80099b8:	464a      	mov	r2, r9
 80099ba:	4631      	mov	r1, r6
 80099bc:	4628      	mov	r0, r5
 80099be:	47b8      	blx	r7
 80099c0:	3001      	adds	r0, #1
 80099c2:	f43f ae59 	beq.w	8009678 <_printf_float+0x98>
 80099c6:	f108 0801 	add.w	r8, r8, #1
 80099ca:	9b08      	ldr	r3, [sp, #32]
 80099cc:	3b01      	subs	r3, #1
 80099ce:	4543      	cmp	r3, r8
 80099d0:	dcf1      	bgt.n	80099b6 <_printf_float+0x3d6>
 80099d2:	9b04      	ldr	r3, [sp, #16]
 80099d4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80099d8:	e6dd      	b.n	8009796 <_printf_float+0x1b6>
 80099da:	f04f 0800 	mov.w	r8, #0
 80099de:	f104 091a 	add.w	r9, r4, #26
 80099e2:	e7f2      	b.n	80099ca <_printf_float+0x3ea>
 80099e4:	2301      	movs	r3, #1
 80099e6:	4642      	mov	r2, r8
 80099e8:	e7df      	b.n	80099aa <_printf_float+0x3ca>
 80099ea:	2301      	movs	r3, #1
 80099ec:	464a      	mov	r2, r9
 80099ee:	4631      	mov	r1, r6
 80099f0:	4628      	mov	r0, r5
 80099f2:	47b8      	blx	r7
 80099f4:	3001      	adds	r0, #1
 80099f6:	f43f ae3f 	beq.w	8009678 <_printf_float+0x98>
 80099fa:	f108 0801 	add.w	r8, r8, #1
 80099fe:	68e3      	ldr	r3, [r4, #12]
 8009a00:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a02:	1a5b      	subs	r3, r3, r1
 8009a04:	4543      	cmp	r3, r8
 8009a06:	dcf0      	bgt.n	80099ea <_printf_float+0x40a>
 8009a08:	e6f9      	b.n	80097fe <_printf_float+0x21e>
 8009a0a:	f04f 0800 	mov.w	r8, #0
 8009a0e:	f104 0919 	add.w	r9, r4, #25
 8009a12:	e7f4      	b.n	80099fe <_printf_float+0x41e>

08009a14 <_printf_common>:
 8009a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a18:	4616      	mov	r6, r2
 8009a1a:	4699      	mov	r9, r3
 8009a1c:	688a      	ldr	r2, [r1, #8]
 8009a1e:	690b      	ldr	r3, [r1, #16]
 8009a20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a24:	4293      	cmp	r3, r2
 8009a26:	bfb8      	it	lt
 8009a28:	4613      	movlt	r3, r2
 8009a2a:	6033      	str	r3, [r6, #0]
 8009a2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a30:	4607      	mov	r7, r0
 8009a32:	460c      	mov	r4, r1
 8009a34:	b10a      	cbz	r2, 8009a3a <_printf_common+0x26>
 8009a36:	3301      	adds	r3, #1
 8009a38:	6033      	str	r3, [r6, #0]
 8009a3a:	6823      	ldr	r3, [r4, #0]
 8009a3c:	0699      	lsls	r1, r3, #26
 8009a3e:	bf42      	ittt	mi
 8009a40:	6833      	ldrmi	r3, [r6, #0]
 8009a42:	3302      	addmi	r3, #2
 8009a44:	6033      	strmi	r3, [r6, #0]
 8009a46:	6825      	ldr	r5, [r4, #0]
 8009a48:	f015 0506 	ands.w	r5, r5, #6
 8009a4c:	d106      	bne.n	8009a5c <_printf_common+0x48>
 8009a4e:	f104 0a19 	add.w	sl, r4, #25
 8009a52:	68e3      	ldr	r3, [r4, #12]
 8009a54:	6832      	ldr	r2, [r6, #0]
 8009a56:	1a9b      	subs	r3, r3, r2
 8009a58:	42ab      	cmp	r3, r5
 8009a5a:	dc26      	bgt.n	8009aaa <_printf_common+0x96>
 8009a5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009a60:	1e13      	subs	r3, r2, #0
 8009a62:	6822      	ldr	r2, [r4, #0]
 8009a64:	bf18      	it	ne
 8009a66:	2301      	movne	r3, #1
 8009a68:	0692      	lsls	r2, r2, #26
 8009a6a:	d42b      	bmi.n	8009ac4 <_printf_common+0xb0>
 8009a6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a70:	4649      	mov	r1, r9
 8009a72:	4638      	mov	r0, r7
 8009a74:	47c0      	blx	r8
 8009a76:	3001      	adds	r0, #1
 8009a78:	d01e      	beq.n	8009ab8 <_printf_common+0xa4>
 8009a7a:	6823      	ldr	r3, [r4, #0]
 8009a7c:	6922      	ldr	r2, [r4, #16]
 8009a7e:	f003 0306 	and.w	r3, r3, #6
 8009a82:	2b04      	cmp	r3, #4
 8009a84:	bf02      	ittt	eq
 8009a86:	68e5      	ldreq	r5, [r4, #12]
 8009a88:	6833      	ldreq	r3, [r6, #0]
 8009a8a:	1aed      	subeq	r5, r5, r3
 8009a8c:	68a3      	ldr	r3, [r4, #8]
 8009a8e:	bf0c      	ite	eq
 8009a90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a94:	2500      	movne	r5, #0
 8009a96:	4293      	cmp	r3, r2
 8009a98:	bfc4      	itt	gt
 8009a9a:	1a9b      	subgt	r3, r3, r2
 8009a9c:	18ed      	addgt	r5, r5, r3
 8009a9e:	2600      	movs	r6, #0
 8009aa0:	341a      	adds	r4, #26
 8009aa2:	42b5      	cmp	r5, r6
 8009aa4:	d11a      	bne.n	8009adc <_printf_common+0xc8>
 8009aa6:	2000      	movs	r0, #0
 8009aa8:	e008      	b.n	8009abc <_printf_common+0xa8>
 8009aaa:	2301      	movs	r3, #1
 8009aac:	4652      	mov	r2, sl
 8009aae:	4649      	mov	r1, r9
 8009ab0:	4638      	mov	r0, r7
 8009ab2:	47c0      	blx	r8
 8009ab4:	3001      	adds	r0, #1
 8009ab6:	d103      	bne.n	8009ac0 <_printf_common+0xac>
 8009ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8009abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ac0:	3501      	adds	r5, #1
 8009ac2:	e7c6      	b.n	8009a52 <_printf_common+0x3e>
 8009ac4:	18e1      	adds	r1, r4, r3
 8009ac6:	1c5a      	adds	r2, r3, #1
 8009ac8:	2030      	movs	r0, #48	; 0x30
 8009aca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009ace:	4422      	add	r2, r4
 8009ad0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ad4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ad8:	3302      	adds	r3, #2
 8009ada:	e7c7      	b.n	8009a6c <_printf_common+0x58>
 8009adc:	2301      	movs	r3, #1
 8009ade:	4622      	mov	r2, r4
 8009ae0:	4649      	mov	r1, r9
 8009ae2:	4638      	mov	r0, r7
 8009ae4:	47c0      	blx	r8
 8009ae6:	3001      	adds	r0, #1
 8009ae8:	d0e6      	beq.n	8009ab8 <_printf_common+0xa4>
 8009aea:	3601      	adds	r6, #1
 8009aec:	e7d9      	b.n	8009aa2 <_printf_common+0x8e>
	...

08009af0 <_printf_i>:
 8009af0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009af4:	7e0f      	ldrb	r7, [r1, #24]
 8009af6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009af8:	2f78      	cmp	r7, #120	; 0x78
 8009afa:	4691      	mov	r9, r2
 8009afc:	4680      	mov	r8, r0
 8009afe:	460c      	mov	r4, r1
 8009b00:	469a      	mov	sl, r3
 8009b02:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009b06:	d807      	bhi.n	8009b18 <_printf_i+0x28>
 8009b08:	2f62      	cmp	r7, #98	; 0x62
 8009b0a:	d80a      	bhi.n	8009b22 <_printf_i+0x32>
 8009b0c:	2f00      	cmp	r7, #0
 8009b0e:	f000 80d4 	beq.w	8009cba <_printf_i+0x1ca>
 8009b12:	2f58      	cmp	r7, #88	; 0x58
 8009b14:	f000 80c0 	beq.w	8009c98 <_printf_i+0x1a8>
 8009b18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009b20:	e03a      	b.n	8009b98 <_printf_i+0xa8>
 8009b22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009b26:	2b15      	cmp	r3, #21
 8009b28:	d8f6      	bhi.n	8009b18 <_printf_i+0x28>
 8009b2a:	a101      	add	r1, pc, #4	; (adr r1, 8009b30 <_printf_i+0x40>)
 8009b2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b30:	08009b89 	.word	0x08009b89
 8009b34:	08009b9d 	.word	0x08009b9d
 8009b38:	08009b19 	.word	0x08009b19
 8009b3c:	08009b19 	.word	0x08009b19
 8009b40:	08009b19 	.word	0x08009b19
 8009b44:	08009b19 	.word	0x08009b19
 8009b48:	08009b9d 	.word	0x08009b9d
 8009b4c:	08009b19 	.word	0x08009b19
 8009b50:	08009b19 	.word	0x08009b19
 8009b54:	08009b19 	.word	0x08009b19
 8009b58:	08009b19 	.word	0x08009b19
 8009b5c:	08009ca1 	.word	0x08009ca1
 8009b60:	08009bc9 	.word	0x08009bc9
 8009b64:	08009c5b 	.word	0x08009c5b
 8009b68:	08009b19 	.word	0x08009b19
 8009b6c:	08009b19 	.word	0x08009b19
 8009b70:	08009cc3 	.word	0x08009cc3
 8009b74:	08009b19 	.word	0x08009b19
 8009b78:	08009bc9 	.word	0x08009bc9
 8009b7c:	08009b19 	.word	0x08009b19
 8009b80:	08009b19 	.word	0x08009b19
 8009b84:	08009c63 	.word	0x08009c63
 8009b88:	682b      	ldr	r3, [r5, #0]
 8009b8a:	1d1a      	adds	r2, r3, #4
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	602a      	str	r2, [r5, #0]
 8009b90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e09f      	b.n	8009cdc <_printf_i+0x1ec>
 8009b9c:	6820      	ldr	r0, [r4, #0]
 8009b9e:	682b      	ldr	r3, [r5, #0]
 8009ba0:	0607      	lsls	r7, r0, #24
 8009ba2:	f103 0104 	add.w	r1, r3, #4
 8009ba6:	6029      	str	r1, [r5, #0]
 8009ba8:	d501      	bpl.n	8009bae <_printf_i+0xbe>
 8009baa:	681e      	ldr	r6, [r3, #0]
 8009bac:	e003      	b.n	8009bb6 <_printf_i+0xc6>
 8009bae:	0646      	lsls	r6, r0, #25
 8009bb0:	d5fb      	bpl.n	8009baa <_printf_i+0xba>
 8009bb2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009bb6:	2e00      	cmp	r6, #0
 8009bb8:	da03      	bge.n	8009bc2 <_printf_i+0xd2>
 8009bba:	232d      	movs	r3, #45	; 0x2d
 8009bbc:	4276      	negs	r6, r6
 8009bbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bc2:	485a      	ldr	r0, [pc, #360]	; (8009d2c <_printf_i+0x23c>)
 8009bc4:	230a      	movs	r3, #10
 8009bc6:	e012      	b.n	8009bee <_printf_i+0xfe>
 8009bc8:	682b      	ldr	r3, [r5, #0]
 8009bca:	6820      	ldr	r0, [r4, #0]
 8009bcc:	1d19      	adds	r1, r3, #4
 8009bce:	6029      	str	r1, [r5, #0]
 8009bd0:	0605      	lsls	r5, r0, #24
 8009bd2:	d501      	bpl.n	8009bd8 <_printf_i+0xe8>
 8009bd4:	681e      	ldr	r6, [r3, #0]
 8009bd6:	e002      	b.n	8009bde <_printf_i+0xee>
 8009bd8:	0641      	lsls	r1, r0, #25
 8009bda:	d5fb      	bpl.n	8009bd4 <_printf_i+0xe4>
 8009bdc:	881e      	ldrh	r6, [r3, #0]
 8009bde:	4853      	ldr	r0, [pc, #332]	; (8009d2c <_printf_i+0x23c>)
 8009be0:	2f6f      	cmp	r7, #111	; 0x6f
 8009be2:	bf0c      	ite	eq
 8009be4:	2308      	moveq	r3, #8
 8009be6:	230a      	movne	r3, #10
 8009be8:	2100      	movs	r1, #0
 8009bea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009bee:	6865      	ldr	r5, [r4, #4]
 8009bf0:	60a5      	str	r5, [r4, #8]
 8009bf2:	2d00      	cmp	r5, #0
 8009bf4:	bfa2      	ittt	ge
 8009bf6:	6821      	ldrge	r1, [r4, #0]
 8009bf8:	f021 0104 	bicge.w	r1, r1, #4
 8009bfc:	6021      	strge	r1, [r4, #0]
 8009bfe:	b90e      	cbnz	r6, 8009c04 <_printf_i+0x114>
 8009c00:	2d00      	cmp	r5, #0
 8009c02:	d04b      	beq.n	8009c9c <_printf_i+0x1ac>
 8009c04:	4615      	mov	r5, r2
 8009c06:	fbb6 f1f3 	udiv	r1, r6, r3
 8009c0a:	fb03 6711 	mls	r7, r3, r1, r6
 8009c0e:	5dc7      	ldrb	r7, [r0, r7]
 8009c10:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009c14:	4637      	mov	r7, r6
 8009c16:	42bb      	cmp	r3, r7
 8009c18:	460e      	mov	r6, r1
 8009c1a:	d9f4      	bls.n	8009c06 <_printf_i+0x116>
 8009c1c:	2b08      	cmp	r3, #8
 8009c1e:	d10b      	bne.n	8009c38 <_printf_i+0x148>
 8009c20:	6823      	ldr	r3, [r4, #0]
 8009c22:	07de      	lsls	r6, r3, #31
 8009c24:	d508      	bpl.n	8009c38 <_printf_i+0x148>
 8009c26:	6923      	ldr	r3, [r4, #16]
 8009c28:	6861      	ldr	r1, [r4, #4]
 8009c2a:	4299      	cmp	r1, r3
 8009c2c:	bfde      	ittt	le
 8009c2e:	2330      	movle	r3, #48	; 0x30
 8009c30:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009c34:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009c38:	1b52      	subs	r2, r2, r5
 8009c3a:	6122      	str	r2, [r4, #16]
 8009c3c:	f8cd a000 	str.w	sl, [sp]
 8009c40:	464b      	mov	r3, r9
 8009c42:	aa03      	add	r2, sp, #12
 8009c44:	4621      	mov	r1, r4
 8009c46:	4640      	mov	r0, r8
 8009c48:	f7ff fee4 	bl	8009a14 <_printf_common>
 8009c4c:	3001      	adds	r0, #1
 8009c4e:	d14a      	bne.n	8009ce6 <_printf_i+0x1f6>
 8009c50:	f04f 30ff 	mov.w	r0, #4294967295
 8009c54:	b004      	add	sp, #16
 8009c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c5a:	6823      	ldr	r3, [r4, #0]
 8009c5c:	f043 0320 	orr.w	r3, r3, #32
 8009c60:	6023      	str	r3, [r4, #0]
 8009c62:	4833      	ldr	r0, [pc, #204]	; (8009d30 <_printf_i+0x240>)
 8009c64:	2778      	movs	r7, #120	; 0x78
 8009c66:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009c6a:	6823      	ldr	r3, [r4, #0]
 8009c6c:	6829      	ldr	r1, [r5, #0]
 8009c6e:	061f      	lsls	r7, r3, #24
 8009c70:	f851 6b04 	ldr.w	r6, [r1], #4
 8009c74:	d402      	bmi.n	8009c7c <_printf_i+0x18c>
 8009c76:	065f      	lsls	r7, r3, #25
 8009c78:	bf48      	it	mi
 8009c7a:	b2b6      	uxthmi	r6, r6
 8009c7c:	07df      	lsls	r7, r3, #31
 8009c7e:	bf48      	it	mi
 8009c80:	f043 0320 	orrmi.w	r3, r3, #32
 8009c84:	6029      	str	r1, [r5, #0]
 8009c86:	bf48      	it	mi
 8009c88:	6023      	strmi	r3, [r4, #0]
 8009c8a:	b91e      	cbnz	r6, 8009c94 <_printf_i+0x1a4>
 8009c8c:	6823      	ldr	r3, [r4, #0]
 8009c8e:	f023 0320 	bic.w	r3, r3, #32
 8009c92:	6023      	str	r3, [r4, #0]
 8009c94:	2310      	movs	r3, #16
 8009c96:	e7a7      	b.n	8009be8 <_printf_i+0xf8>
 8009c98:	4824      	ldr	r0, [pc, #144]	; (8009d2c <_printf_i+0x23c>)
 8009c9a:	e7e4      	b.n	8009c66 <_printf_i+0x176>
 8009c9c:	4615      	mov	r5, r2
 8009c9e:	e7bd      	b.n	8009c1c <_printf_i+0x12c>
 8009ca0:	682b      	ldr	r3, [r5, #0]
 8009ca2:	6826      	ldr	r6, [r4, #0]
 8009ca4:	6961      	ldr	r1, [r4, #20]
 8009ca6:	1d18      	adds	r0, r3, #4
 8009ca8:	6028      	str	r0, [r5, #0]
 8009caa:	0635      	lsls	r5, r6, #24
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	d501      	bpl.n	8009cb4 <_printf_i+0x1c4>
 8009cb0:	6019      	str	r1, [r3, #0]
 8009cb2:	e002      	b.n	8009cba <_printf_i+0x1ca>
 8009cb4:	0670      	lsls	r0, r6, #25
 8009cb6:	d5fb      	bpl.n	8009cb0 <_printf_i+0x1c0>
 8009cb8:	8019      	strh	r1, [r3, #0]
 8009cba:	2300      	movs	r3, #0
 8009cbc:	6123      	str	r3, [r4, #16]
 8009cbe:	4615      	mov	r5, r2
 8009cc0:	e7bc      	b.n	8009c3c <_printf_i+0x14c>
 8009cc2:	682b      	ldr	r3, [r5, #0]
 8009cc4:	1d1a      	adds	r2, r3, #4
 8009cc6:	602a      	str	r2, [r5, #0]
 8009cc8:	681d      	ldr	r5, [r3, #0]
 8009cca:	6862      	ldr	r2, [r4, #4]
 8009ccc:	2100      	movs	r1, #0
 8009cce:	4628      	mov	r0, r5
 8009cd0:	f7f6 fb1e 	bl	8000310 <memchr>
 8009cd4:	b108      	cbz	r0, 8009cda <_printf_i+0x1ea>
 8009cd6:	1b40      	subs	r0, r0, r5
 8009cd8:	6060      	str	r0, [r4, #4]
 8009cda:	6863      	ldr	r3, [r4, #4]
 8009cdc:	6123      	str	r3, [r4, #16]
 8009cde:	2300      	movs	r3, #0
 8009ce0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ce4:	e7aa      	b.n	8009c3c <_printf_i+0x14c>
 8009ce6:	6923      	ldr	r3, [r4, #16]
 8009ce8:	462a      	mov	r2, r5
 8009cea:	4649      	mov	r1, r9
 8009cec:	4640      	mov	r0, r8
 8009cee:	47d0      	blx	sl
 8009cf0:	3001      	adds	r0, #1
 8009cf2:	d0ad      	beq.n	8009c50 <_printf_i+0x160>
 8009cf4:	6823      	ldr	r3, [r4, #0]
 8009cf6:	079b      	lsls	r3, r3, #30
 8009cf8:	d413      	bmi.n	8009d22 <_printf_i+0x232>
 8009cfa:	68e0      	ldr	r0, [r4, #12]
 8009cfc:	9b03      	ldr	r3, [sp, #12]
 8009cfe:	4298      	cmp	r0, r3
 8009d00:	bfb8      	it	lt
 8009d02:	4618      	movlt	r0, r3
 8009d04:	e7a6      	b.n	8009c54 <_printf_i+0x164>
 8009d06:	2301      	movs	r3, #1
 8009d08:	4632      	mov	r2, r6
 8009d0a:	4649      	mov	r1, r9
 8009d0c:	4640      	mov	r0, r8
 8009d0e:	47d0      	blx	sl
 8009d10:	3001      	adds	r0, #1
 8009d12:	d09d      	beq.n	8009c50 <_printf_i+0x160>
 8009d14:	3501      	adds	r5, #1
 8009d16:	68e3      	ldr	r3, [r4, #12]
 8009d18:	9903      	ldr	r1, [sp, #12]
 8009d1a:	1a5b      	subs	r3, r3, r1
 8009d1c:	42ab      	cmp	r3, r5
 8009d1e:	dcf2      	bgt.n	8009d06 <_printf_i+0x216>
 8009d20:	e7eb      	b.n	8009cfa <_printf_i+0x20a>
 8009d22:	2500      	movs	r5, #0
 8009d24:	f104 0619 	add.w	r6, r4, #25
 8009d28:	e7f5      	b.n	8009d16 <_printf_i+0x226>
 8009d2a:	bf00      	nop
 8009d2c:	0800c1fe 	.word	0x0800c1fe
 8009d30:	0800c20f 	.word	0x0800c20f

08009d34 <std>:
 8009d34:	2300      	movs	r3, #0
 8009d36:	b510      	push	{r4, lr}
 8009d38:	4604      	mov	r4, r0
 8009d3a:	e9c0 3300 	strd	r3, r3, [r0]
 8009d3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009d42:	6083      	str	r3, [r0, #8]
 8009d44:	8181      	strh	r1, [r0, #12]
 8009d46:	6643      	str	r3, [r0, #100]	; 0x64
 8009d48:	81c2      	strh	r2, [r0, #14]
 8009d4a:	6183      	str	r3, [r0, #24]
 8009d4c:	4619      	mov	r1, r3
 8009d4e:	2208      	movs	r2, #8
 8009d50:	305c      	adds	r0, #92	; 0x5c
 8009d52:	f000 f914 	bl	8009f7e <memset>
 8009d56:	4b0d      	ldr	r3, [pc, #52]	; (8009d8c <std+0x58>)
 8009d58:	6263      	str	r3, [r4, #36]	; 0x24
 8009d5a:	4b0d      	ldr	r3, [pc, #52]	; (8009d90 <std+0x5c>)
 8009d5c:	62a3      	str	r3, [r4, #40]	; 0x28
 8009d5e:	4b0d      	ldr	r3, [pc, #52]	; (8009d94 <std+0x60>)
 8009d60:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009d62:	4b0d      	ldr	r3, [pc, #52]	; (8009d98 <std+0x64>)
 8009d64:	6323      	str	r3, [r4, #48]	; 0x30
 8009d66:	4b0d      	ldr	r3, [pc, #52]	; (8009d9c <std+0x68>)
 8009d68:	6224      	str	r4, [r4, #32]
 8009d6a:	429c      	cmp	r4, r3
 8009d6c:	d006      	beq.n	8009d7c <std+0x48>
 8009d6e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009d72:	4294      	cmp	r4, r2
 8009d74:	d002      	beq.n	8009d7c <std+0x48>
 8009d76:	33d0      	adds	r3, #208	; 0xd0
 8009d78:	429c      	cmp	r4, r3
 8009d7a:	d105      	bne.n	8009d88 <std+0x54>
 8009d7c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009d80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d84:	f000 b9ce 	b.w	800a124 <__retarget_lock_init_recursive>
 8009d88:	bd10      	pop	{r4, pc}
 8009d8a:	bf00      	nop
 8009d8c:	08009ef9 	.word	0x08009ef9
 8009d90:	08009f1b 	.word	0x08009f1b
 8009d94:	08009f53 	.word	0x08009f53
 8009d98:	08009f77 	.word	0x08009f77
 8009d9c:	240043cc 	.word	0x240043cc

08009da0 <stdio_exit_handler>:
 8009da0:	4a02      	ldr	r2, [pc, #8]	; (8009dac <stdio_exit_handler+0xc>)
 8009da2:	4903      	ldr	r1, [pc, #12]	; (8009db0 <stdio_exit_handler+0x10>)
 8009da4:	4803      	ldr	r0, [pc, #12]	; (8009db4 <stdio_exit_handler+0x14>)
 8009da6:	f000 b869 	b.w	8009e7c <_fwalk_sglue>
 8009daa:	bf00      	nop
 8009dac:	24000014 	.word	0x24000014
 8009db0:	0800b9e5 	.word	0x0800b9e5
 8009db4:	24000020 	.word	0x24000020

08009db8 <cleanup_stdio>:
 8009db8:	6841      	ldr	r1, [r0, #4]
 8009dba:	4b0c      	ldr	r3, [pc, #48]	; (8009dec <cleanup_stdio+0x34>)
 8009dbc:	4299      	cmp	r1, r3
 8009dbe:	b510      	push	{r4, lr}
 8009dc0:	4604      	mov	r4, r0
 8009dc2:	d001      	beq.n	8009dc8 <cleanup_stdio+0x10>
 8009dc4:	f001 fe0e 	bl	800b9e4 <_fflush_r>
 8009dc8:	68a1      	ldr	r1, [r4, #8]
 8009dca:	4b09      	ldr	r3, [pc, #36]	; (8009df0 <cleanup_stdio+0x38>)
 8009dcc:	4299      	cmp	r1, r3
 8009dce:	d002      	beq.n	8009dd6 <cleanup_stdio+0x1e>
 8009dd0:	4620      	mov	r0, r4
 8009dd2:	f001 fe07 	bl	800b9e4 <_fflush_r>
 8009dd6:	68e1      	ldr	r1, [r4, #12]
 8009dd8:	4b06      	ldr	r3, [pc, #24]	; (8009df4 <cleanup_stdio+0x3c>)
 8009dda:	4299      	cmp	r1, r3
 8009ddc:	d004      	beq.n	8009de8 <cleanup_stdio+0x30>
 8009dde:	4620      	mov	r0, r4
 8009de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009de4:	f001 bdfe 	b.w	800b9e4 <_fflush_r>
 8009de8:	bd10      	pop	{r4, pc}
 8009dea:	bf00      	nop
 8009dec:	240043cc 	.word	0x240043cc
 8009df0:	24004434 	.word	0x24004434
 8009df4:	2400449c 	.word	0x2400449c

08009df8 <global_stdio_init.part.0>:
 8009df8:	b510      	push	{r4, lr}
 8009dfa:	4b0b      	ldr	r3, [pc, #44]	; (8009e28 <global_stdio_init.part.0+0x30>)
 8009dfc:	4c0b      	ldr	r4, [pc, #44]	; (8009e2c <global_stdio_init.part.0+0x34>)
 8009dfe:	4a0c      	ldr	r2, [pc, #48]	; (8009e30 <global_stdio_init.part.0+0x38>)
 8009e00:	601a      	str	r2, [r3, #0]
 8009e02:	4620      	mov	r0, r4
 8009e04:	2200      	movs	r2, #0
 8009e06:	2104      	movs	r1, #4
 8009e08:	f7ff ff94 	bl	8009d34 <std>
 8009e0c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009e10:	2201      	movs	r2, #1
 8009e12:	2109      	movs	r1, #9
 8009e14:	f7ff ff8e 	bl	8009d34 <std>
 8009e18:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009e1c:	2202      	movs	r2, #2
 8009e1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e22:	2112      	movs	r1, #18
 8009e24:	f7ff bf86 	b.w	8009d34 <std>
 8009e28:	24004504 	.word	0x24004504
 8009e2c:	240043cc 	.word	0x240043cc
 8009e30:	08009da1 	.word	0x08009da1

08009e34 <__sfp_lock_acquire>:
 8009e34:	4801      	ldr	r0, [pc, #4]	; (8009e3c <__sfp_lock_acquire+0x8>)
 8009e36:	f000 b976 	b.w	800a126 <__retarget_lock_acquire_recursive>
 8009e3a:	bf00      	nop
 8009e3c:	2400450d 	.word	0x2400450d

08009e40 <__sfp_lock_release>:
 8009e40:	4801      	ldr	r0, [pc, #4]	; (8009e48 <__sfp_lock_release+0x8>)
 8009e42:	f000 b971 	b.w	800a128 <__retarget_lock_release_recursive>
 8009e46:	bf00      	nop
 8009e48:	2400450d 	.word	0x2400450d

08009e4c <__sinit>:
 8009e4c:	b510      	push	{r4, lr}
 8009e4e:	4604      	mov	r4, r0
 8009e50:	f7ff fff0 	bl	8009e34 <__sfp_lock_acquire>
 8009e54:	6a23      	ldr	r3, [r4, #32]
 8009e56:	b11b      	cbz	r3, 8009e60 <__sinit+0x14>
 8009e58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e5c:	f7ff bff0 	b.w	8009e40 <__sfp_lock_release>
 8009e60:	4b04      	ldr	r3, [pc, #16]	; (8009e74 <__sinit+0x28>)
 8009e62:	6223      	str	r3, [r4, #32]
 8009e64:	4b04      	ldr	r3, [pc, #16]	; (8009e78 <__sinit+0x2c>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d1f5      	bne.n	8009e58 <__sinit+0xc>
 8009e6c:	f7ff ffc4 	bl	8009df8 <global_stdio_init.part.0>
 8009e70:	e7f2      	b.n	8009e58 <__sinit+0xc>
 8009e72:	bf00      	nop
 8009e74:	08009db9 	.word	0x08009db9
 8009e78:	24004504 	.word	0x24004504

08009e7c <_fwalk_sglue>:
 8009e7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e80:	4607      	mov	r7, r0
 8009e82:	4688      	mov	r8, r1
 8009e84:	4614      	mov	r4, r2
 8009e86:	2600      	movs	r6, #0
 8009e88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009e8c:	f1b9 0901 	subs.w	r9, r9, #1
 8009e90:	d505      	bpl.n	8009e9e <_fwalk_sglue+0x22>
 8009e92:	6824      	ldr	r4, [r4, #0]
 8009e94:	2c00      	cmp	r4, #0
 8009e96:	d1f7      	bne.n	8009e88 <_fwalk_sglue+0xc>
 8009e98:	4630      	mov	r0, r6
 8009e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e9e:	89ab      	ldrh	r3, [r5, #12]
 8009ea0:	2b01      	cmp	r3, #1
 8009ea2:	d907      	bls.n	8009eb4 <_fwalk_sglue+0x38>
 8009ea4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ea8:	3301      	adds	r3, #1
 8009eaa:	d003      	beq.n	8009eb4 <_fwalk_sglue+0x38>
 8009eac:	4629      	mov	r1, r5
 8009eae:	4638      	mov	r0, r7
 8009eb0:	47c0      	blx	r8
 8009eb2:	4306      	orrs	r6, r0
 8009eb4:	3568      	adds	r5, #104	; 0x68
 8009eb6:	e7e9      	b.n	8009e8c <_fwalk_sglue+0x10>

08009eb8 <siprintf>:
 8009eb8:	b40e      	push	{r1, r2, r3}
 8009eba:	b500      	push	{lr}
 8009ebc:	b09c      	sub	sp, #112	; 0x70
 8009ebe:	ab1d      	add	r3, sp, #116	; 0x74
 8009ec0:	9002      	str	r0, [sp, #8]
 8009ec2:	9006      	str	r0, [sp, #24]
 8009ec4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009ec8:	4809      	ldr	r0, [pc, #36]	; (8009ef0 <siprintf+0x38>)
 8009eca:	9107      	str	r1, [sp, #28]
 8009ecc:	9104      	str	r1, [sp, #16]
 8009ece:	4909      	ldr	r1, [pc, #36]	; (8009ef4 <siprintf+0x3c>)
 8009ed0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ed4:	9105      	str	r1, [sp, #20]
 8009ed6:	6800      	ldr	r0, [r0, #0]
 8009ed8:	9301      	str	r3, [sp, #4]
 8009eda:	a902      	add	r1, sp, #8
 8009edc:	f001 fbfe 	bl	800b6dc <_svfiprintf_r>
 8009ee0:	9b02      	ldr	r3, [sp, #8]
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	701a      	strb	r2, [r3, #0]
 8009ee6:	b01c      	add	sp, #112	; 0x70
 8009ee8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009eec:	b003      	add	sp, #12
 8009eee:	4770      	bx	lr
 8009ef0:	2400006c 	.word	0x2400006c
 8009ef4:	ffff0208 	.word	0xffff0208

08009ef8 <__sread>:
 8009ef8:	b510      	push	{r4, lr}
 8009efa:	460c      	mov	r4, r1
 8009efc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f00:	f000 f8c2 	bl	800a088 <_read_r>
 8009f04:	2800      	cmp	r0, #0
 8009f06:	bfab      	itete	ge
 8009f08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009f0a:	89a3      	ldrhlt	r3, [r4, #12]
 8009f0c:	181b      	addge	r3, r3, r0
 8009f0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009f12:	bfac      	ite	ge
 8009f14:	6563      	strge	r3, [r4, #84]	; 0x54
 8009f16:	81a3      	strhlt	r3, [r4, #12]
 8009f18:	bd10      	pop	{r4, pc}

08009f1a <__swrite>:
 8009f1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f1e:	461f      	mov	r7, r3
 8009f20:	898b      	ldrh	r3, [r1, #12]
 8009f22:	05db      	lsls	r3, r3, #23
 8009f24:	4605      	mov	r5, r0
 8009f26:	460c      	mov	r4, r1
 8009f28:	4616      	mov	r6, r2
 8009f2a:	d505      	bpl.n	8009f38 <__swrite+0x1e>
 8009f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f30:	2302      	movs	r3, #2
 8009f32:	2200      	movs	r2, #0
 8009f34:	f000 f896 	bl	800a064 <_lseek_r>
 8009f38:	89a3      	ldrh	r3, [r4, #12]
 8009f3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009f42:	81a3      	strh	r3, [r4, #12]
 8009f44:	4632      	mov	r2, r6
 8009f46:	463b      	mov	r3, r7
 8009f48:	4628      	mov	r0, r5
 8009f4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f4e:	f000 b8ad 	b.w	800a0ac <_write_r>

08009f52 <__sseek>:
 8009f52:	b510      	push	{r4, lr}
 8009f54:	460c      	mov	r4, r1
 8009f56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f5a:	f000 f883 	bl	800a064 <_lseek_r>
 8009f5e:	1c43      	adds	r3, r0, #1
 8009f60:	89a3      	ldrh	r3, [r4, #12]
 8009f62:	bf15      	itete	ne
 8009f64:	6560      	strne	r0, [r4, #84]	; 0x54
 8009f66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009f6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009f6e:	81a3      	strheq	r3, [r4, #12]
 8009f70:	bf18      	it	ne
 8009f72:	81a3      	strhne	r3, [r4, #12]
 8009f74:	bd10      	pop	{r4, pc}

08009f76 <__sclose>:
 8009f76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f7a:	f000 b80d 	b.w	8009f98 <_close_r>

08009f7e <memset>:
 8009f7e:	4402      	add	r2, r0
 8009f80:	4603      	mov	r3, r0
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d100      	bne.n	8009f88 <memset+0xa>
 8009f86:	4770      	bx	lr
 8009f88:	f803 1b01 	strb.w	r1, [r3], #1
 8009f8c:	e7f9      	b.n	8009f82 <memset+0x4>
	...

08009f90 <_localeconv_r>:
 8009f90:	4800      	ldr	r0, [pc, #0]	; (8009f94 <_localeconv_r+0x4>)
 8009f92:	4770      	bx	lr
 8009f94:	24000160 	.word	0x24000160

08009f98 <_close_r>:
 8009f98:	b538      	push	{r3, r4, r5, lr}
 8009f9a:	4d06      	ldr	r5, [pc, #24]	; (8009fb4 <_close_r+0x1c>)
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	4604      	mov	r4, r0
 8009fa0:	4608      	mov	r0, r1
 8009fa2:	602b      	str	r3, [r5, #0]
 8009fa4:	f7f7 fbb0 	bl	8001708 <_close>
 8009fa8:	1c43      	adds	r3, r0, #1
 8009faa:	d102      	bne.n	8009fb2 <_close_r+0x1a>
 8009fac:	682b      	ldr	r3, [r5, #0]
 8009fae:	b103      	cbz	r3, 8009fb2 <_close_r+0x1a>
 8009fb0:	6023      	str	r3, [r4, #0]
 8009fb2:	bd38      	pop	{r3, r4, r5, pc}
 8009fb4:	24004508 	.word	0x24004508

08009fb8 <_reclaim_reent>:
 8009fb8:	4b29      	ldr	r3, [pc, #164]	; (800a060 <_reclaim_reent+0xa8>)
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4283      	cmp	r3, r0
 8009fbe:	b570      	push	{r4, r5, r6, lr}
 8009fc0:	4604      	mov	r4, r0
 8009fc2:	d04b      	beq.n	800a05c <_reclaim_reent+0xa4>
 8009fc4:	69c3      	ldr	r3, [r0, #28]
 8009fc6:	b143      	cbz	r3, 8009fda <_reclaim_reent+0x22>
 8009fc8:	68db      	ldr	r3, [r3, #12]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d144      	bne.n	800a058 <_reclaim_reent+0xa0>
 8009fce:	69e3      	ldr	r3, [r4, #28]
 8009fd0:	6819      	ldr	r1, [r3, #0]
 8009fd2:	b111      	cbz	r1, 8009fda <_reclaim_reent+0x22>
 8009fd4:	4620      	mov	r0, r4
 8009fd6:	f000 feab 	bl	800ad30 <_free_r>
 8009fda:	6961      	ldr	r1, [r4, #20]
 8009fdc:	b111      	cbz	r1, 8009fe4 <_reclaim_reent+0x2c>
 8009fde:	4620      	mov	r0, r4
 8009fe0:	f000 fea6 	bl	800ad30 <_free_r>
 8009fe4:	69e1      	ldr	r1, [r4, #28]
 8009fe6:	b111      	cbz	r1, 8009fee <_reclaim_reent+0x36>
 8009fe8:	4620      	mov	r0, r4
 8009fea:	f000 fea1 	bl	800ad30 <_free_r>
 8009fee:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009ff0:	b111      	cbz	r1, 8009ff8 <_reclaim_reent+0x40>
 8009ff2:	4620      	mov	r0, r4
 8009ff4:	f000 fe9c 	bl	800ad30 <_free_r>
 8009ff8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009ffa:	b111      	cbz	r1, 800a002 <_reclaim_reent+0x4a>
 8009ffc:	4620      	mov	r0, r4
 8009ffe:	f000 fe97 	bl	800ad30 <_free_r>
 800a002:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a004:	b111      	cbz	r1, 800a00c <_reclaim_reent+0x54>
 800a006:	4620      	mov	r0, r4
 800a008:	f000 fe92 	bl	800ad30 <_free_r>
 800a00c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a00e:	b111      	cbz	r1, 800a016 <_reclaim_reent+0x5e>
 800a010:	4620      	mov	r0, r4
 800a012:	f000 fe8d 	bl	800ad30 <_free_r>
 800a016:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a018:	b111      	cbz	r1, 800a020 <_reclaim_reent+0x68>
 800a01a:	4620      	mov	r0, r4
 800a01c:	f000 fe88 	bl	800ad30 <_free_r>
 800a020:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800a022:	b111      	cbz	r1, 800a02a <_reclaim_reent+0x72>
 800a024:	4620      	mov	r0, r4
 800a026:	f000 fe83 	bl	800ad30 <_free_r>
 800a02a:	6a23      	ldr	r3, [r4, #32]
 800a02c:	b1b3      	cbz	r3, 800a05c <_reclaim_reent+0xa4>
 800a02e:	4620      	mov	r0, r4
 800a030:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a034:	4718      	bx	r3
 800a036:	5949      	ldr	r1, [r1, r5]
 800a038:	b941      	cbnz	r1, 800a04c <_reclaim_reent+0x94>
 800a03a:	3504      	adds	r5, #4
 800a03c:	69e3      	ldr	r3, [r4, #28]
 800a03e:	2d80      	cmp	r5, #128	; 0x80
 800a040:	68d9      	ldr	r1, [r3, #12]
 800a042:	d1f8      	bne.n	800a036 <_reclaim_reent+0x7e>
 800a044:	4620      	mov	r0, r4
 800a046:	f000 fe73 	bl	800ad30 <_free_r>
 800a04a:	e7c0      	b.n	8009fce <_reclaim_reent+0x16>
 800a04c:	680e      	ldr	r6, [r1, #0]
 800a04e:	4620      	mov	r0, r4
 800a050:	f000 fe6e 	bl	800ad30 <_free_r>
 800a054:	4631      	mov	r1, r6
 800a056:	e7ef      	b.n	800a038 <_reclaim_reent+0x80>
 800a058:	2500      	movs	r5, #0
 800a05a:	e7ef      	b.n	800a03c <_reclaim_reent+0x84>
 800a05c:	bd70      	pop	{r4, r5, r6, pc}
 800a05e:	bf00      	nop
 800a060:	2400006c 	.word	0x2400006c

0800a064 <_lseek_r>:
 800a064:	b538      	push	{r3, r4, r5, lr}
 800a066:	4d07      	ldr	r5, [pc, #28]	; (800a084 <_lseek_r+0x20>)
 800a068:	4604      	mov	r4, r0
 800a06a:	4608      	mov	r0, r1
 800a06c:	4611      	mov	r1, r2
 800a06e:	2200      	movs	r2, #0
 800a070:	602a      	str	r2, [r5, #0]
 800a072:	461a      	mov	r2, r3
 800a074:	f7f7 fb6f 	bl	8001756 <_lseek>
 800a078:	1c43      	adds	r3, r0, #1
 800a07a:	d102      	bne.n	800a082 <_lseek_r+0x1e>
 800a07c:	682b      	ldr	r3, [r5, #0]
 800a07e:	b103      	cbz	r3, 800a082 <_lseek_r+0x1e>
 800a080:	6023      	str	r3, [r4, #0]
 800a082:	bd38      	pop	{r3, r4, r5, pc}
 800a084:	24004508 	.word	0x24004508

0800a088 <_read_r>:
 800a088:	b538      	push	{r3, r4, r5, lr}
 800a08a:	4d07      	ldr	r5, [pc, #28]	; (800a0a8 <_read_r+0x20>)
 800a08c:	4604      	mov	r4, r0
 800a08e:	4608      	mov	r0, r1
 800a090:	4611      	mov	r1, r2
 800a092:	2200      	movs	r2, #0
 800a094:	602a      	str	r2, [r5, #0]
 800a096:	461a      	mov	r2, r3
 800a098:	f7f7 fafd 	bl	8001696 <_read>
 800a09c:	1c43      	adds	r3, r0, #1
 800a09e:	d102      	bne.n	800a0a6 <_read_r+0x1e>
 800a0a0:	682b      	ldr	r3, [r5, #0]
 800a0a2:	b103      	cbz	r3, 800a0a6 <_read_r+0x1e>
 800a0a4:	6023      	str	r3, [r4, #0]
 800a0a6:	bd38      	pop	{r3, r4, r5, pc}
 800a0a8:	24004508 	.word	0x24004508

0800a0ac <_write_r>:
 800a0ac:	b538      	push	{r3, r4, r5, lr}
 800a0ae:	4d07      	ldr	r5, [pc, #28]	; (800a0cc <_write_r+0x20>)
 800a0b0:	4604      	mov	r4, r0
 800a0b2:	4608      	mov	r0, r1
 800a0b4:	4611      	mov	r1, r2
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	602a      	str	r2, [r5, #0]
 800a0ba:	461a      	mov	r2, r3
 800a0bc:	f7f7 fb08 	bl	80016d0 <_write>
 800a0c0:	1c43      	adds	r3, r0, #1
 800a0c2:	d102      	bne.n	800a0ca <_write_r+0x1e>
 800a0c4:	682b      	ldr	r3, [r5, #0]
 800a0c6:	b103      	cbz	r3, 800a0ca <_write_r+0x1e>
 800a0c8:	6023      	str	r3, [r4, #0]
 800a0ca:	bd38      	pop	{r3, r4, r5, pc}
 800a0cc:	24004508 	.word	0x24004508

0800a0d0 <__errno>:
 800a0d0:	4b01      	ldr	r3, [pc, #4]	; (800a0d8 <__errno+0x8>)
 800a0d2:	6818      	ldr	r0, [r3, #0]
 800a0d4:	4770      	bx	lr
 800a0d6:	bf00      	nop
 800a0d8:	2400006c 	.word	0x2400006c

0800a0dc <__libc_init_array>:
 800a0dc:	b570      	push	{r4, r5, r6, lr}
 800a0de:	4d0d      	ldr	r5, [pc, #52]	; (800a114 <__libc_init_array+0x38>)
 800a0e0:	4c0d      	ldr	r4, [pc, #52]	; (800a118 <__libc_init_array+0x3c>)
 800a0e2:	1b64      	subs	r4, r4, r5
 800a0e4:	10a4      	asrs	r4, r4, #2
 800a0e6:	2600      	movs	r6, #0
 800a0e8:	42a6      	cmp	r6, r4
 800a0ea:	d109      	bne.n	800a100 <__libc_init_array+0x24>
 800a0ec:	4d0b      	ldr	r5, [pc, #44]	; (800a11c <__libc_init_array+0x40>)
 800a0ee:	4c0c      	ldr	r4, [pc, #48]	; (800a120 <__libc_init_array+0x44>)
 800a0f0:	f002 f80e 	bl	800c110 <_init>
 800a0f4:	1b64      	subs	r4, r4, r5
 800a0f6:	10a4      	asrs	r4, r4, #2
 800a0f8:	2600      	movs	r6, #0
 800a0fa:	42a6      	cmp	r6, r4
 800a0fc:	d105      	bne.n	800a10a <__libc_init_array+0x2e>
 800a0fe:	bd70      	pop	{r4, r5, r6, pc}
 800a100:	f855 3b04 	ldr.w	r3, [r5], #4
 800a104:	4798      	blx	r3
 800a106:	3601      	adds	r6, #1
 800a108:	e7ee      	b.n	800a0e8 <__libc_init_array+0xc>
 800a10a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a10e:	4798      	blx	r3
 800a110:	3601      	adds	r6, #1
 800a112:	e7f2      	b.n	800a0fa <__libc_init_array+0x1e>
 800a114:	0800c564 	.word	0x0800c564
 800a118:	0800c564 	.word	0x0800c564
 800a11c:	0800c564 	.word	0x0800c564
 800a120:	0800c568 	.word	0x0800c568

0800a124 <__retarget_lock_init_recursive>:
 800a124:	4770      	bx	lr

0800a126 <__retarget_lock_acquire_recursive>:
 800a126:	4770      	bx	lr

0800a128 <__retarget_lock_release_recursive>:
 800a128:	4770      	bx	lr

0800a12a <memcpy>:
 800a12a:	440a      	add	r2, r1
 800a12c:	4291      	cmp	r1, r2
 800a12e:	f100 33ff 	add.w	r3, r0, #4294967295
 800a132:	d100      	bne.n	800a136 <memcpy+0xc>
 800a134:	4770      	bx	lr
 800a136:	b510      	push	{r4, lr}
 800a138:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a13c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a140:	4291      	cmp	r1, r2
 800a142:	d1f9      	bne.n	800a138 <memcpy+0xe>
 800a144:	bd10      	pop	{r4, pc}

0800a146 <quorem>:
 800a146:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a14a:	6903      	ldr	r3, [r0, #16]
 800a14c:	690c      	ldr	r4, [r1, #16]
 800a14e:	42a3      	cmp	r3, r4
 800a150:	4607      	mov	r7, r0
 800a152:	db7e      	blt.n	800a252 <quorem+0x10c>
 800a154:	3c01      	subs	r4, #1
 800a156:	f101 0814 	add.w	r8, r1, #20
 800a15a:	f100 0514 	add.w	r5, r0, #20
 800a15e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a162:	9301      	str	r3, [sp, #4]
 800a164:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a168:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a16c:	3301      	adds	r3, #1
 800a16e:	429a      	cmp	r2, r3
 800a170:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a174:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a178:	fbb2 f6f3 	udiv	r6, r2, r3
 800a17c:	d331      	bcc.n	800a1e2 <quorem+0x9c>
 800a17e:	f04f 0e00 	mov.w	lr, #0
 800a182:	4640      	mov	r0, r8
 800a184:	46ac      	mov	ip, r5
 800a186:	46f2      	mov	sl, lr
 800a188:	f850 2b04 	ldr.w	r2, [r0], #4
 800a18c:	b293      	uxth	r3, r2
 800a18e:	fb06 e303 	mla	r3, r6, r3, lr
 800a192:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a196:	0c1a      	lsrs	r2, r3, #16
 800a198:	b29b      	uxth	r3, r3
 800a19a:	ebaa 0303 	sub.w	r3, sl, r3
 800a19e:	f8dc a000 	ldr.w	sl, [ip]
 800a1a2:	fa13 f38a 	uxtah	r3, r3, sl
 800a1a6:	fb06 220e 	mla	r2, r6, lr, r2
 800a1aa:	9300      	str	r3, [sp, #0]
 800a1ac:	9b00      	ldr	r3, [sp, #0]
 800a1ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a1b2:	b292      	uxth	r2, r2
 800a1b4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a1b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1bc:	f8bd 3000 	ldrh.w	r3, [sp]
 800a1c0:	4581      	cmp	r9, r0
 800a1c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1c6:	f84c 3b04 	str.w	r3, [ip], #4
 800a1ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a1ce:	d2db      	bcs.n	800a188 <quorem+0x42>
 800a1d0:	f855 300b 	ldr.w	r3, [r5, fp]
 800a1d4:	b92b      	cbnz	r3, 800a1e2 <quorem+0x9c>
 800a1d6:	9b01      	ldr	r3, [sp, #4]
 800a1d8:	3b04      	subs	r3, #4
 800a1da:	429d      	cmp	r5, r3
 800a1dc:	461a      	mov	r2, r3
 800a1de:	d32c      	bcc.n	800a23a <quorem+0xf4>
 800a1e0:	613c      	str	r4, [r7, #16]
 800a1e2:	4638      	mov	r0, r7
 800a1e4:	f001 f920 	bl	800b428 <__mcmp>
 800a1e8:	2800      	cmp	r0, #0
 800a1ea:	db22      	blt.n	800a232 <quorem+0xec>
 800a1ec:	3601      	adds	r6, #1
 800a1ee:	4629      	mov	r1, r5
 800a1f0:	2000      	movs	r0, #0
 800a1f2:	f858 2b04 	ldr.w	r2, [r8], #4
 800a1f6:	f8d1 c000 	ldr.w	ip, [r1]
 800a1fa:	b293      	uxth	r3, r2
 800a1fc:	1ac3      	subs	r3, r0, r3
 800a1fe:	0c12      	lsrs	r2, r2, #16
 800a200:	fa13 f38c 	uxtah	r3, r3, ip
 800a204:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a208:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a20c:	b29b      	uxth	r3, r3
 800a20e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a212:	45c1      	cmp	r9, r8
 800a214:	f841 3b04 	str.w	r3, [r1], #4
 800a218:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a21c:	d2e9      	bcs.n	800a1f2 <quorem+0xac>
 800a21e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a222:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a226:	b922      	cbnz	r2, 800a232 <quorem+0xec>
 800a228:	3b04      	subs	r3, #4
 800a22a:	429d      	cmp	r5, r3
 800a22c:	461a      	mov	r2, r3
 800a22e:	d30a      	bcc.n	800a246 <quorem+0x100>
 800a230:	613c      	str	r4, [r7, #16]
 800a232:	4630      	mov	r0, r6
 800a234:	b003      	add	sp, #12
 800a236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a23a:	6812      	ldr	r2, [r2, #0]
 800a23c:	3b04      	subs	r3, #4
 800a23e:	2a00      	cmp	r2, #0
 800a240:	d1ce      	bne.n	800a1e0 <quorem+0x9a>
 800a242:	3c01      	subs	r4, #1
 800a244:	e7c9      	b.n	800a1da <quorem+0x94>
 800a246:	6812      	ldr	r2, [r2, #0]
 800a248:	3b04      	subs	r3, #4
 800a24a:	2a00      	cmp	r2, #0
 800a24c:	d1f0      	bne.n	800a230 <quorem+0xea>
 800a24e:	3c01      	subs	r4, #1
 800a250:	e7eb      	b.n	800a22a <quorem+0xe4>
 800a252:	2000      	movs	r0, #0
 800a254:	e7ee      	b.n	800a234 <quorem+0xee>
	...

0800a258 <_dtoa_r>:
 800a258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a25c:	ed2d 8b02 	vpush	{d8}
 800a260:	69c5      	ldr	r5, [r0, #28]
 800a262:	b091      	sub	sp, #68	; 0x44
 800a264:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a268:	ec59 8b10 	vmov	r8, r9, d0
 800a26c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800a26e:	9106      	str	r1, [sp, #24]
 800a270:	4606      	mov	r6, r0
 800a272:	9208      	str	r2, [sp, #32]
 800a274:	930c      	str	r3, [sp, #48]	; 0x30
 800a276:	b975      	cbnz	r5, 800a296 <_dtoa_r+0x3e>
 800a278:	2010      	movs	r0, #16
 800a27a:	f000 fda5 	bl	800adc8 <malloc>
 800a27e:	4602      	mov	r2, r0
 800a280:	61f0      	str	r0, [r6, #28]
 800a282:	b920      	cbnz	r0, 800a28e <_dtoa_r+0x36>
 800a284:	4ba6      	ldr	r3, [pc, #664]	; (800a520 <_dtoa_r+0x2c8>)
 800a286:	21ef      	movs	r1, #239	; 0xef
 800a288:	48a6      	ldr	r0, [pc, #664]	; (800a524 <_dtoa_r+0x2cc>)
 800a28a:	f001 fbfd 	bl	800ba88 <__assert_func>
 800a28e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a292:	6005      	str	r5, [r0, #0]
 800a294:	60c5      	str	r5, [r0, #12]
 800a296:	69f3      	ldr	r3, [r6, #28]
 800a298:	6819      	ldr	r1, [r3, #0]
 800a29a:	b151      	cbz	r1, 800a2b2 <_dtoa_r+0x5a>
 800a29c:	685a      	ldr	r2, [r3, #4]
 800a29e:	604a      	str	r2, [r1, #4]
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	4093      	lsls	r3, r2
 800a2a4:	608b      	str	r3, [r1, #8]
 800a2a6:	4630      	mov	r0, r6
 800a2a8:	f000 fe82 	bl	800afb0 <_Bfree>
 800a2ac:	69f3      	ldr	r3, [r6, #28]
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	601a      	str	r2, [r3, #0]
 800a2b2:	f1b9 0300 	subs.w	r3, r9, #0
 800a2b6:	bfbb      	ittet	lt
 800a2b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a2bc:	9303      	strlt	r3, [sp, #12]
 800a2be:	2300      	movge	r3, #0
 800a2c0:	2201      	movlt	r2, #1
 800a2c2:	bfac      	ite	ge
 800a2c4:	6023      	strge	r3, [r4, #0]
 800a2c6:	6022      	strlt	r2, [r4, #0]
 800a2c8:	4b97      	ldr	r3, [pc, #604]	; (800a528 <_dtoa_r+0x2d0>)
 800a2ca:	9c03      	ldr	r4, [sp, #12]
 800a2cc:	43a3      	bics	r3, r4
 800a2ce:	d11c      	bne.n	800a30a <_dtoa_r+0xb2>
 800a2d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2d2:	f242 730f 	movw	r3, #9999	; 0x270f
 800a2d6:	6013      	str	r3, [r2, #0]
 800a2d8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a2dc:	ea53 0308 	orrs.w	r3, r3, r8
 800a2e0:	f000 84fb 	beq.w	800acda <_dtoa_r+0xa82>
 800a2e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a2e6:	b963      	cbnz	r3, 800a302 <_dtoa_r+0xaa>
 800a2e8:	4b90      	ldr	r3, [pc, #576]	; (800a52c <_dtoa_r+0x2d4>)
 800a2ea:	e020      	b.n	800a32e <_dtoa_r+0xd6>
 800a2ec:	4b90      	ldr	r3, [pc, #576]	; (800a530 <_dtoa_r+0x2d8>)
 800a2ee:	9301      	str	r3, [sp, #4]
 800a2f0:	3308      	adds	r3, #8
 800a2f2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a2f4:	6013      	str	r3, [r2, #0]
 800a2f6:	9801      	ldr	r0, [sp, #4]
 800a2f8:	b011      	add	sp, #68	; 0x44
 800a2fa:	ecbd 8b02 	vpop	{d8}
 800a2fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a302:	4b8a      	ldr	r3, [pc, #552]	; (800a52c <_dtoa_r+0x2d4>)
 800a304:	9301      	str	r3, [sp, #4]
 800a306:	3303      	adds	r3, #3
 800a308:	e7f3      	b.n	800a2f2 <_dtoa_r+0x9a>
 800a30a:	ed9d 8b02 	vldr	d8, [sp, #8]
 800a30e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a316:	d10c      	bne.n	800a332 <_dtoa_r+0xda>
 800a318:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a31a:	2301      	movs	r3, #1
 800a31c:	6013      	str	r3, [r2, #0]
 800a31e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a320:	2b00      	cmp	r3, #0
 800a322:	f000 84d7 	beq.w	800acd4 <_dtoa_r+0xa7c>
 800a326:	4b83      	ldr	r3, [pc, #524]	; (800a534 <_dtoa_r+0x2dc>)
 800a328:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a32a:	6013      	str	r3, [r2, #0]
 800a32c:	3b01      	subs	r3, #1
 800a32e:	9301      	str	r3, [sp, #4]
 800a330:	e7e1      	b.n	800a2f6 <_dtoa_r+0x9e>
 800a332:	aa0e      	add	r2, sp, #56	; 0x38
 800a334:	a90f      	add	r1, sp, #60	; 0x3c
 800a336:	4630      	mov	r0, r6
 800a338:	eeb0 0b48 	vmov.f64	d0, d8
 800a33c:	f001 f91a 	bl	800b574 <__d2b>
 800a340:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800a344:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a346:	4605      	mov	r5, r0
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d046      	beq.n	800a3da <_dtoa_r+0x182>
 800a34c:	eeb0 7b48 	vmov.f64	d7, d8
 800a350:	ee18 1a90 	vmov	r1, s17
 800a354:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800a358:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800a35c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a360:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a364:	2000      	movs	r0, #0
 800a366:	ee07 1a90 	vmov	s15, r1
 800a36a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800a36e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800a508 <_dtoa_r+0x2b0>
 800a372:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a376:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800a510 <_dtoa_r+0x2b8>
 800a37a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a37e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800a518 <_dtoa_r+0x2c0>
 800a382:	ee07 3a90 	vmov	s15, r3
 800a386:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800a38a:	eeb0 7b46 	vmov.f64	d7, d6
 800a38e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800a392:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a396:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a39a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a39e:	ee16 ba90 	vmov	fp, s13
 800a3a2:	9009      	str	r0, [sp, #36]	; 0x24
 800a3a4:	d508      	bpl.n	800a3b8 <_dtoa_r+0x160>
 800a3a6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a3aa:	eeb4 6b47 	vcmp.f64	d6, d7
 800a3ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3b2:	bf18      	it	ne
 800a3b4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800a3b8:	f1bb 0f16 	cmp.w	fp, #22
 800a3bc:	d82b      	bhi.n	800a416 <_dtoa_r+0x1be>
 800a3be:	495e      	ldr	r1, [pc, #376]	; (800a538 <_dtoa_r+0x2e0>)
 800a3c0:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800a3c4:	ed91 7b00 	vldr	d7, [r1]
 800a3c8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a3cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3d0:	d501      	bpl.n	800a3d6 <_dtoa_r+0x17e>
 800a3d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a3d6:	2100      	movs	r1, #0
 800a3d8:	e01e      	b.n	800a418 <_dtoa_r+0x1c0>
 800a3da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a3dc:	4413      	add	r3, r2
 800a3de:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800a3e2:	2920      	cmp	r1, #32
 800a3e4:	bfc1      	itttt	gt
 800a3e6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 800a3ea:	408c      	lslgt	r4, r1
 800a3ec:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 800a3f0:	fa28 f101 	lsrgt.w	r1, r8, r1
 800a3f4:	bfd6      	itet	le
 800a3f6:	f1c1 0120 	rsble	r1, r1, #32
 800a3fa:	4321      	orrgt	r1, r4
 800a3fc:	fa08 f101 	lslle.w	r1, r8, r1
 800a400:	ee07 1a90 	vmov	s15, r1
 800a404:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a408:	3b01      	subs	r3, #1
 800a40a:	ee17 1a90 	vmov	r1, s15
 800a40e:	2001      	movs	r0, #1
 800a410:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800a414:	e7a7      	b.n	800a366 <_dtoa_r+0x10e>
 800a416:	2101      	movs	r1, #1
 800a418:	1ad2      	subs	r2, r2, r3
 800a41a:	1e53      	subs	r3, r2, #1
 800a41c:	9305      	str	r3, [sp, #20]
 800a41e:	bf45      	ittet	mi
 800a420:	f1c2 0301 	rsbmi	r3, r2, #1
 800a424:	9304      	strmi	r3, [sp, #16]
 800a426:	2300      	movpl	r3, #0
 800a428:	2300      	movmi	r3, #0
 800a42a:	bf4c      	ite	mi
 800a42c:	9305      	strmi	r3, [sp, #20]
 800a42e:	9304      	strpl	r3, [sp, #16]
 800a430:	f1bb 0f00 	cmp.w	fp, #0
 800a434:	910b      	str	r1, [sp, #44]	; 0x2c
 800a436:	db18      	blt.n	800a46a <_dtoa_r+0x212>
 800a438:	9b05      	ldr	r3, [sp, #20]
 800a43a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800a43e:	445b      	add	r3, fp
 800a440:	9305      	str	r3, [sp, #20]
 800a442:	2300      	movs	r3, #0
 800a444:	9a06      	ldr	r2, [sp, #24]
 800a446:	2a09      	cmp	r2, #9
 800a448:	d848      	bhi.n	800a4dc <_dtoa_r+0x284>
 800a44a:	2a05      	cmp	r2, #5
 800a44c:	bfc4      	itt	gt
 800a44e:	3a04      	subgt	r2, #4
 800a450:	9206      	strgt	r2, [sp, #24]
 800a452:	9a06      	ldr	r2, [sp, #24]
 800a454:	f1a2 0202 	sub.w	r2, r2, #2
 800a458:	bfcc      	ite	gt
 800a45a:	2400      	movgt	r4, #0
 800a45c:	2401      	movle	r4, #1
 800a45e:	2a03      	cmp	r2, #3
 800a460:	d847      	bhi.n	800a4f2 <_dtoa_r+0x29a>
 800a462:	e8df f002 	tbb	[pc, r2]
 800a466:	2d0b      	.short	0x2d0b
 800a468:	392b      	.short	0x392b
 800a46a:	9b04      	ldr	r3, [sp, #16]
 800a46c:	2200      	movs	r2, #0
 800a46e:	eba3 030b 	sub.w	r3, r3, fp
 800a472:	9304      	str	r3, [sp, #16]
 800a474:	920a      	str	r2, [sp, #40]	; 0x28
 800a476:	f1cb 0300 	rsb	r3, fp, #0
 800a47a:	e7e3      	b.n	800a444 <_dtoa_r+0x1ec>
 800a47c:	2200      	movs	r2, #0
 800a47e:	9207      	str	r2, [sp, #28]
 800a480:	9a08      	ldr	r2, [sp, #32]
 800a482:	2a00      	cmp	r2, #0
 800a484:	dc38      	bgt.n	800a4f8 <_dtoa_r+0x2a0>
 800a486:	f04f 0a01 	mov.w	sl, #1
 800a48a:	46d1      	mov	r9, sl
 800a48c:	4652      	mov	r2, sl
 800a48e:	f8cd a020 	str.w	sl, [sp, #32]
 800a492:	69f7      	ldr	r7, [r6, #28]
 800a494:	2100      	movs	r1, #0
 800a496:	2004      	movs	r0, #4
 800a498:	f100 0c14 	add.w	ip, r0, #20
 800a49c:	4594      	cmp	ip, r2
 800a49e:	d930      	bls.n	800a502 <_dtoa_r+0x2aa>
 800a4a0:	6079      	str	r1, [r7, #4]
 800a4a2:	4630      	mov	r0, r6
 800a4a4:	930d      	str	r3, [sp, #52]	; 0x34
 800a4a6:	f000 fd43 	bl	800af30 <_Balloc>
 800a4aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4ac:	9001      	str	r0, [sp, #4]
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	2800      	cmp	r0, #0
 800a4b2:	d145      	bne.n	800a540 <_dtoa_r+0x2e8>
 800a4b4:	4b21      	ldr	r3, [pc, #132]	; (800a53c <_dtoa_r+0x2e4>)
 800a4b6:	f240 11af 	movw	r1, #431	; 0x1af
 800a4ba:	e6e5      	b.n	800a288 <_dtoa_r+0x30>
 800a4bc:	2201      	movs	r2, #1
 800a4be:	e7de      	b.n	800a47e <_dtoa_r+0x226>
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	9207      	str	r2, [sp, #28]
 800a4c4:	9a08      	ldr	r2, [sp, #32]
 800a4c6:	eb0b 0a02 	add.w	sl, fp, r2
 800a4ca:	f10a 0901 	add.w	r9, sl, #1
 800a4ce:	464a      	mov	r2, r9
 800a4d0:	2a01      	cmp	r2, #1
 800a4d2:	bfb8      	it	lt
 800a4d4:	2201      	movlt	r2, #1
 800a4d6:	e7dc      	b.n	800a492 <_dtoa_r+0x23a>
 800a4d8:	2201      	movs	r2, #1
 800a4da:	e7f2      	b.n	800a4c2 <_dtoa_r+0x26a>
 800a4dc:	2401      	movs	r4, #1
 800a4de:	2200      	movs	r2, #0
 800a4e0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800a4e4:	f04f 3aff 	mov.w	sl, #4294967295
 800a4e8:	2100      	movs	r1, #0
 800a4ea:	46d1      	mov	r9, sl
 800a4ec:	2212      	movs	r2, #18
 800a4ee:	9108      	str	r1, [sp, #32]
 800a4f0:	e7cf      	b.n	800a492 <_dtoa_r+0x23a>
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	9207      	str	r2, [sp, #28]
 800a4f6:	e7f5      	b.n	800a4e4 <_dtoa_r+0x28c>
 800a4f8:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a4fc:	46d1      	mov	r9, sl
 800a4fe:	4652      	mov	r2, sl
 800a500:	e7c7      	b.n	800a492 <_dtoa_r+0x23a>
 800a502:	3101      	adds	r1, #1
 800a504:	0040      	lsls	r0, r0, #1
 800a506:	e7c7      	b.n	800a498 <_dtoa_r+0x240>
 800a508:	636f4361 	.word	0x636f4361
 800a50c:	3fd287a7 	.word	0x3fd287a7
 800a510:	8b60c8b3 	.word	0x8b60c8b3
 800a514:	3fc68a28 	.word	0x3fc68a28
 800a518:	509f79fb 	.word	0x509f79fb
 800a51c:	3fd34413 	.word	0x3fd34413
 800a520:	0800c22d 	.word	0x0800c22d
 800a524:	0800c244 	.word	0x0800c244
 800a528:	7ff00000 	.word	0x7ff00000
 800a52c:	0800c229 	.word	0x0800c229
 800a530:	0800c220 	.word	0x0800c220
 800a534:	0800c1fd 	.word	0x0800c1fd
 800a538:	0800c330 	.word	0x0800c330
 800a53c:	0800c29c 	.word	0x0800c29c
 800a540:	69f2      	ldr	r2, [r6, #28]
 800a542:	9901      	ldr	r1, [sp, #4]
 800a544:	6011      	str	r1, [r2, #0]
 800a546:	f1b9 0f0e 	cmp.w	r9, #14
 800a54a:	d86c      	bhi.n	800a626 <_dtoa_r+0x3ce>
 800a54c:	2c00      	cmp	r4, #0
 800a54e:	d06a      	beq.n	800a626 <_dtoa_r+0x3ce>
 800a550:	f1bb 0f00 	cmp.w	fp, #0
 800a554:	f340 80a0 	ble.w	800a698 <_dtoa_r+0x440>
 800a558:	4ac1      	ldr	r2, [pc, #772]	; (800a860 <_dtoa_r+0x608>)
 800a55a:	f00b 010f 	and.w	r1, fp, #15
 800a55e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a562:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a566:	ed92 7b00 	vldr	d7, [r2]
 800a56a:	ea4f 122b 	mov.w	r2, fp, asr #4
 800a56e:	f000 8087 	beq.w	800a680 <_dtoa_r+0x428>
 800a572:	49bc      	ldr	r1, [pc, #752]	; (800a864 <_dtoa_r+0x60c>)
 800a574:	ed91 6b08 	vldr	d6, [r1, #32]
 800a578:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800a57c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a580:	f002 020f 	and.w	r2, r2, #15
 800a584:	2103      	movs	r1, #3
 800a586:	48b7      	ldr	r0, [pc, #732]	; (800a864 <_dtoa_r+0x60c>)
 800a588:	2a00      	cmp	r2, #0
 800a58a:	d17b      	bne.n	800a684 <_dtoa_r+0x42c>
 800a58c:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a590:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a594:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a598:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a59a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a59e:	2a00      	cmp	r2, #0
 800a5a0:	f000 80a0 	beq.w	800a6e4 <_dtoa_r+0x48c>
 800a5a4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800a5a8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a5ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5b0:	f140 8098 	bpl.w	800a6e4 <_dtoa_r+0x48c>
 800a5b4:	f1b9 0f00 	cmp.w	r9, #0
 800a5b8:	f000 8094 	beq.w	800a6e4 <_dtoa_r+0x48c>
 800a5bc:	f1ba 0f00 	cmp.w	sl, #0
 800a5c0:	dd2f      	ble.n	800a622 <_dtoa_r+0x3ca>
 800a5c2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800a5c6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a5ca:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a5ce:	f10b 32ff 	add.w	r2, fp, #4294967295
 800a5d2:	3101      	adds	r1, #1
 800a5d4:	4654      	mov	r4, sl
 800a5d6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a5da:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800a5de:	ee07 1a90 	vmov	s15, r1
 800a5e2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a5e6:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a5ea:	ee15 7a90 	vmov	r7, s11
 800a5ee:	ec51 0b15 	vmov	r0, r1, d5
 800a5f2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800a5f6:	2c00      	cmp	r4, #0
 800a5f8:	d177      	bne.n	800a6ea <_dtoa_r+0x492>
 800a5fa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a5fe:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a602:	ec41 0b17 	vmov	d7, r0, r1
 800a606:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a60a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a60e:	f300 826a 	bgt.w	800aae6 <_dtoa_r+0x88e>
 800a612:	eeb1 7b47 	vneg.f64	d7, d7
 800a616:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a61a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a61e:	f100 8260 	bmi.w	800aae2 <_dtoa_r+0x88a>
 800a622:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a626:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a628:	2a00      	cmp	r2, #0
 800a62a:	f2c0 811d 	blt.w	800a868 <_dtoa_r+0x610>
 800a62e:	f1bb 0f0e 	cmp.w	fp, #14
 800a632:	f300 8119 	bgt.w	800a868 <_dtoa_r+0x610>
 800a636:	4b8a      	ldr	r3, [pc, #552]	; (800a860 <_dtoa_r+0x608>)
 800a638:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a63c:	ed93 6b00 	vldr	d6, [r3]
 800a640:	9b08      	ldr	r3, [sp, #32]
 800a642:	2b00      	cmp	r3, #0
 800a644:	f280 80b7 	bge.w	800a7b6 <_dtoa_r+0x55e>
 800a648:	f1b9 0f00 	cmp.w	r9, #0
 800a64c:	f300 80b3 	bgt.w	800a7b6 <_dtoa_r+0x55e>
 800a650:	f040 8246 	bne.w	800aae0 <_dtoa_r+0x888>
 800a654:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a658:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a65c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a660:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a668:	464c      	mov	r4, r9
 800a66a:	464f      	mov	r7, r9
 800a66c:	f280 821c 	bge.w	800aaa8 <_dtoa_r+0x850>
 800a670:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a674:	2331      	movs	r3, #49	; 0x31
 800a676:	f808 3b01 	strb.w	r3, [r8], #1
 800a67a:	f10b 0b01 	add.w	fp, fp, #1
 800a67e:	e218      	b.n	800aab2 <_dtoa_r+0x85a>
 800a680:	2102      	movs	r1, #2
 800a682:	e780      	b.n	800a586 <_dtoa_r+0x32e>
 800a684:	07d4      	lsls	r4, r2, #31
 800a686:	d504      	bpl.n	800a692 <_dtoa_r+0x43a>
 800a688:	ed90 6b00 	vldr	d6, [r0]
 800a68c:	3101      	adds	r1, #1
 800a68e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a692:	1052      	asrs	r2, r2, #1
 800a694:	3008      	adds	r0, #8
 800a696:	e777      	b.n	800a588 <_dtoa_r+0x330>
 800a698:	d022      	beq.n	800a6e0 <_dtoa_r+0x488>
 800a69a:	f1cb 0200 	rsb	r2, fp, #0
 800a69e:	4970      	ldr	r1, [pc, #448]	; (800a860 <_dtoa_r+0x608>)
 800a6a0:	f002 000f 	and.w	r0, r2, #15
 800a6a4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a6a8:	ed91 7b00 	vldr	d7, [r1]
 800a6ac:	ee28 7b07 	vmul.f64	d7, d8, d7
 800a6b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a6b4:	486b      	ldr	r0, [pc, #428]	; (800a864 <_dtoa_r+0x60c>)
 800a6b6:	1112      	asrs	r2, r2, #4
 800a6b8:	2400      	movs	r4, #0
 800a6ba:	2102      	movs	r1, #2
 800a6bc:	b92a      	cbnz	r2, 800a6ca <_dtoa_r+0x472>
 800a6be:	2c00      	cmp	r4, #0
 800a6c0:	f43f af6a 	beq.w	800a598 <_dtoa_r+0x340>
 800a6c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a6c8:	e766      	b.n	800a598 <_dtoa_r+0x340>
 800a6ca:	07d7      	lsls	r7, r2, #31
 800a6cc:	d505      	bpl.n	800a6da <_dtoa_r+0x482>
 800a6ce:	ed90 6b00 	vldr	d6, [r0]
 800a6d2:	3101      	adds	r1, #1
 800a6d4:	2401      	movs	r4, #1
 800a6d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a6da:	1052      	asrs	r2, r2, #1
 800a6dc:	3008      	adds	r0, #8
 800a6de:	e7ed      	b.n	800a6bc <_dtoa_r+0x464>
 800a6e0:	2102      	movs	r1, #2
 800a6e2:	e759      	b.n	800a598 <_dtoa_r+0x340>
 800a6e4:	465a      	mov	r2, fp
 800a6e6:	464c      	mov	r4, r9
 800a6e8:	e775      	b.n	800a5d6 <_dtoa_r+0x37e>
 800a6ea:	ec41 0b17 	vmov	d7, r0, r1
 800a6ee:	495c      	ldr	r1, [pc, #368]	; (800a860 <_dtoa_r+0x608>)
 800a6f0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800a6f4:	ed11 4b02 	vldr	d4, [r1, #-8]
 800a6f8:	9901      	ldr	r1, [sp, #4]
 800a6fa:	440c      	add	r4, r1
 800a6fc:	9907      	ldr	r1, [sp, #28]
 800a6fe:	b351      	cbz	r1, 800a756 <_dtoa_r+0x4fe>
 800a700:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800a704:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800a708:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a70c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a710:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a714:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a718:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a71c:	ee14 1a90 	vmov	r1, s9
 800a720:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a724:	3130      	adds	r1, #48	; 0x30
 800a726:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a72a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a72e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a732:	f808 1b01 	strb.w	r1, [r8], #1
 800a736:	d439      	bmi.n	800a7ac <_dtoa_r+0x554>
 800a738:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a73c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a744:	d472      	bmi.n	800a82c <_dtoa_r+0x5d4>
 800a746:	45a0      	cmp	r8, r4
 800a748:	f43f af6b 	beq.w	800a622 <_dtoa_r+0x3ca>
 800a74c:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a750:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a754:	e7e0      	b.n	800a718 <_dtoa_r+0x4c0>
 800a756:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a75a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a75e:	4620      	mov	r0, r4
 800a760:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a764:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a768:	ee14 1a90 	vmov	r1, s9
 800a76c:	3130      	adds	r1, #48	; 0x30
 800a76e:	f808 1b01 	strb.w	r1, [r8], #1
 800a772:	45a0      	cmp	r8, r4
 800a774:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a778:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a77c:	d118      	bne.n	800a7b0 <_dtoa_r+0x558>
 800a77e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800a782:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a786:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a78a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a78e:	dc4d      	bgt.n	800a82c <_dtoa_r+0x5d4>
 800a790:	ee35 5b47 	vsub.f64	d5, d5, d7
 800a794:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800a798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a79c:	f57f af41 	bpl.w	800a622 <_dtoa_r+0x3ca>
 800a7a0:	4680      	mov	r8, r0
 800a7a2:	3801      	subs	r0, #1
 800a7a4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800a7a8:	2b30      	cmp	r3, #48	; 0x30
 800a7aa:	d0f9      	beq.n	800a7a0 <_dtoa_r+0x548>
 800a7ac:	4693      	mov	fp, r2
 800a7ae:	e02a      	b.n	800a806 <_dtoa_r+0x5ae>
 800a7b0:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a7b4:	e7d6      	b.n	800a764 <_dtoa_r+0x50c>
 800a7b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a7ba:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800a7be:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a7c2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a7c6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a7ca:	ee15 3a10 	vmov	r3, s10
 800a7ce:	3330      	adds	r3, #48	; 0x30
 800a7d0:	f808 3b01 	strb.w	r3, [r8], #1
 800a7d4:	9b01      	ldr	r3, [sp, #4]
 800a7d6:	eba8 0303 	sub.w	r3, r8, r3
 800a7da:	4599      	cmp	r9, r3
 800a7dc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a7e0:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a7e4:	d133      	bne.n	800a84e <_dtoa_r+0x5f6>
 800a7e6:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a7ea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a7ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7f2:	dc1a      	bgt.n	800a82a <_dtoa_r+0x5d2>
 800a7f4:	eeb4 7b46 	vcmp.f64	d7, d6
 800a7f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7fc:	d103      	bne.n	800a806 <_dtoa_r+0x5ae>
 800a7fe:	ee15 3a10 	vmov	r3, s10
 800a802:	07d9      	lsls	r1, r3, #31
 800a804:	d411      	bmi.n	800a82a <_dtoa_r+0x5d2>
 800a806:	4629      	mov	r1, r5
 800a808:	4630      	mov	r0, r6
 800a80a:	f000 fbd1 	bl	800afb0 <_Bfree>
 800a80e:	2300      	movs	r3, #0
 800a810:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a812:	f888 3000 	strb.w	r3, [r8]
 800a816:	f10b 0301 	add.w	r3, fp, #1
 800a81a:	6013      	str	r3, [r2, #0]
 800a81c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a81e:	2b00      	cmp	r3, #0
 800a820:	f43f ad69 	beq.w	800a2f6 <_dtoa_r+0x9e>
 800a824:	f8c3 8000 	str.w	r8, [r3]
 800a828:	e565      	b.n	800a2f6 <_dtoa_r+0x9e>
 800a82a:	465a      	mov	r2, fp
 800a82c:	4643      	mov	r3, r8
 800a82e:	4698      	mov	r8, r3
 800a830:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800a834:	2939      	cmp	r1, #57	; 0x39
 800a836:	d106      	bne.n	800a846 <_dtoa_r+0x5ee>
 800a838:	9901      	ldr	r1, [sp, #4]
 800a83a:	4299      	cmp	r1, r3
 800a83c:	d1f7      	bne.n	800a82e <_dtoa_r+0x5d6>
 800a83e:	9801      	ldr	r0, [sp, #4]
 800a840:	2130      	movs	r1, #48	; 0x30
 800a842:	3201      	adds	r2, #1
 800a844:	7001      	strb	r1, [r0, #0]
 800a846:	7819      	ldrb	r1, [r3, #0]
 800a848:	3101      	adds	r1, #1
 800a84a:	7019      	strb	r1, [r3, #0]
 800a84c:	e7ae      	b.n	800a7ac <_dtoa_r+0x554>
 800a84e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a852:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a85a:	d1b2      	bne.n	800a7c2 <_dtoa_r+0x56a>
 800a85c:	e7d3      	b.n	800a806 <_dtoa_r+0x5ae>
 800a85e:	bf00      	nop
 800a860:	0800c330 	.word	0x0800c330
 800a864:	0800c308 	.word	0x0800c308
 800a868:	9907      	ldr	r1, [sp, #28]
 800a86a:	2900      	cmp	r1, #0
 800a86c:	f000 80d0 	beq.w	800aa10 <_dtoa_r+0x7b8>
 800a870:	9906      	ldr	r1, [sp, #24]
 800a872:	2901      	cmp	r1, #1
 800a874:	f300 80b4 	bgt.w	800a9e0 <_dtoa_r+0x788>
 800a878:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a87a:	2900      	cmp	r1, #0
 800a87c:	f000 80ac 	beq.w	800a9d8 <_dtoa_r+0x780>
 800a880:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a884:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800a888:	461c      	mov	r4, r3
 800a88a:	9309      	str	r3, [sp, #36]	; 0x24
 800a88c:	9b04      	ldr	r3, [sp, #16]
 800a88e:	4413      	add	r3, r2
 800a890:	9304      	str	r3, [sp, #16]
 800a892:	9b05      	ldr	r3, [sp, #20]
 800a894:	2101      	movs	r1, #1
 800a896:	4413      	add	r3, r2
 800a898:	4630      	mov	r0, r6
 800a89a:	9305      	str	r3, [sp, #20]
 800a89c:	f000 fc3e 	bl	800b11c <__i2b>
 800a8a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8a2:	4607      	mov	r7, r0
 800a8a4:	f1b8 0f00 	cmp.w	r8, #0
 800a8a8:	d00d      	beq.n	800a8c6 <_dtoa_r+0x66e>
 800a8aa:	9a05      	ldr	r2, [sp, #20]
 800a8ac:	2a00      	cmp	r2, #0
 800a8ae:	dd0a      	ble.n	800a8c6 <_dtoa_r+0x66e>
 800a8b0:	4542      	cmp	r2, r8
 800a8b2:	9904      	ldr	r1, [sp, #16]
 800a8b4:	bfa8      	it	ge
 800a8b6:	4642      	movge	r2, r8
 800a8b8:	1a89      	subs	r1, r1, r2
 800a8ba:	9104      	str	r1, [sp, #16]
 800a8bc:	9905      	ldr	r1, [sp, #20]
 800a8be:	eba8 0802 	sub.w	r8, r8, r2
 800a8c2:	1a8a      	subs	r2, r1, r2
 800a8c4:	9205      	str	r2, [sp, #20]
 800a8c6:	b303      	cbz	r3, 800a90a <_dtoa_r+0x6b2>
 800a8c8:	9a07      	ldr	r2, [sp, #28]
 800a8ca:	2a00      	cmp	r2, #0
 800a8cc:	f000 80a5 	beq.w	800aa1a <_dtoa_r+0x7c2>
 800a8d0:	2c00      	cmp	r4, #0
 800a8d2:	dd13      	ble.n	800a8fc <_dtoa_r+0x6a4>
 800a8d4:	4639      	mov	r1, r7
 800a8d6:	4622      	mov	r2, r4
 800a8d8:	4630      	mov	r0, r6
 800a8da:	930d      	str	r3, [sp, #52]	; 0x34
 800a8dc:	f000 fcde 	bl	800b29c <__pow5mult>
 800a8e0:	462a      	mov	r2, r5
 800a8e2:	4601      	mov	r1, r0
 800a8e4:	4607      	mov	r7, r0
 800a8e6:	4630      	mov	r0, r6
 800a8e8:	f000 fc2e 	bl	800b148 <__multiply>
 800a8ec:	4629      	mov	r1, r5
 800a8ee:	9009      	str	r0, [sp, #36]	; 0x24
 800a8f0:	4630      	mov	r0, r6
 800a8f2:	f000 fb5d 	bl	800afb0 <_Bfree>
 800a8f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8fa:	4615      	mov	r5, r2
 800a8fc:	1b1a      	subs	r2, r3, r4
 800a8fe:	d004      	beq.n	800a90a <_dtoa_r+0x6b2>
 800a900:	4629      	mov	r1, r5
 800a902:	4630      	mov	r0, r6
 800a904:	f000 fcca 	bl	800b29c <__pow5mult>
 800a908:	4605      	mov	r5, r0
 800a90a:	2101      	movs	r1, #1
 800a90c:	4630      	mov	r0, r6
 800a90e:	f000 fc05 	bl	800b11c <__i2b>
 800a912:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a914:	2b00      	cmp	r3, #0
 800a916:	4604      	mov	r4, r0
 800a918:	f340 8081 	ble.w	800aa1e <_dtoa_r+0x7c6>
 800a91c:	461a      	mov	r2, r3
 800a91e:	4601      	mov	r1, r0
 800a920:	4630      	mov	r0, r6
 800a922:	f000 fcbb 	bl	800b29c <__pow5mult>
 800a926:	9b06      	ldr	r3, [sp, #24]
 800a928:	2b01      	cmp	r3, #1
 800a92a:	4604      	mov	r4, r0
 800a92c:	dd7a      	ble.n	800aa24 <_dtoa_r+0x7cc>
 800a92e:	2300      	movs	r3, #0
 800a930:	9309      	str	r3, [sp, #36]	; 0x24
 800a932:	6922      	ldr	r2, [r4, #16]
 800a934:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a938:	6910      	ldr	r0, [r2, #16]
 800a93a:	f000 fba1 	bl	800b080 <__hi0bits>
 800a93e:	f1c0 0020 	rsb	r0, r0, #32
 800a942:	9b05      	ldr	r3, [sp, #20]
 800a944:	4418      	add	r0, r3
 800a946:	f010 001f 	ands.w	r0, r0, #31
 800a94a:	f000 8093 	beq.w	800aa74 <_dtoa_r+0x81c>
 800a94e:	f1c0 0220 	rsb	r2, r0, #32
 800a952:	2a04      	cmp	r2, #4
 800a954:	f340 8085 	ble.w	800aa62 <_dtoa_r+0x80a>
 800a958:	9b04      	ldr	r3, [sp, #16]
 800a95a:	f1c0 001c 	rsb	r0, r0, #28
 800a95e:	4403      	add	r3, r0
 800a960:	9304      	str	r3, [sp, #16]
 800a962:	9b05      	ldr	r3, [sp, #20]
 800a964:	4480      	add	r8, r0
 800a966:	4403      	add	r3, r0
 800a968:	9305      	str	r3, [sp, #20]
 800a96a:	9b04      	ldr	r3, [sp, #16]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	dd05      	ble.n	800a97c <_dtoa_r+0x724>
 800a970:	4629      	mov	r1, r5
 800a972:	461a      	mov	r2, r3
 800a974:	4630      	mov	r0, r6
 800a976:	f000 fceb 	bl	800b350 <__lshift>
 800a97a:	4605      	mov	r5, r0
 800a97c:	9b05      	ldr	r3, [sp, #20]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	dd05      	ble.n	800a98e <_dtoa_r+0x736>
 800a982:	4621      	mov	r1, r4
 800a984:	461a      	mov	r2, r3
 800a986:	4630      	mov	r0, r6
 800a988:	f000 fce2 	bl	800b350 <__lshift>
 800a98c:	4604      	mov	r4, r0
 800a98e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a990:	2b00      	cmp	r3, #0
 800a992:	d071      	beq.n	800aa78 <_dtoa_r+0x820>
 800a994:	4621      	mov	r1, r4
 800a996:	4628      	mov	r0, r5
 800a998:	f000 fd46 	bl	800b428 <__mcmp>
 800a99c:	2800      	cmp	r0, #0
 800a99e:	da6b      	bge.n	800aa78 <_dtoa_r+0x820>
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	4629      	mov	r1, r5
 800a9a4:	220a      	movs	r2, #10
 800a9a6:	4630      	mov	r0, r6
 800a9a8:	f000 fb24 	bl	800aff4 <__multadd>
 800a9ac:	9b07      	ldr	r3, [sp, #28]
 800a9ae:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a9b2:	4605      	mov	r5, r0
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	f000 8197 	beq.w	800ace8 <_dtoa_r+0xa90>
 800a9ba:	4639      	mov	r1, r7
 800a9bc:	2300      	movs	r3, #0
 800a9be:	220a      	movs	r2, #10
 800a9c0:	4630      	mov	r0, r6
 800a9c2:	f000 fb17 	bl	800aff4 <__multadd>
 800a9c6:	f1ba 0f00 	cmp.w	sl, #0
 800a9ca:	4607      	mov	r7, r0
 800a9cc:	f300 8093 	bgt.w	800aaf6 <_dtoa_r+0x89e>
 800a9d0:	9b06      	ldr	r3, [sp, #24]
 800a9d2:	2b02      	cmp	r3, #2
 800a9d4:	dc57      	bgt.n	800aa86 <_dtoa_r+0x82e>
 800a9d6:	e08e      	b.n	800aaf6 <_dtoa_r+0x89e>
 800a9d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a9da:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a9de:	e751      	b.n	800a884 <_dtoa_r+0x62c>
 800a9e0:	f109 34ff 	add.w	r4, r9, #4294967295
 800a9e4:	42a3      	cmp	r3, r4
 800a9e6:	bfbf      	itttt	lt
 800a9e8:	1ae2      	sublt	r2, r4, r3
 800a9ea:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a9ec:	189b      	addlt	r3, r3, r2
 800a9ee:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a9f0:	bfae      	itee	ge
 800a9f2:	1b1c      	subge	r4, r3, r4
 800a9f4:	4623      	movlt	r3, r4
 800a9f6:	2400      	movlt	r4, #0
 800a9f8:	f1b9 0f00 	cmp.w	r9, #0
 800a9fc:	bfb5      	itete	lt
 800a9fe:	9a04      	ldrlt	r2, [sp, #16]
 800aa00:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800aa04:	eba2 0809 	sublt.w	r8, r2, r9
 800aa08:	464a      	movge	r2, r9
 800aa0a:	bfb8      	it	lt
 800aa0c:	2200      	movlt	r2, #0
 800aa0e:	e73c      	b.n	800a88a <_dtoa_r+0x632>
 800aa10:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800aa14:	9f07      	ldr	r7, [sp, #28]
 800aa16:	461c      	mov	r4, r3
 800aa18:	e744      	b.n	800a8a4 <_dtoa_r+0x64c>
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	e770      	b.n	800a900 <_dtoa_r+0x6a8>
 800aa1e:	9b06      	ldr	r3, [sp, #24]
 800aa20:	2b01      	cmp	r3, #1
 800aa22:	dc18      	bgt.n	800aa56 <_dtoa_r+0x7fe>
 800aa24:	9b02      	ldr	r3, [sp, #8]
 800aa26:	b9b3      	cbnz	r3, 800aa56 <_dtoa_r+0x7fe>
 800aa28:	9b03      	ldr	r3, [sp, #12]
 800aa2a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800aa2e:	b9a2      	cbnz	r2, 800aa5a <_dtoa_r+0x802>
 800aa30:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800aa34:	0d12      	lsrs	r2, r2, #20
 800aa36:	0512      	lsls	r2, r2, #20
 800aa38:	b18a      	cbz	r2, 800aa5e <_dtoa_r+0x806>
 800aa3a:	9b04      	ldr	r3, [sp, #16]
 800aa3c:	3301      	adds	r3, #1
 800aa3e:	9304      	str	r3, [sp, #16]
 800aa40:	9b05      	ldr	r3, [sp, #20]
 800aa42:	3301      	adds	r3, #1
 800aa44:	9305      	str	r3, [sp, #20]
 800aa46:	2301      	movs	r3, #1
 800aa48:	9309      	str	r3, [sp, #36]	; 0x24
 800aa4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	f47f af70 	bne.w	800a932 <_dtoa_r+0x6da>
 800aa52:	2001      	movs	r0, #1
 800aa54:	e775      	b.n	800a942 <_dtoa_r+0x6ea>
 800aa56:	2300      	movs	r3, #0
 800aa58:	e7f6      	b.n	800aa48 <_dtoa_r+0x7f0>
 800aa5a:	9b02      	ldr	r3, [sp, #8]
 800aa5c:	e7f4      	b.n	800aa48 <_dtoa_r+0x7f0>
 800aa5e:	9209      	str	r2, [sp, #36]	; 0x24
 800aa60:	e7f3      	b.n	800aa4a <_dtoa_r+0x7f2>
 800aa62:	d082      	beq.n	800a96a <_dtoa_r+0x712>
 800aa64:	9b04      	ldr	r3, [sp, #16]
 800aa66:	321c      	adds	r2, #28
 800aa68:	4413      	add	r3, r2
 800aa6a:	9304      	str	r3, [sp, #16]
 800aa6c:	9b05      	ldr	r3, [sp, #20]
 800aa6e:	4490      	add	r8, r2
 800aa70:	4413      	add	r3, r2
 800aa72:	e779      	b.n	800a968 <_dtoa_r+0x710>
 800aa74:	4602      	mov	r2, r0
 800aa76:	e7f5      	b.n	800aa64 <_dtoa_r+0x80c>
 800aa78:	f1b9 0f00 	cmp.w	r9, #0
 800aa7c:	dc36      	bgt.n	800aaec <_dtoa_r+0x894>
 800aa7e:	9b06      	ldr	r3, [sp, #24]
 800aa80:	2b02      	cmp	r3, #2
 800aa82:	dd33      	ble.n	800aaec <_dtoa_r+0x894>
 800aa84:	46ca      	mov	sl, r9
 800aa86:	f1ba 0f00 	cmp.w	sl, #0
 800aa8a:	d10d      	bne.n	800aaa8 <_dtoa_r+0x850>
 800aa8c:	4621      	mov	r1, r4
 800aa8e:	4653      	mov	r3, sl
 800aa90:	2205      	movs	r2, #5
 800aa92:	4630      	mov	r0, r6
 800aa94:	f000 faae 	bl	800aff4 <__multadd>
 800aa98:	4601      	mov	r1, r0
 800aa9a:	4604      	mov	r4, r0
 800aa9c:	4628      	mov	r0, r5
 800aa9e:	f000 fcc3 	bl	800b428 <__mcmp>
 800aaa2:	2800      	cmp	r0, #0
 800aaa4:	f73f ade4 	bgt.w	800a670 <_dtoa_r+0x418>
 800aaa8:	9b08      	ldr	r3, [sp, #32]
 800aaaa:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800aaae:	ea6f 0b03 	mvn.w	fp, r3
 800aab2:	f04f 0900 	mov.w	r9, #0
 800aab6:	4621      	mov	r1, r4
 800aab8:	4630      	mov	r0, r6
 800aaba:	f000 fa79 	bl	800afb0 <_Bfree>
 800aabe:	2f00      	cmp	r7, #0
 800aac0:	f43f aea1 	beq.w	800a806 <_dtoa_r+0x5ae>
 800aac4:	f1b9 0f00 	cmp.w	r9, #0
 800aac8:	d005      	beq.n	800aad6 <_dtoa_r+0x87e>
 800aaca:	45b9      	cmp	r9, r7
 800aacc:	d003      	beq.n	800aad6 <_dtoa_r+0x87e>
 800aace:	4649      	mov	r1, r9
 800aad0:	4630      	mov	r0, r6
 800aad2:	f000 fa6d 	bl	800afb0 <_Bfree>
 800aad6:	4639      	mov	r1, r7
 800aad8:	4630      	mov	r0, r6
 800aada:	f000 fa69 	bl	800afb0 <_Bfree>
 800aade:	e692      	b.n	800a806 <_dtoa_r+0x5ae>
 800aae0:	2400      	movs	r4, #0
 800aae2:	4627      	mov	r7, r4
 800aae4:	e7e0      	b.n	800aaa8 <_dtoa_r+0x850>
 800aae6:	4693      	mov	fp, r2
 800aae8:	4627      	mov	r7, r4
 800aaea:	e5c1      	b.n	800a670 <_dtoa_r+0x418>
 800aaec:	9b07      	ldr	r3, [sp, #28]
 800aaee:	46ca      	mov	sl, r9
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	f000 8100 	beq.w	800acf6 <_dtoa_r+0xa9e>
 800aaf6:	f1b8 0f00 	cmp.w	r8, #0
 800aafa:	dd05      	ble.n	800ab08 <_dtoa_r+0x8b0>
 800aafc:	4639      	mov	r1, r7
 800aafe:	4642      	mov	r2, r8
 800ab00:	4630      	mov	r0, r6
 800ab02:	f000 fc25 	bl	800b350 <__lshift>
 800ab06:	4607      	mov	r7, r0
 800ab08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d05d      	beq.n	800abca <_dtoa_r+0x972>
 800ab0e:	6879      	ldr	r1, [r7, #4]
 800ab10:	4630      	mov	r0, r6
 800ab12:	f000 fa0d 	bl	800af30 <_Balloc>
 800ab16:	4680      	mov	r8, r0
 800ab18:	b928      	cbnz	r0, 800ab26 <_dtoa_r+0x8ce>
 800ab1a:	4b82      	ldr	r3, [pc, #520]	; (800ad24 <_dtoa_r+0xacc>)
 800ab1c:	4602      	mov	r2, r0
 800ab1e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ab22:	f7ff bbb1 	b.w	800a288 <_dtoa_r+0x30>
 800ab26:	693a      	ldr	r2, [r7, #16]
 800ab28:	3202      	adds	r2, #2
 800ab2a:	0092      	lsls	r2, r2, #2
 800ab2c:	f107 010c 	add.w	r1, r7, #12
 800ab30:	300c      	adds	r0, #12
 800ab32:	f7ff fafa 	bl	800a12a <memcpy>
 800ab36:	2201      	movs	r2, #1
 800ab38:	4641      	mov	r1, r8
 800ab3a:	4630      	mov	r0, r6
 800ab3c:	f000 fc08 	bl	800b350 <__lshift>
 800ab40:	9b01      	ldr	r3, [sp, #4]
 800ab42:	3301      	adds	r3, #1
 800ab44:	9304      	str	r3, [sp, #16]
 800ab46:	9b01      	ldr	r3, [sp, #4]
 800ab48:	4453      	add	r3, sl
 800ab4a:	9308      	str	r3, [sp, #32]
 800ab4c:	9b02      	ldr	r3, [sp, #8]
 800ab4e:	f003 0301 	and.w	r3, r3, #1
 800ab52:	46b9      	mov	r9, r7
 800ab54:	9307      	str	r3, [sp, #28]
 800ab56:	4607      	mov	r7, r0
 800ab58:	9b04      	ldr	r3, [sp, #16]
 800ab5a:	4621      	mov	r1, r4
 800ab5c:	3b01      	subs	r3, #1
 800ab5e:	4628      	mov	r0, r5
 800ab60:	9302      	str	r3, [sp, #8]
 800ab62:	f7ff faf0 	bl	800a146 <quorem>
 800ab66:	4603      	mov	r3, r0
 800ab68:	3330      	adds	r3, #48	; 0x30
 800ab6a:	9005      	str	r0, [sp, #20]
 800ab6c:	4649      	mov	r1, r9
 800ab6e:	4628      	mov	r0, r5
 800ab70:	9309      	str	r3, [sp, #36]	; 0x24
 800ab72:	f000 fc59 	bl	800b428 <__mcmp>
 800ab76:	463a      	mov	r2, r7
 800ab78:	4682      	mov	sl, r0
 800ab7a:	4621      	mov	r1, r4
 800ab7c:	4630      	mov	r0, r6
 800ab7e:	f000 fc6f 	bl	800b460 <__mdiff>
 800ab82:	68c2      	ldr	r2, [r0, #12]
 800ab84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab86:	4680      	mov	r8, r0
 800ab88:	bb0a      	cbnz	r2, 800abce <_dtoa_r+0x976>
 800ab8a:	4601      	mov	r1, r0
 800ab8c:	4628      	mov	r0, r5
 800ab8e:	f000 fc4b 	bl	800b428 <__mcmp>
 800ab92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab94:	4602      	mov	r2, r0
 800ab96:	4641      	mov	r1, r8
 800ab98:	4630      	mov	r0, r6
 800ab9a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800ab9e:	f000 fa07 	bl	800afb0 <_Bfree>
 800aba2:	9b06      	ldr	r3, [sp, #24]
 800aba4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aba6:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800abaa:	ea43 0102 	orr.w	r1, r3, r2
 800abae:	9b07      	ldr	r3, [sp, #28]
 800abb0:	4319      	orrs	r1, r3
 800abb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abb4:	d10d      	bne.n	800abd2 <_dtoa_r+0x97a>
 800abb6:	2b39      	cmp	r3, #57	; 0x39
 800abb8:	d029      	beq.n	800ac0e <_dtoa_r+0x9b6>
 800abba:	f1ba 0f00 	cmp.w	sl, #0
 800abbe:	dd01      	ble.n	800abc4 <_dtoa_r+0x96c>
 800abc0:	9b05      	ldr	r3, [sp, #20]
 800abc2:	3331      	adds	r3, #49	; 0x31
 800abc4:	9a02      	ldr	r2, [sp, #8]
 800abc6:	7013      	strb	r3, [r2, #0]
 800abc8:	e775      	b.n	800aab6 <_dtoa_r+0x85e>
 800abca:	4638      	mov	r0, r7
 800abcc:	e7b8      	b.n	800ab40 <_dtoa_r+0x8e8>
 800abce:	2201      	movs	r2, #1
 800abd0:	e7e1      	b.n	800ab96 <_dtoa_r+0x93e>
 800abd2:	f1ba 0f00 	cmp.w	sl, #0
 800abd6:	db06      	blt.n	800abe6 <_dtoa_r+0x98e>
 800abd8:	9906      	ldr	r1, [sp, #24]
 800abda:	ea41 0a0a 	orr.w	sl, r1, sl
 800abde:	9907      	ldr	r1, [sp, #28]
 800abe0:	ea5a 0a01 	orrs.w	sl, sl, r1
 800abe4:	d120      	bne.n	800ac28 <_dtoa_r+0x9d0>
 800abe6:	2a00      	cmp	r2, #0
 800abe8:	ddec      	ble.n	800abc4 <_dtoa_r+0x96c>
 800abea:	4629      	mov	r1, r5
 800abec:	2201      	movs	r2, #1
 800abee:	4630      	mov	r0, r6
 800abf0:	9304      	str	r3, [sp, #16]
 800abf2:	f000 fbad 	bl	800b350 <__lshift>
 800abf6:	4621      	mov	r1, r4
 800abf8:	4605      	mov	r5, r0
 800abfa:	f000 fc15 	bl	800b428 <__mcmp>
 800abfe:	2800      	cmp	r0, #0
 800ac00:	9b04      	ldr	r3, [sp, #16]
 800ac02:	dc02      	bgt.n	800ac0a <_dtoa_r+0x9b2>
 800ac04:	d1de      	bne.n	800abc4 <_dtoa_r+0x96c>
 800ac06:	07da      	lsls	r2, r3, #31
 800ac08:	d5dc      	bpl.n	800abc4 <_dtoa_r+0x96c>
 800ac0a:	2b39      	cmp	r3, #57	; 0x39
 800ac0c:	d1d8      	bne.n	800abc0 <_dtoa_r+0x968>
 800ac0e:	9a02      	ldr	r2, [sp, #8]
 800ac10:	2339      	movs	r3, #57	; 0x39
 800ac12:	7013      	strb	r3, [r2, #0]
 800ac14:	4643      	mov	r3, r8
 800ac16:	4698      	mov	r8, r3
 800ac18:	3b01      	subs	r3, #1
 800ac1a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800ac1e:	2a39      	cmp	r2, #57	; 0x39
 800ac20:	d051      	beq.n	800acc6 <_dtoa_r+0xa6e>
 800ac22:	3201      	adds	r2, #1
 800ac24:	701a      	strb	r2, [r3, #0]
 800ac26:	e746      	b.n	800aab6 <_dtoa_r+0x85e>
 800ac28:	2a00      	cmp	r2, #0
 800ac2a:	dd03      	ble.n	800ac34 <_dtoa_r+0x9dc>
 800ac2c:	2b39      	cmp	r3, #57	; 0x39
 800ac2e:	d0ee      	beq.n	800ac0e <_dtoa_r+0x9b6>
 800ac30:	3301      	adds	r3, #1
 800ac32:	e7c7      	b.n	800abc4 <_dtoa_r+0x96c>
 800ac34:	9a04      	ldr	r2, [sp, #16]
 800ac36:	9908      	ldr	r1, [sp, #32]
 800ac38:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ac3c:	428a      	cmp	r2, r1
 800ac3e:	d02b      	beq.n	800ac98 <_dtoa_r+0xa40>
 800ac40:	4629      	mov	r1, r5
 800ac42:	2300      	movs	r3, #0
 800ac44:	220a      	movs	r2, #10
 800ac46:	4630      	mov	r0, r6
 800ac48:	f000 f9d4 	bl	800aff4 <__multadd>
 800ac4c:	45b9      	cmp	r9, r7
 800ac4e:	4605      	mov	r5, r0
 800ac50:	f04f 0300 	mov.w	r3, #0
 800ac54:	f04f 020a 	mov.w	r2, #10
 800ac58:	4649      	mov	r1, r9
 800ac5a:	4630      	mov	r0, r6
 800ac5c:	d107      	bne.n	800ac6e <_dtoa_r+0xa16>
 800ac5e:	f000 f9c9 	bl	800aff4 <__multadd>
 800ac62:	4681      	mov	r9, r0
 800ac64:	4607      	mov	r7, r0
 800ac66:	9b04      	ldr	r3, [sp, #16]
 800ac68:	3301      	adds	r3, #1
 800ac6a:	9304      	str	r3, [sp, #16]
 800ac6c:	e774      	b.n	800ab58 <_dtoa_r+0x900>
 800ac6e:	f000 f9c1 	bl	800aff4 <__multadd>
 800ac72:	4639      	mov	r1, r7
 800ac74:	4681      	mov	r9, r0
 800ac76:	2300      	movs	r3, #0
 800ac78:	220a      	movs	r2, #10
 800ac7a:	4630      	mov	r0, r6
 800ac7c:	f000 f9ba 	bl	800aff4 <__multadd>
 800ac80:	4607      	mov	r7, r0
 800ac82:	e7f0      	b.n	800ac66 <_dtoa_r+0xa0e>
 800ac84:	f1ba 0f00 	cmp.w	sl, #0
 800ac88:	9a01      	ldr	r2, [sp, #4]
 800ac8a:	bfcc      	ite	gt
 800ac8c:	46d0      	movgt	r8, sl
 800ac8e:	f04f 0801 	movle.w	r8, #1
 800ac92:	4490      	add	r8, r2
 800ac94:	f04f 0900 	mov.w	r9, #0
 800ac98:	4629      	mov	r1, r5
 800ac9a:	2201      	movs	r2, #1
 800ac9c:	4630      	mov	r0, r6
 800ac9e:	9302      	str	r3, [sp, #8]
 800aca0:	f000 fb56 	bl	800b350 <__lshift>
 800aca4:	4621      	mov	r1, r4
 800aca6:	4605      	mov	r5, r0
 800aca8:	f000 fbbe 	bl	800b428 <__mcmp>
 800acac:	2800      	cmp	r0, #0
 800acae:	dcb1      	bgt.n	800ac14 <_dtoa_r+0x9bc>
 800acb0:	d102      	bne.n	800acb8 <_dtoa_r+0xa60>
 800acb2:	9b02      	ldr	r3, [sp, #8]
 800acb4:	07db      	lsls	r3, r3, #31
 800acb6:	d4ad      	bmi.n	800ac14 <_dtoa_r+0x9bc>
 800acb8:	4643      	mov	r3, r8
 800acba:	4698      	mov	r8, r3
 800acbc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800acc0:	2a30      	cmp	r2, #48	; 0x30
 800acc2:	d0fa      	beq.n	800acba <_dtoa_r+0xa62>
 800acc4:	e6f7      	b.n	800aab6 <_dtoa_r+0x85e>
 800acc6:	9a01      	ldr	r2, [sp, #4]
 800acc8:	429a      	cmp	r2, r3
 800acca:	d1a4      	bne.n	800ac16 <_dtoa_r+0x9be>
 800accc:	f10b 0b01 	add.w	fp, fp, #1
 800acd0:	2331      	movs	r3, #49	; 0x31
 800acd2:	e778      	b.n	800abc6 <_dtoa_r+0x96e>
 800acd4:	4b14      	ldr	r3, [pc, #80]	; (800ad28 <_dtoa_r+0xad0>)
 800acd6:	f7ff bb2a 	b.w	800a32e <_dtoa_r+0xd6>
 800acda:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800acdc:	2b00      	cmp	r3, #0
 800acde:	f47f ab05 	bne.w	800a2ec <_dtoa_r+0x94>
 800ace2:	4b12      	ldr	r3, [pc, #72]	; (800ad2c <_dtoa_r+0xad4>)
 800ace4:	f7ff bb23 	b.w	800a32e <_dtoa_r+0xd6>
 800ace8:	f1ba 0f00 	cmp.w	sl, #0
 800acec:	dc03      	bgt.n	800acf6 <_dtoa_r+0xa9e>
 800acee:	9b06      	ldr	r3, [sp, #24]
 800acf0:	2b02      	cmp	r3, #2
 800acf2:	f73f aec8 	bgt.w	800aa86 <_dtoa_r+0x82e>
 800acf6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800acfa:	4621      	mov	r1, r4
 800acfc:	4628      	mov	r0, r5
 800acfe:	f7ff fa22 	bl	800a146 <quorem>
 800ad02:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800ad06:	f808 3b01 	strb.w	r3, [r8], #1
 800ad0a:	9a01      	ldr	r2, [sp, #4]
 800ad0c:	eba8 0202 	sub.w	r2, r8, r2
 800ad10:	4592      	cmp	sl, r2
 800ad12:	ddb7      	ble.n	800ac84 <_dtoa_r+0xa2c>
 800ad14:	4629      	mov	r1, r5
 800ad16:	2300      	movs	r3, #0
 800ad18:	220a      	movs	r2, #10
 800ad1a:	4630      	mov	r0, r6
 800ad1c:	f000 f96a 	bl	800aff4 <__multadd>
 800ad20:	4605      	mov	r5, r0
 800ad22:	e7ea      	b.n	800acfa <_dtoa_r+0xaa2>
 800ad24:	0800c29c 	.word	0x0800c29c
 800ad28:	0800c1fc 	.word	0x0800c1fc
 800ad2c:	0800c220 	.word	0x0800c220

0800ad30 <_free_r>:
 800ad30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad32:	2900      	cmp	r1, #0
 800ad34:	d044      	beq.n	800adc0 <_free_r+0x90>
 800ad36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad3a:	9001      	str	r0, [sp, #4]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	f1a1 0404 	sub.w	r4, r1, #4
 800ad42:	bfb8      	it	lt
 800ad44:	18e4      	addlt	r4, r4, r3
 800ad46:	f000 f8e7 	bl	800af18 <__malloc_lock>
 800ad4a:	4a1e      	ldr	r2, [pc, #120]	; (800adc4 <_free_r+0x94>)
 800ad4c:	9801      	ldr	r0, [sp, #4]
 800ad4e:	6813      	ldr	r3, [r2, #0]
 800ad50:	b933      	cbnz	r3, 800ad60 <_free_r+0x30>
 800ad52:	6063      	str	r3, [r4, #4]
 800ad54:	6014      	str	r4, [r2, #0]
 800ad56:	b003      	add	sp, #12
 800ad58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad5c:	f000 b8e2 	b.w	800af24 <__malloc_unlock>
 800ad60:	42a3      	cmp	r3, r4
 800ad62:	d908      	bls.n	800ad76 <_free_r+0x46>
 800ad64:	6825      	ldr	r5, [r4, #0]
 800ad66:	1961      	adds	r1, r4, r5
 800ad68:	428b      	cmp	r3, r1
 800ad6a:	bf01      	itttt	eq
 800ad6c:	6819      	ldreq	r1, [r3, #0]
 800ad6e:	685b      	ldreq	r3, [r3, #4]
 800ad70:	1949      	addeq	r1, r1, r5
 800ad72:	6021      	streq	r1, [r4, #0]
 800ad74:	e7ed      	b.n	800ad52 <_free_r+0x22>
 800ad76:	461a      	mov	r2, r3
 800ad78:	685b      	ldr	r3, [r3, #4]
 800ad7a:	b10b      	cbz	r3, 800ad80 <_free_r+0x50>
 800ad7c:	42a3      	cmp	r3, r4
 800ad7e:	d9fa      	bls.n	800ad76 <_free_r+0x46>
 800ad80:	6811      	ldr	r1, [r2, #0]
 800ad82:	1855      	adds	r5, r2, r1
 800ad84:	42a5      	cmp	r5, r4
 800ad86:	d10b      	bne.n	800ada0 <_free_r+0x70>
 800ad88:	6824      	ldr	r4, [r4, #0]
 800ad8a:	4421      	add	r1, r4
 800ad8c:	1854      	adds	r4, r2, r1
 800ad8e:	42a3      	cmp	r3, r4
 800ad90:	6011      	str	r1, [r2, #0]
 800ad92:	d1e0      	bne.n	800ad56 <_free_r+0x26>
 800ad94:	681c      	ldr	r4, [r3, #0]
 800ad96:	685b      	ldr	r3, [r3, #4]
 800ad98:	6053      	str	r3, [r2, #4]
 800ad9a:	440c      	add	r4, r1
 800ad9c:	6014      	str	r4, [r2, #0]
 800ad9e:	e7da      	b.n	800ad56 <_free_r+0x26>
 800ada0:	d902      	bls.n	800ada8 <_free_r+0x78>
 800ada2:	230c      	movs	r3, #12
 800ada4:	6003      	str	r3, [r0, #0]
 800ada6:	e7d6      	b.n	800ad56 <_free_r+0x26>
 800ada8:	6825      	ldr	r5, [r4, #0]
 800adaa:	1961      	adds	r1, r4, r5
 800adac:	428b      	cmp	r3, r1
 800adae:	bf04      	itt	eq
 800adb0:	6819      	ldreq	r1, [r3, #0]
 800adb2:	685b      	ldreq	r3, [r3, #4]
 800adb4:	6063      	str	r3, [r4, #4]
 800adb6:	bf04      	itt	eq
 800adb8:	1949      	addeq	r1, r1, r5
 800adba:	6021      	streq	r1, [r4, #0]
 800adbc:	6054      	str	r4, [r2, #4]
 800adbe:	e7ca      	b.n	800ad56 <_free_r+0x26>
 800adc0:	b003      	add	sp, #12
 800adc2:	bd30      	pop	{r4, r5, pc}
 800adc4:	24004510 	.word	0x24004510

0800adc8 <malloc>:
 800adc8:	4b02      	ldr	r3, [pc, #8]	; (800add4 <malloc+0xc>)
 800adca:	4601      	mov	r1, r0
 800adcc:	6818      	ldr	r0, [r3, #0]
 800adce:	f000 b823 	b.w	800ae18 <_malloc_r>
 800add2:	bf00      	nop
 800add4:	2400006c 	.word	0x2400006c

0800add8 <sbrk_aligned>:
 800add8:	b570      	push	{r4, r5, r6, lr}
 800adda:	4e0e      	ldr	r6, [pc, #56]	; (800ae14 <sbrk_aligned+0x3c>)
 800addc:	460c      	mov	r4, r1
 800adde:	6831      	ldr	r1, [r6, #0]
 800ade0:	4605      	mov	r5, r0
 800ade2:	b911      	cbnz	r1, 800adea <sbrk_aligned+0x12>
 800ade4:	f000 fe40 	bl	800ba68 <_sbrk_r>
 800ade8:	6030      	str	r0, [r6, #0]
 800adea:	4621      	mov	r1, r4
 800adec:	4628      	mov	r0, r5
 800adee:	f000 fe3b 	bl	800ba68 <_sbrk_r>
 800adf2:	1c43      	adds	r3, r0, #1
 800adf4:	d00a      	beq.n	800ae0c <sbrk_aligned+0x34>
 800adf6:	1cc4      	adds	r4, r0, #3
 800adf8:	f024 0403 	bic.w	r4, r4, #3
 800adfc:	42a0      	cmp	r0, r4
 800adfe:	d007      	beq.n	800ae10 <sbrk_aligned+0x38>
 800ae00:	1a21      	subs	r1, r4, r0
 800ae02:	4628      	mov	r0, r5
 800ae04:	f000 fe30 	bl	800ba68 <_sbrk_r>
 800ae08:	3001      	adds	r0, #1
 800ae0a:	d101      	bne.n	800ae10 <sbrk_aligned+0x38>
 800ae0c:	f04f 34ff 	mov.w	r4, #4294967295
 800ae10:	4620      	mov	r0, r4
 800ae12:	bd70      	pop	{r4, r5, r6, pc}
 800ae14:	24004514 	.word	0x24004514

0800ae18 <_malloc_r>:
 800ae18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae1c:	1ccd      	adds	r5, r1, #3
 800ae1e:	f025 0503 	bic.w	r5, r5, #3
 800ae22:	3508      	adds	r5, #8
 800ae24:	2d0c      	cmp	r5, #12
 800ae26:	bf38      	it	cc
 800ae28:	250c      	movcc	r5, #12
 800ae2a:	2d00      	cmp	r5, #0
 800ae2c:	4607      	mov	r7, r0
 800ae2e:	db01      	blt.n	800ae34 <_malloc_r+0x1c>
 800ae30:	42a9      	cmp	r1, r5
 800ae32:	d905      	bls.n	800ae40 <_malloc_r+0x28>
 800ae34:	230c      	movs	r3, #12
 800ae36:	603b      	str	r3, [r7, #0]
 800ae38:	2600      	movs	r6, #0
 800ae3a:	4630      	mov	r0, r6
 800ae3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae40:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800af14 <_malloc_r+0xfc>
 800ae44:	f000 f868 	bl	800af18 <__malloc_lock>
 800ae48:	f8d8 3000 	ldr.w	r3, [r8]
 800ae4c:	461c      	mov	r4, r3
 800ae4e:	bb5c      	cbnz	r4, 800aea8 <_malloc_r+0x90>
 800ae50:	4629      	mov	r1, r5
 800ae52:	4638      	mov	r0, r7
 800ae54:	f7ff ffc0 	bl	800add8 <sbrk_aligned>
 800ae58:	1c43      	adds	r3, r0, #1
 800ae5a:	4604      	mov	r4, r0
 800ae5c:	d155      	bne.n	800af0a <_malloc_r+0xf2>
 800ae5e:	f8d8 4000 	ldr.w	r4, [r8]
 800ae62:	4626      	mov	r6, r4
 800ae64:	2e00      	cmp	r6, #0
 800ae66:	d145      	bne.n	800aef4 <_malloc_r+0xdc>
 800ae68:	2c00      	cmp	r4, #0
 800ae6a:	d048      	beq.n	800aefe <_malloc_r+0xe6>
 800ae6c:	6823      	ldr	r3, [r4, #0]
 800ae6e:	4631      	mov	r1, r6
 800ae70:	4638      	mov	r0, r7
 800ae72:	eb04 0903 	add.w	r9, r4, r3
 800ae76:	f000 fdf7 	bl	800ba68 <_sbrk_r>
 800ae7a:	4581      	cmp	r9, r0
 800ae7c:	d13f      	bne.n	800aefe <_malloc_r+0xe6>
 800ae7e:	6821      	ldr	r1, [r4, #0]
 800ae80:	1a6d      	subs	r5, r5, r1
 800ae82:	4629      	mov	r1, r5
 800ae84:	4638      	mov	r0, r7
 800ae86:	f7ff ffa7 	bl	800add8 <sbrk_aligned>
 800ae8a:	3001      	adds	r0, #1
 800ae8c:	d037      	beq.n	800aefe <_malloc_r+0xe6>
 800ae8e:	6823      	ldr	r3, [r4, #0]
 800ae90:	442b      	add	r3, r5
 800ae92:	6023      	str	r3, [r4, #0]
 800ae94:	f8d8 3000 	ldr.w	r3, [r8]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d038      	beq.n	800af0e <_malloc_r+0xf6>
 800ae9c:	685a      	ldr	r2, [r3, #4]
 800ae9e:	42a2      	cmp	r2, r4
 800aea0:	d12b      	bne.n	800aefa <_malloc_r+0xe2>
 800aea2:	2200      	movs	r2, #0
 800aea4:	605a      	str	r2, [r3, #4]
 800aea6:	e00f      	b.n	800aec8 <_malloc_r+0xb0>
 800aea8:	6822      	ldr	r2, [r4, #0]
 800aeaa:	1b52      	subs	r2, r2, r5
 800aeac:	d41f      	bmi.n	800aeee <_malloc_r+0xd6>
 800aeae:	2a0b      	cmp	r2, #11
 800aeb0:	d917      	bls.n	800aee2 <_malloc_r+0xca>
 800aeb2:	1961      	adds	r1, r4, r5
 800aeb4:	42a3      	cmp	r3, r4
 800aeb6:	6025      	str	r5, [r4, #0]
 800aeb8:	bf18      	it	ne
 800aeba:	6059      	strne	r1, [r3, #4]
 800aebc:	6863      	ldr	r3, [r4, #4]
 800aebe:	bf08      	it	eq
 800aec0:	f8c8 1000 	streq.w	r1, [r8]
 800aec4:	5162      	str	r2, [r4, r5]
 800aec6:	604b      	str	r3, [r1, #4]
 800aec8:	4638      	mov	r0, r7
 800aeca:	f104 060b 	add.w	r6, r4, #11
 800aece:	f000 f829 	bl	800af24 <__malloc_unlock>
 800aed2:	f026 0607 	bic.w	r6, r6, #7
 800aed6:	1d23      	adds	r3, r4, #4
 800aed8:	1af2      	subs	r2, r6, r3
 800aeda:	d0ae      	beq.n	800ae3a <_malloc_r+0x22>
 800aedc:	1b9b      	subs	r3, r3, r6
 800aede:	50a3      	str	r3, [r4, r2]
 800aee0:	e7ab      	b.n	800ae3a <_malloc_r+0x22>
 800aee2:	42a3      	cmp	r3, r4
 800aee4:	6862      	ldr	r2, [r4, #4]
 800aee6:	d1dd      	bne.n	800aea4 <_malloc_r+0x8c>
 800aee8:	f8c8 2000 	str.w	r2, [r8]
 800aeec:	e7ec      	b.n	800aec8 <_malloc_r+0xb0>
 800aeee:	4623      	mov	r3, r4
 800aef0:	6864      	ldr	r4, [r4, #4]
 800aef2:	e7ac      	b.n	800ae4e <_malloc_r+0x36>
 800aef4:	4634      	mov	r4, r6
 800aef6:	6876      	ldr	r6, [r6, #4]
 800aef8:	e7b4      	b.n	800ae64 <_malloc_r+0x4c>
 800aefa:	4613      	mov	r3, r2
 800aefc:	e7cc      	b.n	800ae98 <_malloc_r+0x80>
 800aefe:	230c      	movs	r3, #12
 800af00:	603b      	str	r3, [r7, #0]
 800af02:	4638      	mov	r0, r7
 800af04:	f000 f80e 	bl	800af24 <__malloc_unlock>
 800af08:	e797      	b.n	800ae3a <_malloc_r+0x22>
 800af0a:	6025      	str	r5, [r4, #0]
 800af0c:	e7dc      	b.n	800aec8 <_malloc_r+0xb0>
 800af0e:	605b      	str	r3, [r3, #4]
 800af10:	deff      	udf	#255	; 0xff
 800af12:	bf00      	nop
 800af14:	24004510 	.word	0x24004510

0800af18 <__malloc_lock>:
 800af18:	4801      	ldr	r0, [pc, #4]	; (800af20 <__malloc_lock+0x8>)
 800af1a:	f7ff b904 	b.w	800a126 <__retarget_lock_acquire_recursive>
 800af1e:	bf00      	nop
 800af20:	2400450c 	.word	0x2400450c

0800af24 <__malloc_unlock>:
 800af24:	4801      	ldr	r0, [pc, #4]	; (800af2c <__malloc_unlock+0x8>)
 800af26:	f7ff b8ff 	b.w	800a128 <__retarget_lock_release_recursive>
 800af2a:	bf00      	nop
 800af2c:	2400450c 	.word	0x2400450c

0800af30 <_Balloc>:
 800af30:	b570      	push	{r4, r5, r6, lr}
 800af32:	69c6      	ldr	r6, [r0, #28]
 800af34:	4604      	mov	r4, r0
 800af36:	460d      	mov	r5, r1
 800af38:	b976      	cbnz	r6, 800af58 <_Balloc+0x28>
 800af3a:	2010      	movs	r0, #16
 800af3c:	f7ff ff44 	bl	800adc8 <malloc>
 800af40:	4602      	mov	r2, r0
 800af42:	61e0      	str	r0, [r4, #28]
 800af44:	b920      	cbnz	r0, 800af50 <_Balloc+0x20>
 800af46:	4b18      	ldr	r3, [pc, #96]	; (800afa8 <_Balloc+0x78>)
 800af48:	4818      	ldr	r0, [pc, #96]	; (800afac <_Balloc+0x7c>)
 800af4a:	216b      	movs	r1, #107	; 0x6b
 800af4c:	f000 fd9c 	bl	800ba88 <__assert_func>
 800af50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af54:	6006      	str	r6, [r0, #0]
 800af56:	60c6      	str	r6, [r0, #12]
 800af58:	69e6      	ldr	r6, [r4, #28]
 800af5a:	68f3      	ldr	r3, [r6, #12]
 800af5c:	b183      	cbz	r3, 800af80 <_Balloc+0x50>
 800af5e:	69e3      	ldr	r3, [r4, #28]
 800af60:	68db      	ldr	r3, [r3, #12]
 800af62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800af66:	b9b8      	cbnz	r0, 800af98 <_Balloc+0x68>
 800af68:	2101      	movs	r1, #1
 800af6a:	fa01 f605 	lsl.w	r6, r1, r5
 800af6e:	1d72      	adds	r2, r6, #5
 800af70:	0092      	lsls	r2, r2, #2
 800af72:	4620      	mov	r0, r4
 800af74:	f000 fda6 	bl	800bac4 <_calloc_r>
 800af78:	b160      	cbz	r0, 800af94 <_Balloc+0x64>
 800af7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800af7e:	e00e      	b.n	800af9e <_Balloc+0x6e>
 800af80:	2221      	movs	r2, #33	; 0x21
 800af82:	2104      	movs	r1, #4
 800af84:	4620      	mov	r0, r4
 800af86:	f000 fd9d 	bl	800bac4 <_calloc_r>
 800af8a:	69e3      	ldr	r3, [r4, #28]
 800af8c:	60f0      	str	r0, [r6, #12]
 800af8e:	68db      	ldr	r3, [r3, #12]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d1e4      	bne.n	800af5e <_Balloc+0x2e>
 800af94:	2000      	movs	r0, #0
 800af96:	bd70      	pop	{r4, r5, r6, pc}
 800af98:	6802      	ldr	r2, [r0, #0]
 800af9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800af9e:	2300      	movs	r3, #0
 800afa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800afa4:	e7f7      	b.n	800af96 <_Balloc+0x66>
 800afa6:	bf00      	nop
 800afa8:	0800c22d 	.word	0x0800c22d
 800afac:	0800c2ad 	.word	0x0800c2ad

0800afb0 <_Bfree>:
 800afb0:	b570      	push	{r4, r5, r6, lr}
 800afb2:	69c6      	ldr	r6, [r0, #28]
 800afb4:	4605      	mov	r5, r0
 800afb6:	460c      	mov	r4, r1
 800afb8:	b976      	cbnz	r6, 800afd8 <_Bfree+0x28>
 800afba:	2010      	movs	r0, #16
 800afbc:	f7ff ff04 	bl	800adc8 <malloc>
 800afc0:	4602      	mov	r2, r0
 800afc2:	61e8      	str	r0, [r5, #28]
 800afc4:	b920      	cbnz	r0, 800afd0 <_Bfree+0x20>
 800afc6:	4b09      	ldr	r3, [pc, #36]	; (800afec <_Bfree+0x3c>)
 800afc8:	4809      	ldr	r0, [pc, #36]	; (800aff0 <_Bfree+0x40>)
 800afca:	218f      	movs	r1, #143	; 0x8f
 800afcc:	f000 fd5c 	bl	800ba88 <__assert_func>
 800afd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800afd4:	6006      	str	r6, [r0, #0]
 800afd6:	60c6      	str	r6, [r0, #12]
 800afd8:	b13c      	cbz	r4, 800afea <_Bfree+0x3a>
 800afda:	69eb      	ldr	r3, [r5, #28]
 800afdc:	6862      	ldr	r2, [r4, #4]
 800afde:	68db      	ldr	r3, [r3, #12]
 800afe0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800afe4:	6021      	str	r1, [r4, #0]
 800afe6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800afea:	bd70      	pop	{r4, r5, r6, pc}
 800afec:	0800c22d 	.word	0x0800c22d
 800aff0:	0800c2ad 	.word	0x0800c2ad

0800aff4 <__multadd>:
 800aff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aff8:	690d      	ldr	r5, [r1, #16]
 800affa:	4607      	mov	r7, r0
 800affc:	460c      	mov	r4, r1
 800affe:	461e      	mov	r6, r3
 800b000:	f101 0c14 	add.w	ip, r1, #20
 800b004:	2000      	movs	r0, #0
 800b006:	f8dc 3000 	ldr.w	r3, [ip]
 800b00a:	b299      	uxth	r1, r3
 800b00c:	fb02 6101 	mla	r1, r2, r1, r6
 800b010:	0c1e      	lsrs	r6, r3, #16
 800b012:	0c0b      	lsrs	r3, r1, #16
 800b014:	fb02 3306 	mla	r3, r2, r6, r3
 800b018:	b289      	uxth	r1, r1
 800b01a:	3001      	adds	r0, #1
 800b01c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b020:	4285      	cmp	r5, r0
 800b022:	f84c 1b04 	str.w	r1, [ip], #4
 800b026:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b02a:	dcec      	bgt.n	800b006 <__multadd+0x12>
 800b02c:	b30e      	cbz	r6, 800b072 <__multadd+0x7e>
 800b02e:	68a3      	ldr	r3, [r4, #8]
 800b030:	42ab      	cmp	r3, r5
 800b032:	dc19      	bgt.n	800b068 <__multadd+0x74>
 800b034:	6861      	ldr	r1, [r4, #4]
 800b036:	4638      	mov	r0, r7
 800b038:	3101      	adds	r1, #1
 800b03a:	f7ff ff79 	bl	800af30 <_Balloc>
 800b03e:	4680      	mov	r8, r0
 800b040:	b928      	cbnz	r0, 800b04e <__multadd+0x5a>
 800b042:	4602      	mov	r2, r0
 800b044:	4b0c      	ldr	r3, [pc, #48]	; (800b078 <__multadd+0x84>)
 800b046:	480d      	ldr	r0, [pc, #52]	; (800b07c <__multadd+0x88>)
 800b048:	21ba      	movs	r1, #186	; 0xba
 800b04a:	f000 fd1d 	bl	800ba88 <__assert_func>
 800b04e:	6922      	ldr	r2, [r4, #16]
 800b050:	3202      	adds	r2, #2
 800b052:	f104 010c 	add.w	r1, r4, #12
 800b056:	0092      	lsls	r2, r2, #2
 800b058:	300c      	adds	r0, #12
 800b05a:	f7ff f866 	bl	800a12a <memcpy>
 800b05e:	4621      	mov	r1, r4
 800b060:	4638      	mov	r0, r7
 800b062:	f7ff ffa5 	bl	800afb0 <_Bfree>
 800b066:	4644      	mov	r4, r8
 800b068:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b06c:	3501      	adds	r5, #1
 800b06e:	615e      	str	r6, [r3, #20]
 800b070:	6125      	str	r5, [r4, #16]
 800b072:	4620      	mov	r0, r4
 800b074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b078:	0800c29c 	.word	0x0800c29c
 800b07c:	0800c2ad 	.word	0x0800c2ad

0800b080 <__hi0bits>:
 800b080:	0c03      	lsrs	r3, r0, #16
 800b082:	041b      	lsls	r3, r3, #16
 800b084:	b9d3      	cbnz	r3, 800b0bc <__hi0bits+0x3c>
 800b086:	0400      	lsls	r0, r0, #16
 800b088:	2310      	movs	r3, #16
 800b08a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b08e:	bf04      	itt	eq
 800b090:	0200      	lsleq	r0, r0, #8
 800b092:	3308      	addeq	r3, #8
 800b094:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b098:	bf04      	itt	eq
 800b09a:	0100      	lsleq	r0, r0, #4
 800b09c:	3304      	addeq	r3, #4
 800b09e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b0a2:	bf04      	itt	eq
 800b0a4:	0080      	lsleq	r0, r0, #2
 800b0a6:	3302      	addeq	r3, #2
 800b0a8:	2800      	cmp	r0, #0
 800b0aa:	db05      	blt.n	800b0b8 <__hi0bits+0x38>
 800b0ac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b0b0:	f103 0301 	add.w	r3, r3, #1
 800b0b4:	bf08      	it	eq
 800b0b6:	2320      	moveq	r3, #32
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	4770      	bx	lr
 800b0bc:	2300      	movs	r3, #0
 800b0be:	e7e4      	b.n	800b08a <__hi0bits+0xa>

0800b0c0 <__lo0bits>:
 800b0c0:	6803      	ldr	r3, [r0, #0]
 800b0c2:	f013 0207 	ands.w	r2, r3, #7
 800b0c6:	d00c      	beq.n	800b0e2 <__lo0bits+0x22>
 800b0c8:	07d9      	lsls	r1, r3, #31
 800b0ca:	d422      	bmi.n	800b112 <__lo0bits+0x52>
 800b0cc:	079a      	lsls	r2, r3, #30
 800b0ce:	bf49      	itett	mi
 800b0d0:	085b      	lsrmi	r3, r3, #1
 800b0d2:	089b      	lsrpl	r3, r3, #2
 800b0d4:	6003      	strmi	r3, [r0, #0]
 800b0d6:	2201      	movmi	r2, #1
 800b0d8:	bf5c      	itt	pl
 800b0da:	6003      	strpl	r3, [r0, #0]
 800b0dc:	2202      	movpl	r2, #2
 800b0de:	4610      	mov	r0, r2
 800b0e0:	4770      	bx	lr
 800b0e2:	b299      	uxth	r1, r3
 800b0e4:	b909      	cbnz	r1, 800b0ea <__lo0bits+0x2a>
 800b0e6:	0c1b      	lsrs	r3, r3, #16
 800b0e8:	2210      	movs	r2, #16
 800b0ea:	b2d9      	uxtb	r1, r3
 800b0ec:	b909      	cbnz	r1, 800b0f2 <__lo0bits+0x32>
 800b0ee:	3208      	adds	r2, #8
 800b0f0:	0a1b      	lsrs	r3, r3, #8
 800b0f2:	0719      	lsls	r1, r3, #28
 800b0f4:	bf04      	itt	eq
 800b0f6:	091b      	lsreq	r3, r3, #4
 800b0f8:	3204      	addeq	r2, #4
 800b0fa:	0799      	lsls	r1, r3, #30
 800b0fc:	bf04      	itt	eq
 800b0fe:	089b      	lsreq	r3, r3, #2
 800b100:	3202      	addeq	r2, #2
 800b102:	07d9      	lsls	r1, r3, #31
 800b104:	d403      	bmi.n	800b10e <__lo0bits+0x4e>
 800b106:	085b      	lsrs	r3, r3, #1
 800b108:	f102 0201 	add.w	r2, r2, #1
 800b10c:	d003      	beq.n	800b116 <__lo0bits+0x56>
 800b10e:	6003      	str	r3, [r0, #0]
 800b110:	e7e5      	b.n	800b0de <__lo0bits+0x1e>
 800b112:	2200      	movs	r2, #0
 800b114:	e7e3      	b.n	800b0de <__lo0bits+0x1e>
 800b116:	2220      	movs	r2, #32
 800b118:	e7e1      	b.n	800b0de <__lo0bits+0x1e>
	...

0800b11c <__i2b>:
 800b11c:	b510      	push	{r4, lr}
 800b11e:	460c      	mov	r4, r1
 800b120:	2101      	movs	r1, #1
 800b122:	f7ff ff05 	bl	800af30 <_Balloc>
 800b126:	4602      	mov	r2, r0
 800b128:	b928      	cbnz	r0, 800b136 <__i2b+0x1a>
 800b12a:	4b05      	ldr	r3, [pc, #20]	; (800b140 <__i2b+0x24>)
 800b12c:	4805      	ldr	r0, [pc, #20]	; (800b144 <__i2b+0x28>)
 800b12e:	f240 1145 	movw	r1, #325	; 0x145
 800b132:	f000 fca9 	bl	800ba88 <__assert_func>
 800b136:	2301      	movs	r3, #1
 800b138:	6144      	str	r4, [r0, #20]
 800b13a:	6103      	str	r3, [r0, #16]
 800b13c:	bd10      	pop	{r4, pc}
 800b13e:	bf00      	nop
 800b140:	0800c29c 	.word	0x0800c29c
 800b144:	0800c2ad 	.word	0x0800c2ad

0800b148 <__multiply>:
 800b148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b14c:	4691      	mov	r9, r2
 800b14e:	690a      	ldr	r2, [r1, #16]
 800b150:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b154:	429a      	cmp	r2, r3
 800b156:	bfb8      	it	lt
 800b158:	460b      	movlt	r3, r1
 800b15a:	460c      	mov	r4, r1
 800b15c:	bfbc      	itt	lt
 800b15e:	464c      	movlt	r4, r9
 800b160:	4699      	movlt	r9, r3
 800b162:	6927      	ldr	r7, [r4, #16]
 800b164:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b168:	68a3      	ldr	r3, [r4, #8]
 800b16a:	6861      	ldr	r1, [r4, #4]
 800b16c:	eb07 060a 	add.w	r6, r7, sl
 800b170:	42b3      	cmp	r3, r6
 800b172:	b085      	sub	sp, #20
 800b174:	bfb8      	it	lt
 800b176:	3101      	addlt	r1, #1
 800b178:	f7ff feda 	bl	800af30 <_Balloc>
 800b17c:	b930      	cbnz	r0, 800b18c <__multiply+0x44>
 800b17e:	4602      	mov	r2, r0
 800b180:	4b44      	ldr	r3, [pc, #272]	; (800b294 <__multiply+0x14c>)
 800b182:	4845      	ldr	r0, [pc, #276]	; (800b298 <__multiply+0x150>)
 800b184:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b188:	f000 fc7e 	bl	800ba88 <__assert_func>
 800b18c:	f100 0514 	add.w	r5, r0, #20
 800b190:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b194:	462b      	mov	r3, r5
 800b196:	2200      	movs	r2, #0
 800b198:	4543      	cmp	r3, r8
 800b19a:	d321      	bcc.n	800b1e0 <__multiply+0x98>
 800b19c:	f104 0314 	add.w	r3, r4, #20
 800b1a0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b1a4:	f109 0314 	add.w	r3, r9, #20
 800b1a8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b1ac:	9202      	str	r2, [sp, #8]
 800b1ae:	1b3a      	subs	r2, r7, r4
 800b1b0:	3a15      	subs	r2, #21
 800b1b2:	f022 0203 	bic.w	r2, r2, #3
 800b1b6:	3204      	adds	r2, #4
 800b1b8:	f104 0115 	add.w	r1, r4, #21
 800b1bc:	428f      	cmp	r7, r1
 800b1be:	bf38      	it	cc
 800b1c0:	2204      	movcc	r2, #4
 800b1c2:	9201      	str	r2, [sp, #4]
 800b1c4:	9a02      	ldr	r2, [sp, #8]
 800b1c6:	9303      	str	r3, [sp, #12]
 800b1c8:	429a      	cmp	r2, r3
 800b1ca:	d80c      	bhi.n	800b1e6 <__multiply+0x9e>
 800b1cc:	2e00      	cmp	r6, #0
 800b1ce:	dd03      	ble.n	800b1d8 <__multiply+0x90>
 800b1d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d05b      	beq.n	800b290 <__multiply+0x148>
 800b1d8:	6106      	str	r6, [r0, #16]
 800b1da:	b005      	add	sp, #20
 800b1dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1e0:	f843 2b04 	str.w	r2, [r3], #4
 800b1e4:	e7d8      	b.n	800b198 <__multiply+0x50>
 800b1e6:	f8b3 a000 	ldrh.w	sl, [r3]
 800b1ea:	f1ba 0f00 	cmp.w	sl, #0
 800b1ee:	d024      	beq.n	800b23a <__multiply+0xf2>
 800b1f0:	f104 0e14 	add.w	lr, r4, #20
 800b1f4:	46a9      	mov	r9, r5
 800b1f6:	f04f 0c00 	mov.w	ip, #0
 800b1fa:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b1fe:	f8d9 1000 	ldr.w	r1, [r9]
 800b202:	fa1f fb82 	uxth.w	fp, r2
 800b206:	b289      	uxth	r1, r1
 800b208:	fb0a 110b 	mla	r1, sl, fp, r1
 800b20c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b210:	f8d9 2000 	ldr.w	r2, [r9]
 800b214:	4461      	add	r1, ip
 800b216:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b21a:	fb0a c20b 	mla	r2, sl, fp, ip
 800b21e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b222:	b289      	uxth	r1, r1
 800b224:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b228:	4577      	cmp	r7, lr
 800b22a:	f849 1b04 	str.w	r1, [r9], #4
 800b22e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b232:	d8e2      	bhi.n	800b1fa <__multiply+0xb2>
 800b234:	9a01      	ldr	r2, [sp, #4]
 800b236:	f845 c002 	str.w	ip, [r5, r2]
 800b23a:	9a03      	ldr	r2, [sp, #12]
 800b23c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b240:	3304      	adds	r3, #4
 800b242:	f1b9 0f00 	cmp.w	r9, #0
 800b246:	d021      	beq.n	800b28c <__multiply+0x144>
 800b248:	6829      	ldr	r1, [r5, #0]
 800b24a:	f104 0c14 	add.w	ip, r4, #20
 800b24e:	46ae      	mov	lr, r5
 800b250:	f04f 0a00 	mov.w	sl, #0
 800b254:	f8bc b000 	ldrh.w	fp, [ip]
 800b258:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b25c:	fb09 220b 	mla	r2, r9, fp, r2
 800b260:	4452      	add	r2, sl
 800b262:	b289      	uxth	r1, r1
 800b264:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b268:	f84e 1b04 	str.w	r1, [lr], #4
 800b26c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b270:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b274:	f8be 1000 	ldrh.w	r1, [lr]
 800b278:	fb09 110a 	mla	r1, r9, sl, r1
 800b27c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b280:	4567      	cmp	r7, ip
 800b282:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b286:	d8e5      	bhi.n	800b254 <__multiply+0x10c>
 800b288:	9a01      	ldr	r2, [sp, #4]
 800b28a:	50a9      	str	r1, [r5, r2]
 800b28c:	3504      	adds	r5, #4
 800b28e:	e799      	b.n	800b1c4 <__multiply+0x7c>
 800b290:	3e01      	subs	r6, #1
 800b292:	e79b      	b.n	800b1cc <__multiply+0x84>
 800b294:	0800c29c 	.word	0x0800c29c
 800b298:	0800c2ad 	.word	0x0800c2ad

0800b29c <__pow5mult>:
 800b29c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2a0:	4615      	mov	r5, r2
 800b2a2:	f012 0203 	ands.w	r2, r2, #3
 800b2a6:	4606      	mov	r6, r0
 800b2a8:	460f      	mov	r7, r1
 800b2aa:	d007      	beq.n	800b2bc <__pow5mult+0x20>
 800b2ac:	4c25      	ldr	r4, [pc, #148]	; (800b344 <__pow5mult+0xa8>)
 800b2ae:	3a01      	subs	r2, #1
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b2b6:	f7ff fe9d 	bl	800aff4 <__multadd>
 800b2ba:	4607      	mov	r7, r0
 800b2bc:	10ad      	asrs	r5, r5, #2
 800b2be:	d03d      	beq.n	800b33c <__pow5mult+0xa0>
 800b2c0:	69f4      	ldr	r4, [r6, #28]
 800b2c2:	b97c      	cbnz	r4, 800b2e4 <__pow5mult+0x48>
 800b2c4:	2010      	movs	r0, #16
 800b2c6:	f7ff fd7f 	bl	800adc8 <malloc>
 800b2ca:	4602      	mov	r2, r0
 800b2cc:	61f0      	str	r0, [r6, #28]
 800b2ce:	b928      	cbnz	r0, 800b2dc <__pow5mult+0x40>
 800b2d0:	4b1d      	ldr	r3, [pc, #116]	; (800b348 <__pow5mult+0xac>)
 800b2d2:	481e      	ldr	r0, [pc, #120]	; (800b34c <__pow5mult+0xb0>)
 800b2d4:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b2d8:	f000 fbd6 	bl	800ba88 <__assert_func>
 800b2dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b2e0:	6004      	str	r4, [r0, #0]
 800b2e2:	60c4      	str	r4, [r0, #12]
 800b2e4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b2e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b2ec:	b94c      	cbnz	r4, 800b302 <__pow5mult+0x66>
 800b2ee:	f240 2171 	movw	r1, #625	; 0x271
 800b2f2:	4630      	mov	r0, r6
 800b2f4:	f7ff ff12 	bl	800b11c <__i2b>
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	f8c8 0008 	str.w	r0, [r8, #8]
 800b2fe:	4604      	mov	r4, r0
 800b300:	6003      	str	r3, [r0, #0]
 800b302:	f04f 0900 	mov.w	r9, #0
 800b306:	07eb      	lsls	r3, r5, #31
 800b308:	d50a      	bpl.n	800b320 <__pow5mult+0x84>
 800b30a:	4639      	mov	r1, r7
 800b30c:	4622      	mov	r2, r4
 800b30e:	4630      	mov	r0, r6
 800b310:	f7ff ff1a 	bl	800b148 <__multiply>
 800b314:	4639      	mov	r1, r7
 800b316:	4680      	mov	r8, r0
 800b318:	4630      	mov	r0, r6
 800b31a:	f7ff fe49 	bl	800afb0 <_Bfree>
 800b31e:	4647      	mov	r7, r8
 800b320:	106d      	asrs	r5, r5, #1
 800b322:	d00b      	beq.n	800b33c <__pow5mult+0xa0>
 800b324:	6820      	ldr	r0, [r4, #0]
 800b326:	b938      	cbnz	r0, 800b338 <__pow5mult+0x9c>
 800b328:	4622      	mov	r2, r4
 800b32a:	4621      	mov	r1, r4
 800b32c:	4630      	mov	r0, r6
 800b32e:	f7ff ff0b 	bl	800b148 <__multiply>
 800b332:	6020      	str	r0, [r4, #0]
 800b334:	f8c0 9000 	str.w	r9, [r0]
 800b338:	4604      	mov	r4, r0
 800b33a:	e7e4      	b.n	800b306 <__pow5mult+0x6a>
 800b33c:	4638      	mov	r0, r7
 800b33e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b342:	bf00      	nop
 800b344:	0800c3f8 	.word	0x0800c3f8
 800b348:	0800c22d 	.word	0x0800c22d
 800b34c:	0800c2ad 	.word	0x0800c2ad

0800b350 <__lshift>:
 800b350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b354:	460c      	mov	r4, r1
 800b356:	6849      	ldr	r1, [r1, #4]
 800b358:	6923      	ldr	r3, [r4, #16]
 800b35a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b35e:	68a3      	ldr	r3, [r4, #8]
 800b360:	4607      	mov	r7, r0
 800b362:	4691      	mov	r9, r2
 800b364:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b368:	f108 0601 	add.w	r6, r8, #1
 800b36c:	42b3      	cmp	r3, r6
 800b36e:	db0b      	blt.n	800b388 <__lshift+0x38>
 800b370:	4638      	mov	r0, r7
 800b372:	f7ff fddd 	bl	800af30 <_Balloc>
 800b376:	4605      	mov	r5, r0
 800b378:	b948      	cbnz	r0, 800b38e <__lshift+0x3e>
 800b37a:	4602      	mov	r2, r0
 800b37c:	4b28      	ldr	r3, [pc, #160]	; (800b420 <__lshift+0xd0>)
 800b37e:	4829      	ldr	r0, [pc, #164]	; (800b424 <__lshift+0xd4>)
 800b380:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b384:	f000 fb80 	bl	800ba88 <__assert_func>
 800b388:	3101      	adds	r1, #1
 800b38a:	005b      	lsls	r3, r3, #1
 800b38c:	e7ee      	b.n	800b36c <__lshift+0x1c>
 800b38e:	2300      	movs	r3, #0
 800b390:	f100 0114 	add.w	r1, r0, #20
 800b394:	f100 0210 	add.w	r2, r0, #16
 800b398:	4618      	mov	r0, r3
 800b39a:	4553      	cmp	r3, sl
 800b39c:	db33      	blt.n	800b406 <__lshift+0xb6>
 800b39e:	6920      	ldr	r0, [r4, #16]
 800b3a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b3a4:	f104 0314 	add.w	r3, r4, #20
 800b3a8:	f019 091f 	ands.w	r9, r9, #31
 800b3ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b3b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b3b4:	d02b      	beq.n	800b40e <__lshift+0xbe>
 800b3b6:	f1c9 0e20 	rsb	lr, r9, #32
 800b3ba:	468a      	mov	sl, r1
 800b3bc:	2200      	movs	r2, #0
 800b3be:	6818      	ldr	r0, [r3, #0]
 800b3c0:	fa00 f009 	lsl.w	r0, r0, r9
 800b3c4:	4310      	orrs	r0, r2
 800b3c6:	f84a 0b04 	str.w	r0, [sl], #4
 800b3ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3ce:	459c      	cmp	ip, r3
 800b3d0:	fa22 f20e 	lsr.w	r2, r2, lr
 800b3d4:	d8f3      	bhi.n	800b3be <__lshift+0x6e>
 800b3d6:	ebac 0304 	sub.w	r3, ip, r4
 800b3da:	3b15      	subs	r3, #21
 800b3dc:	f023 0303 	bic.w	r3, r3, #3
 800b3e0:	3304      	adds	r3, #4
 800b3e2:	f104 0015 	add.w	r0, r4, #21
 800b3e6:	4584      	cmp	ip, r0
 800b3e8:	bf38      	it	cc
 800b3ea:	2304      	movcc	r3, #4
 800b3ec:	50ca      	str	r2, [r1, r3]
 800b3ee:	b10a      	cbz	r2, 800b3f4 <__lshift+0xa4>
 800b3f0:	f108 0602 	add.w	r6, r8, #2
 800b3f4:	3e01      	subs	r6, #1
 800b3f6:	4638      	mov	r0, r7
 800b3f8:	612e      	str	r6, [r5, #16]
 800b3fa:	4621      	mov	r1, r4
 800b3fc:	f7ff fdd8 	bl	800afb0 <_Bfree>
 800b400:	4628      	mov	r0, r5
 800b402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b406:	f842 0f04 	str.w	r0, [r2, #4]!
 800b40a:	3301      	adds	r3, #1
 800b40c:	e7c5      	b.n	800b39a <__lshift+0x4a>
 800b40e:	3904      	subs	r1, #4
 800b410:	f853 2b04 	ldr.w	r2, [r3], #4
 800b414:	f841 2f04 	str.w	r2, [r1, #4]!
 800b418:	459c      	cmp	ip, r3
 800b41a:	d8f9      	bhi.n	800b410 <__lshift+0xc0>
 800b41c:	e7ea      	b.n	800b3f4 <__lshift+0xa4>
 800b41e:	bf00      	nop
 800b420:	0800c29c 	.word	0x0800c29c
 800b424:	0800c2ad 	.word	0x0800c2ad

0800b428 <__mcmp>:
 800b428:	b530      	push	{r4, r5, lr}
 800b42a:	6902      	ldr	r2, [r0, #16]
 800b42c:	690c      	ldr	r4, [r1, #16]
 800b42e:	1b12      	subs	r2, r2, r4
 800b430:	d10e      	bne.n	800b450 <__mcmp+0x28>
 800b432:	f100 0314 	add.w	r3, r0, #20
 800b436:	3114      	adds	r1, #20
 800b438:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b43c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b440:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b444:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b448:	42a5      	cmp	r5, r4
 800b44a:	d003      	beq.n	800b454 <__mcmp+0x2c>
 800b44c:	d305      	bcc.n	800b45a <__mcmp+0x32>
 800b44e:	2201      	movs	r2, #1
 800b450:	4610      	mov	r0, r2
 800b452:	bd30      	pop	{r4, r5, pc}
 800b454:	4283      	cmp	r3, r0
 800b456:	d3f3      	bcc.n	800b440 <__mcmp+0x18>
 800b458:	e7fa      	b.n	800b450 <__mcmp+0x28>
 800b45a:	f04f 32ff 	mov.w	r2, #4294967295
 800b45e:	e7f7      	b.n	800b450 <__mcmp+0x28>

0800b460 <__mdiff>:
 800b460:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b464:	460c      	mov	r4, r1
 800b466:	4606      	mov	r6, r0
 800b468:	4611      	mov	r1, r2
 800b46a:	4620      	mov	r0, r4
 800b46c:	4690      	mov	r8, r2
 800b46e:	f7ff ffdb 	bl	800b428 <__mcmp>
 800b472:	1e05      	subs	r5, r0, #0
 800b474:	d110      	bne.n	800b498 <__mdiff+0x38>
 800b476:	4629      	mov	r1, r5
 800b478:	4630      	mov	r0, r6
 800b47a:	f7ff fd59 	bl	800af30 <_Balloc>
 800b47e:	b930      	cbnz	r0, 800b48e <__mdiff+0x2e>
 800b480:	4b3a      	ldr	r3, [pc, #232]	; (800b56c <__mdiff+0x10c>)
 800b482:	4602      	mov	r2, r0
 800b484:	f240 2137 	movw	r1, #567	; 0x237
 800b488:	4839      	ldr	r0, [pc, #228]	; (800b570 <__mdiff+0x110>)
 800b48a:	f000 fafd 	bl	800ba88 <__assert_func>
 800b48e:	2301      	movs	r3, #1
 800b490:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b494:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b498:	bfa4      	itt	ge
 800b49a:	4643      	movge	r3, r8
 800b49c:	46a0      	movge	r8, r4
 800b49e:	4630      	mov	r0, r6
 800b4a0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b4a4:	bfa6      	itte	ge
 800b4a6:	461c      	movge	r4, r3
 800b4a8:	2500      	movge	r5, #0
 800b4aa:	2501      	movlt	r5, #1
 800b4ac:	f7ff fd40 	bl	800af30 <_Balloc>
 800b4b0:	b920      	cbnz	r0, 800b4bc <__mdiff+0x5c>
 800b4b2:	4b2e      	ldr	r3, [pc, #184]	; (800b56c <__mdiff+0x10c>)
 800b4b4:	4602      	mov	r2, r0
 800b4b6:	f240 2145 	movw	r1, #581	; 0x245
 800b4ba:	e7e5      	b.n	800b488 <__mdiff+0x28>
 800b4bc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b4c0:	6926      	ldr	r6, [r4, #16]
 800b4c2:	60c5      	str	r5, [r0, #12]
 800b4c4:	f104 0914 	add.w	r9, r4, #20
 800b4c8:	f108 0514 	add.w	r5, r8, #20
 800b4cc:	f100 0e14 	add.w	lr, r0, #20
 800b4d0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b4d4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b4d8:	f108 0210 	add.w	r2, r8, #16
 800b4dc:	46f2      	mov	sl, lr
 800b4de:	2100      	movs	r1, #0
 800b4e0:	f859 3b04 	ldr.w	r3, [r9], #4
 800b4e4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b4e8:	fa11 f88b 	uxtah	r8, r1, fp
 800b4ec:	b299      	uxth	r1, r3
 800b4ee:	0c1b      	lsrs	r3, r3, #16
 800b4f0:	eba8 0801 	sub.w	r8, r8, r1
 800b4f4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b4f8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b4fc:	fa1f f888 	uxth.w	r8, r8
 800b500:	1419      	asrs	r1, r3, #16
 800b502:	454e      	cmp	r6, r9
 800b504:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b508:	f84a 3b04 	str.w	r3, [sl], #4
 800b50c:	d8e8      	bhi.n	800b4e0 <__mdiff+0x80>
 800b50e:	1b33      	subs	r3, r6, r4
 800b510:	3b15      	subs	r3, #21
 800b512:	f023 0303 	bic.w	r3, r3, #3
 800b516:	3304      	adds	r3, #4
 800b518:	3415      	adds	r4, #21
 800b51a:	42a6      	cmp	r6, r4
 800b51c:	bf38      	it	cc
 800b51e:	2304      	movcc	r3, #4
 800b520:	441d      	add	r5, r3
 800b522:	4473      	add	r3, lr
 800b524:	469e      	mov	lr, r3
 800b526:	462e      	mov	r6, r5
 800b528:	4566      	cmp	r6, ip
 800b52a:	d30e      	bcc.n	800b54a <__mdiff+0xea>
 800b52c:	f10c 0203 	add.w	r2, ip, #3
 800b530:	1b52      	subs	r2, r2, r5
 800b532:	f022 0203 	bic.w	r2, r2, #3
 800b536:	3d03      	subs	r5, #3
 800b538:	45ac      	cmp	ip, r5
 800b53a:	bf38      	it	cc
 800b53c:	2200      	movcc	r2, #0
 800b53e:	4413      	add	r3, r2
 800b540:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b544:	b17a      	cbz	r2, 800b566 <__mdiff+0x106>
 800b546:	6107      	str	r7, [r0, #16]
 800b548:	e7a4      	b.n	800b494 <__mdiff+0x34>
 800b54a:	f856 8b04 	ldr.w	r8, [r6], #4
 800b54e:	fa11 f288 	uxtah	r2, r1, r8
 800b552:	1414      	asrs	r4, r2, #16
 800b554:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b558:	b292      	uxth	r2, r2
 800b55a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b55e:	f84e 2b04 	str.w	r2, [lr], #4
 800b562:	1421      	asrs	r1, r4, #16
 800b564:	e7e0      	b.n	800b528 <__mdiff+0xc8>
 800b566:	3f01      	subs	r7, #1
 800b568:	e7ea      	b.n	800b540 <__mdiff+0xe0>
 800b56a:	bf00      	nop
 800b56c:	0800c29c 	.word	0x0800c29c
 800b570:	0800c2ad 	.word	0x0800c2ad

0800b574 <__d2b>:
 800b574:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b578:	460f      	mov	r7, r1
 800b57a:	2101      	movs	r1, #1
 800b57c:	ec59 8b10 	vmov	r8, r9, d0
 800b580:	4616      	mov	r6, r2
 800b582:	f7ff fcd5 	bl	800af30 <_Balloc>
 800b586:	4604      	mov	r4, r0
 800b588:	b930      	cbnz	r0, 800b598 <__d2b+0x24>
 800b58a:	4602      	mov	r2, r0
 800b58c:	4b24      	ldr	r3, [pc, #144]	; (800b620 <__d2b+0xac>)
 800b58e:	4825      	ldr	r0, [pc, #148]	; (800b624 <__d2b+0xb0>)
 800b590:	f240 310f 	movw	r1, #783	; 0x30f
 800b594:	f000 fa78 	bl	800ba88 <__assert_func>
 800b598:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b59c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b5a0:	bb2d      	cbnz	r5, 800b5ee <__d2b+0x7a>
 800b5a2:	9301      	str	r3, [sp, #4]
 800b5a4:	f1b8 0300 	subs.w	r3, r8, #0
 800b5a8:	d026      	beq.n	800b5f8 <__d2b+0x84>
 800b5aa:	4668      	mov	r0, sp
 800b5ac:	9300      	str	r3, [sp, #0]
 800b5ae:	f7ff fd87 	bl	800b0c0 <__lo0bits>
 800b5b2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b5b6:	b1e8      	cbz	r0, 800b5f4 <__d2b+0x80>
 800b5b8:	f1c0 0320 	rsb	r3, r0, #32
 800b5bc:	fa02 f303 	lsl.w	r3, r2, r3
 800b5c0:	430b      	orrs	r3, r1
 800b5c2:	40c2      	lsrs	r2, r0
 800b5c4:	6163      	str	r3, [r4, #20]
 800b5c6:	9201      	str	r2, [sp, #4]
 800b5c8:	9b01      	ldr	r3, [sp, #4]
 800b5ca:	61a3      	str	r3, [r4, #24]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	bf14      	ite	ne
 800b5d0:	2202      	movne	r2, #2
 800b5d2:	2201      	moveq	r2, #1
 800b5d4:	6122      	str	r2, [r4, #16]
 800b5d6:	b1bd      	cbz	r5, 800b608 <__d2b+0x94>
 800b5d8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b5dc:	4405      	add	r5, r0
 800b5de:	603d      	str	r5, [r7, #0]
 800b5e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b5e4:	6030      	str	r0, [r6, #0]
 800b5e6:	4620      	mov	r0, r4
 800b5e8:	b003      	add	sp, #12
 800b5ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b5ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b5f2:	e7d6      	b.n	800b5a2 <__d2b+0x2e>
 800b5f4:	6161      	str	r1, [r4, #20]
 800b5f6:	e7e7      	b.n	800b5c8 <__d2b+0x54>
 800b5f8:	a801      	add	r0, sp, #4
 800b5fa:	f7ff fd61 	bl	800b0c0 <__lo0bits>
 800b5fe:	9b01      	ldr	r3, [sp, #4]
 800b600:	6163      	str	r3, [r4, #20]
 800b602:	3020      	adds	r0, #32
 800b604:	2201      	movs	r2, #1
 800b606:	e7e5      	b.n	800b5d4 <__d2b+0x60>
 800b608:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b60c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b610:	6038      	str	r0, [r7, #0]
 800b612:	6918      	ldr	r0, [r3, #16]
 800b614:	f7ff fd34 	bl	800b080 <__hi0bits>
 800b618:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b61c:	e7e2      	b.n	800b5e4 <__d2b+0x70>
 800b61e:	bf00      	nop
 800b620:	0800c29c 	.word	0x0800c29c
 800b624:	0800c2ad 	.word	0x0800c2ad

0800b628 <__ssputs_r>:
 800b628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b62c:	688e      	ldr	r6, [r1, #8]
 800b62e:	461f      	mov	r7, r3
 800b630:	42be      	cmp	r6, r7
 800b632:	680b      	ldr	r3, [r1, #0]
 800b634:	4682      	mov	sl, r0
 800b636:	460c      	mov	r4, r1
 800b638:	4690      	mov	r8, r2
 800b63a:	d82c      	bhi.n	800b696 <__ssputs_r+0x6e>
 800b63c:	898a      	ldrh	r2, [r1, #12]
 800b63e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b642:	d026      	beq.n	800b692 <__ssputs_r+0x6a>
 800b644:	6965      	ldr	r5, [r4, #20]
 800b646:	6909      	ldr	r1, [r1, #16]
 800b648:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b64c:	eba3 0901 	sub.w	r9, r3, r1
 800b650:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b654:	1c7b      	adds	r3, r7, #1
 800b656:	444b      	add	r3, r9
 800b658:	106d      	asrs	r5, r5, #1
 800b65a:	429d      	cmp	r5, r3
 800b65c:	bf38      	it	cc
 800b65e:	461d      	movcc	r5, r3
 800b660:	0553      	lsls	r3, r2, #21
 800b662:	d527      	bpl.n	800b6b4 <__ssputs_r+0x8c>
 800b664:	4629      	mov	r1, r5
 800b666:	f7ff fbd7 	bl	800ae18 <_malloc_r>
 800b66a:	4606      	mov	r6, r0
 800b66c:	b360      	cbz	r0, 800b6c8 <__ssputs_r+0xa0>
 800b66e:	6921      	ldr	r1, [r4, #16]
 800b670:	464a      	mov	r2, r9
 800b672:	f7fe fd5a 	bl	800a12a <memcpy>
 800b676:	89a3      	ldrh	r3, [r4, #12]
 800b678:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b67c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b680:	81a3      	strh	r3, [r4, #12]
 800b682:	6126      	str	r6, [r4, #16]
 800b684:	6165      	str	r5, [r4, #20]
 800b686:	444e      	add	r6, r9
 800b688:	eba5 0509 	sub.w	r5, r5, r9
 800b68c:	6026      	str	r6, [r4, #0]
 800b68e:	60a5      	str	r5, [r4, #8]
 800b690:	463e      	mov	r6, r7
 800b692:	42be      	cmp	r6, r7
 800b694:	d900      	bls.n	800b698 <__ssputs_r+0x70>
 800b696:	463e      	mov	r6, r7
 800b698:	6820      	ldr	r0, [r4, #0]
 800b69a:	4632      	mov	r2, r6
 800b69c:	4641      	mov	r1, r8
 800b69e:	f000 f9c9 	bl	800ba34 <memmove>
 800b6a2:	68a3      	ldr	r3, [r4, #8]
 800b6a4:	1b9b      	subs	r3, r3, r6
 800b6a6:	60a3      	str	r3, [r4, #8]
 800b6a8:	6823      	ldr	r3, [r4, #0]
 800b6aa:	4433      	add	r3, r6
 800b6ac:	6023      	str	r3, [r4, #0]
 800b6ae:	2000      	movs	r0, #0
 800b6b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6b4:	462a      	mov	r2, r5
 800b6b6:	f000 fa2d 	bl	800bb14 <_realloc_r>
 800b6ba:	4606      	mov	r6, r0
 800b6bc:	2800      	cmp	r0, #0
 800b6be:	d1e0      	bne.n	800b682 <__ssputs_r+0x5a>
 800b6c0:	6921      	ldr	r1, [r4, #16]
 800b6c2:	4650      	mov	r0, sl
 800b6c4:	f7ff fb34 	bl	800ad30 <_free_r>
 800b6c8:	230c      	movs	r3, #12
 800b6ca:	f8ca 3000 	str.w	r3, [sl]
 800b6ce:	89a3      	ldrh	r3, [r4, #12]
 800b6d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6d4:	81a3      	strh	r3, [r4, #12]
 800b6d6:	f04f 30ff 	mov.w	r0, #4294967295
 800b6da:	e7e9      	b.n	800b6b0 <__ssputs_r+0x88>

0800b6dc <_svfiprintf_r>:
 800b6dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6e0:	4698      	mov	r8, r3
 800b6e2:	898b      	ldrh	r3, [r1, #12]
 800b6e4:	061b      	lsls	r3, r3, #24
 800b6e6:	b09d      	sub	sp, #116	; 0x74
 800b6e8:	4607      	mov	r7, r0
 800b6ea:	460d      	mov	r5, r1
 800b6ec:	4614      	mov	r4, r2
 800b6ee:	d50e      	bpl.n	800b70e <_svfiprintf_r+0x32>
 800b6f0:	690b      	ldr	r3, [r1, #16]
 800b6f2:	b963      	cbnz	r3, 800b70e <_svfiprintf_r+0x32>
 800b6f4:	2140      	movs	r1, #64	; 0x40
 800b6f6:	f7ff fb8f 	bl	800ae18 <_malloc_r>
 800b6fa:	6028      	str	r0, [r5, #0]
 800b6fc:	6128      	str	r0, [r5, #16]
 800b6fe:	b920      	cbnz	r0, 800b70a <_svfiprintf_r+0x2e>
 800b700:	230c      	movs	r3, #12
 800b702:	603b      	str	r3, [r7, #0]
 800b704:	f04f 30ff 	mov.w	r0, #4294967295
 800b708:	e0d0      	b.n	800b8ac <_svfiprintf_r+0x1d0>
 800b70a:	2340      	movs	r3, #64	; 0x40
 800b70c:	616b      	str	r3, [r5, #20]
 800b70e:	2300      	movs	r3, #0
 800b710:	9309      	str	r3, [sp, #36]	; 0x24
 800b712:	2320      	movs	r3, #32
 800b714:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b718:	f8cd 800c 	str.w	r8, [sp, #12]
 800b71c:	2330      	movs	r3, #48	; 0x30
 800b71e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b8c4 <_svfiprintf_r+0x1e8>
 800b722:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b726:	f04f 0901 	mov.w	r9, #1
 800b72a:	4623      	mov	r3, r4
 800b72c:	469a      	mov	sl, r3
 800b72e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b732:	b10a      	cbz	r2, 800b738 <_svfiprintf_r+0x5c>
 800b734:	2a25      	cmp	r2, #37	; 0x25
 800b736:	d1f9      	bne.n	800b72c <_svfiprintf_r+0x50>
 800b738:	ebba 0b04 	subs.w	fp, sl, r4
 800b73c:	d00b      	beq.n	800b756 <_svfiprintf_r+0x7a>
 800b73e:	465b      	mov	r3, fp
 800b740:	4622      	mov	r2, r4
 800b742:	4629      	mov	r1, r5
 800b744:	4638      	mov	r0, r7
 800b746:	f7ff ff6f 	bl	800b628 <__ssputs_r>
 800b74a:	3001      	adds	r0, #1
 800b74c:	f000 80a9 	beq.w	800b8a2 <_svfiprintf_r+0x1c6>
 800b750:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b752:	445a      	add	r2, fp
 800b754:	9209      	str	r2, [sp, #36]	; 0x24
 800b756:	f89a 3000 	ldrb.w	r3, [sl]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	f000 80a1 	beq.w	800b8a2 <_svfiprintf_r+0x1c6>
 800b760:	2300      	movs	r3, #0
 800b762:	f04f 32ff 	mov.w	r2, #4294967295
 800b766:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b76a:	f10a 0a01 	add.w	sl, sl, #1
 800b76e:	9304      	str	r3, [sp, #16]
 800b770:	9307      	str	r3, [sp, #28]
 800b772:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b776:	931a      	str	r3, [sp, #104]	; 0x68
 800b778:	4654      	mov	r4, sl
 800b77a:	2205      	movs	r2, #5
 800b77c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b780:	4850      	ldr	r0, [pc, #320]	; (800b8c4 <_svfiprintf_r+0x1e8>)
 800b782:	f7f4 fdc5 	bl	8000310 <memchr>
 800b786:	9a04      	ldr	r2, [sp, #16]
 800b788:	b9d8      	cbnz	r0, 800b7c2 <_svfiprintf_r+0xe6>
 800b78a:	06d0      	lsls	r0, r2, #27
 800b78c:	bf44      	itt	mi
 800b78e:	2320      	movmi	r3, #32
 800b790:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b794:	0711      	lsls	r1, r2, #28
 800b796:	bf44      	itt	mi
 800b798:	232b      	movmi	r3, #43	; 0x2b
 800b79a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b79e:	f89a 3000 	ldrb.w	r3, [sl]
 800b7a2:	2b2a      	cmp	r3, #42	; 0x2a
 800b7a4:	d015      	beq.n	800b7d2 <_svfiprintf_r+0xf6>
 800b7a6:	9a07      	ldr	r2, [sp, #28]
 800b7a8:	4654      	mov	r4, sl
 800b7aa:	2000      	movs	r0, #0
 800b7ac:	f04f 0c0a 	mov.w	ip, #10
 800b7b0:	4621      	mov	r1, r4
 800b7b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7b6:	3b30      	subs	r3, #48	; 0x30
 800b7b8:	2b09      	cmp	r3, #9
 800b7ba:	d94d      	bls.n	800b858 <_svfiprintf_r+0x17c>
 800b7bc:	b1b0      	cbz	r0, 800b7ec <_svfiprintf_r+0x110>
 800b7be:	9207      	str	r2, [sp, #28]
 800b7c0:	e014      	b.n	800b7ec <_svfiprintf_r+0x110>
 800b7c2:	eba0 0308 	sub.w	r3, r0, r8
 800b7c6:	fa09 f303 	lsl.w	r3, r9, r3
 800b7ca:	4313      	orrs	r3, r2
 800b7cc:	9304      	str	r3, [sp, #16]
 800b7ce:	46a2      	mov	sl, r4
 800b7d0:	e7d2      	b.n	800b778 <_svfiprintf_r+0x9c>
 800b7d2:	9b03      	ldr	r3, [sp, #12]
 800b7d4:	1d19      	adds	r1, r3, #4
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	9103      	str	r1, [sp, #12]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	bfbb      	ittet	lt
 800b7de:	425b      	neglt	r3, r3
 800b7e0:	f042 0202 	orrlt.w	r2, r2, #2
 800b7e4:	9307      	strge	r3, [sp, #28]
 800b7e6:	9307      	strlt	r3, [sp, #28]
 800b7e8:	bfb8      	it	lt
 800b7ea:	9204      	strlt	r2, [sp, #16]
 800b7ec:	7823      	ldrb	r3, [r4, #0]
 800b7ee:	2b2e      	cmp	r3, #46	; 0x2e
 800b7f0:	d10c      	bne.n	800b80c <_svfiprintf_r+0x130>
 800b7f2:	7863      	ldrb	r3, [r4, #1]
 800b7f4:	2b2a      	cmp	r3, #42	; 0x2a
 800b7f6:	d134      	bne.n	800b862 <_svfiprintf_r+0x186>
 800b7f8:	9b03      	ldr	r3, [sp, #12]
 800b7fa:	1d1a      	adds	r2, r3, #4
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	9203      	str	r2, [sp, #12]
 800b800:	2b00      	cmp	r3, #0
 800b802:	bfb8      	it	lt
 800b804:	f04f 33ff 	movlt.w	r3, #4294967295
 800b808:	3402      	adds	r4, #2
 800b80a:	9305      	str	r3, [sp, #20]
 800b80c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b8d4 <_svfiprintf_r+0x1f8>
 800b810:	7821      	ldrb	r1, [r4, #0]
 800b812:	2203      	movs	r2, #3
 800b814:	4650      	mov	r0, sl
 800b816:	f7f4 fd7b 	bl	8000310 <memchr>
 800b81a:	b138      	cbz	r0, 800b82c <_svfiprintf_r+0x150>
 800b81c:	9b04      	ldr	r3, [sp, #16]
 800b81e:	eba0 000a 	sub.w	r0, r0, sl
 800b822:	2240      	movs	r2, #64	; 0x40
 800b824:	4082      	lsls	r2, r0
 800b826:	4313      	orrs	r3, r2
 800b828:	3401      	adds	r4, #1
 800b82a:	9304      	str	r3, [sp, #16]
 800b82c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b830:	4825      	ldr	r0, [pc, #148]	; (800b8c8 <_svfiprintf_r+0x1ec>)
 800b832:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b836:	2206      	movs	r2, #6
 800b838:	f7f4 fd6a 	bl	8000310 <memchr>
 800b83c:	2800      	cmp	r0, #0
 800b83e:	d038      	beq.n	800b8b2 <_svfiprintf_r+0x1d6>
 800b840:	4b22      	ldr	r3, [pc, #136]	; (800b8cc <_svfiprintf_r+0x1f0>)
 800b842:	bb1b      	cbnz	r3, 800b88c <_svfiprintf_r+0x1b0>
 800b844:	9b03      	ldr	r3, [sp, #12]
 800b846:	3307      	adds	r3, #7
 800b848:	f023 0307 	bic.w	r3, r3, #7
 800b84c:	3308      	adds	r3, #8
 800b84e:	9303      	str	r3, [sp, #12]
 800b850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b852:	4433      	add	r3, r6
 800b854:	9309      	str	r3, [sp, #36]	; 0x24
 800b856:	e768      	b.n	800b72a <_svfiprintf_r+0x4e>
 800b858:	fb0c 3202 	mla	r2, ip, r2, r3
 800b85c:	460c      	mov	r4, r1
 800b85e:	2001      	movs	r0, #1
 800b860:	e7a6      	b.n	800b7b0 <_svfiprintf_r+0xd4>
 800b862:	2300      	movs	r3, #0
 800b864:	3401      	adds	r4, #1
 800b866:	9305      	str	r3, [sp, #20]
 800b868:	4619      	mov	r1, r3
 800b86a:	f04f 0c0a 	mov.w	ip, #10
 800b86e:	4620      	mov	r0, r4
 800b870:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b874:	3a30      	subs	r2, #48	; 0x30
 800b876:	2a09      	cmp	r2, #9
 800b878:	d903      	bls.n	800b882 <_svfiprintf_r+0x1a6>
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d0c6      	beq.n	800b80c <_svfiprintf_r+0x130>
 800b87e:	9105      	str	r1, [sp, #20]
 800b880:	e7c4      	b.n	800b80c <_svfiprintf_r+0x130>
 800b882:	fb0c 2101 	mla	r1, ip, r1, r2
 800b886:	4604      	mov	r4, r0
 800b888:	2301      	movs	r3, #1
 800b88a:	e7f0      	b.n	800b86e <_svfiprintf_r+0x192>
 800b88c:	ab03      	add	r3, sp, #12
 800b88e:	9300      	str	r3, [sp, #0]
 800b890:	462a      	mov	r2, r5
 800b892:	4b0f      	ldr	r3, [pc, #60]	; (800b8d0 <_svfiprintf_r+0x1f4>)
 800b894:	a904      	add	r1, sp, #16
 800b896:	4638      	mov	r0, r7
 800b898:	f7fd fea2 	bl	80095e0 <_printf_float>
 800b89c:	1c42      	adds	r2, r0, #1
 800b89e:	4606      	mov	r6, r0
 800b8a0:	d1d6      	bne.n	800b850 <_svfiprintf_r+0x174>
 800b8a2:	89ab      	ldrh	r3, [r5, #12]
 800b8a4:	065b      	lsls	r3, r3, #25
 800b8a6:	f53f af2d 	bmi.w	800b704 <_svfiprintf_r+0x28>
 800b8aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8ac:	b01d      	add	sp, #116	; 0x74
 800b8ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8b2:	ab03      	add	r3, sp, #12
 800b8b4:	9300      	str	r3, [sp, #0]
 800b8b6:	462a      	mov	r2, r5
 800b8b8:	4b05      	ldr	r3, [pc, #20]	; (800b8d0 <_svfiprintf_r+0x1f4>)
 800b8ba:	a904      	add	r1, sp, #16
 800b8bc:	4638      	mov	r0, r7
 800b8be:	f7fe f917 	bl	8009af0 <_printf_i>
 800b8c2:	e7eb      	b.n	800b89c <_svfiprintf_r+0x1c0>
 800b8c4:	0800c404 	.word	0x0800c404
 800b8c8:	0800c40e 	.word	0x0800c40e
 800b8cc:	080095e1 	.word	0x080095e1
 800b8d0:	0800b629 	.word	0x0800b629
 800b8d4:	0800c40a 	.word	0x0800c40a

0800b8d8 <__sflush_r>:
 800b8d8:	898a      	ldrh	r2, [r1, #12]
 800b8da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8de:	4605      	mov	r5, r0
 800b8e0:	0710      	lsls	r0, r2, #28
 800b8e2:	460c      	mov	r4, r1
 800b8e4:	d458      	bmi.n	800b998 <__sflush_r+0xc0>
 800b8e6:	684b      	ldr	r3, [r1, #4]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	dc05      	bgt.n	800b8f8 <__sflush_r+0x20>
 800b8ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	dc02      	bgt.n	800b8f8 <__sflush_r+0x20>
 800b8f2:	2000      	movs	r0, #0
 800b8f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b8fa:	2e00      	cmp	r6, #0
 800b8fc:	d0f9      	beq.n	800b8f2 <__sflush_r+0x1a>
 800b8fe:	2300      	movs	r3, #0
 800b900:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b904:	682f      	ldr	r7, [r5, #0]
 800b906:	6a21      	ldr	r1, [r4, #32]
 800b908:	602b      	str	r3, [r5, #0]
 800b90a:	d032      	beq.n	800b972 <__sflush_r+0x9a>
 800b90c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b90e:	89a3      	ldrh	r3, [r4, #12]
 800b910:	075a      	lsls	r2, r3, #29
 800b912:	d505      	bpl.n	800b920 <__sflush_r+0x48>
 800b914:	6863      	ldr	r3, [r4, #4]
 800b916:	1ac0      	subs	r0, r0, r3
 800b918:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b91a:	b10b      	cbz	r3, 800b920 <__sflush_r+0x48>
 800b91c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b91e:	1ac0      	subs	r0, r0, r3
 800b920:	2300      	movs	r3, #0
 800b922:	4602      	mov	r2, r0
 800b924:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b926:	6a21      	ldr	r1, [r4, #32]
 800b928:	4628      	mov	r0, r5
 800b92a:	47b0      	blx	r6
 800b92c:	1c43      	adds	r3, r0, #1
 800b92e:	89a3      	ldrh	r3, [r4, #12]
 800b930:	d106      	bne.n	800b940 <__sflush_r+0x68>
 800b932:	6829      	ldr	r1, [r5, #0]
 800b934:	291d      	cmp	r1, #29
 800b936:	d82b      	bhi.n	800b990 <__sflush_r+0xb8>
 800b938:	4a29      	ldr	r2, [pc, #164]	; (800b9e0 <__sflush_r+0x108>)
 800b93a:	410a      	asrs	r2, r1
 800b93c:	07d6      	lsls	r6, r2, #31
 800b93e:	d427      	bmi.n	800b990 <__sflush_r+0xb8>
 800b940:	2200      	movs	r2, #0
 800b942:	6062      	str	r2, [r4, #4]
 800b944:	04d9      	lsls	r1, r3, #19
 800b946:	6922      	ldr	r2, [r4, #16]
 800b948:	6022      	str	r2, [r4, #0]
 800b94a:	d504      	bpl.n	800b956 <__sflush_r+0x7e>
 800b94c:	1c42      	adds	r2, r0, #1
 800b94e:	d101      	bne.n	800b954 <__sflush_r+0x7c>
 800b950:	682b      	ldr	r3, [r5, #0]
 800b952:	b903      	cbnz	r3, 800b956 <__sflush_r+0x7e>
 800b954:	6560      	str	r0, [r4, #84]	; 0x54
 800b956:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b958:	602f      	str	r7, [r5, #0]
 800b95a:	2900      	cmp	r1, #0
 800b95c:	d0c9      	beq.n	800b8f2 <__sflush_r+0x1a>
 800b95e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b962:	4299      	cmp	r1, r3
 800b964:	d002      	beq.n	800b96c <__sflush_r+0x94>
 800b966:	4628      	mov	r0, r5
 800b968:	f7ff f9e2 	bl	800ad30 <_free_r>
 800b96c:	2000      	movs	r0, #0
 800b96e:	6360      	str	r0, [r4, #52]	; 0x34
 800b970:	e7c0      	b.n	800b8f4 <__sflush_r+0x1c>
 800b972:	2301      	movs	r3, #1
 800b974:	4628      	mov	r0, r5
 800b976:	47b0      	blx	r6
 800b978:	1c41      	adds	r1, r0, #1
 800b97a:	d1c8      	bne.n	800b90e <__sflush_r+0x36>
 800b97c:	682b      	ldr	r3, [r5, #0]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d0c5      	beq.n	800b90e <__sflush_r+0x36>
 800b982:	2b1d      	cmp	r3, #29
 800b984:	d001      	beq.n	800b98a <__sflush_r+0xb2>
 800b986:	2b16      	cmp	r3, #22
 800b988:	d101      	bne.n	800b98e <__sflush_r+0xb6>
 800b98a:	602f      	str	r7, [r5, #0]
 800b98c:	e7b1      	b.n	800b8f2 <__sflush_r+0x1a>
 800b98e:	89a3      	ldrh	r3, [r4, #12]
 800b990:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b994:	81a3      	strh	r3, [r4, #12]
 800b996:	e7ad      	b.n	800b8f4 <__sflush_r+0x1c>
 800b998:	690f      	ldr	r7, [r1, #16]
 800b99a:	2f00      	cmp	r7, #0
 800b99c:	d0a9      	beq.n	800b8f2 <__sflush_r+0x1a>
 800b99e:	0793      	lsls	r3, r2, #30
 800b9a0:	680e      	ldr	r6, [r1, #0]
 800b9a2:	bf08      	it	eq
 800b9a4:	694b      	ldreq	r3, [r1, #20]
 800b9a6:	600f      	str	r7, [r1, #0]
 800b9a8:	bf18      	it	ne
 800b9aa:	2300      	movne	r3, #0
 800b9ac:	eba6 0807 	sub.w	r8, r6, r7
 800b9b0:	608b      	str	r3, [r1, #8]
 800b9b2:	f1b8 0f00 	cmp.w	r8, #0
 800b9b6:	dd9c      	ble.n	800b8f2 <__sflush_r+0x1a>
 800b9b8:	6a21      	ldr	r1, [r4, #32]
 800b9ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b9bc:	4643      	mov	r3, r8
 800b9be:	463a      	mov	r2, r7
 800b9c0:	4628      	mov	r0, r5
 800b9c2:	47b0      	blx	r6
 800b9c4:	2800      	cmp	r0, #0
 800b9c6:	dc06      	bgt.n	800b9d6 <__sflush_r+0xfe>
 800b9c8:	89a3      	ldrh	r3, [r4, #12]
 800b9ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9ce:	81a3      	strh	r3, [r4, #12]
 800b9d0:	f04f 30ff 	mov.w	r0, #4294967295
 800b9d4:	e78e      	b.n	800b8f4 <__sflush_r+0x1c>
 800b9d6:	4407      	add	r7, r0
 800b9d8:	eba8 0800 	sub.w	r8, r8, r0
 800b9dc:	e7e9      	b.n	800b9b2 <__sflush_r+0xda>
 800b9de:	bf00      	nop
 800b9e0:	dfbffffe 	.word	0xdfbffffe

0800b9e4 <_fflush_r>:
 800b9e4:	b538      	push	{r3, r4, r5, lr}
 800b9e6:	690b      	ldr	r3, [r1, #16]
 800b9e8:	4605      	mov	r5, r0
 800b9ea:	460c      	mov	r4, r1
 800b9ec:	b913      	cbnz	r3, 800b9f4 <_fflush_r+0x10>
 800b9ee:	2500      	movs	r5, #0
 800b9f0:	4628      	mov	r0, r5
 800b9f2:	bd38      	pop	{r3, r4, r5, pc}
 800b9f4:	b118      	cbz	r0, 800b9fe <_fflush_r+0x1a>
 800b9f6:	6a03      	ldr	r3, [r0, #32]
 800b9f8:	b90b      	cbnz	r3, 800b9fe <_fflush_r+0x1a>
 800b9fa:	f7fe fa27 	bl	8009e4c <__sinit>
 800b9fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d0f3      	beq.n	800b9ee <_fflush_r+0xa>
 800ba06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ba08:	07d0      	lsls	r0, r2, #31
 800ba0a:	d404      	bmi.n	800ba16 <_fflush_r+0x32>
 800ba0c:	0599      	lsls	r1, r3, #22
 800ba0e:	d402      	bmi.n	800ba16 <_fflush_r+0x32>
 800ba10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba12:	f7fe fb88 	bl	800a126 <__retarget_lock_acquire_recursive>
 800ba16:	4628      	mov	r0, r5
 800ba18:	4621      	mov	r1, r4
 800ba1a:	f7ff ff5d 	bl	800b8d8 <__sflush_r>
 800ba1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba20:	07da      	lsls	r2, r3, #31
 800ba22:	4605      	mov	r5, r0
 800ba24:	d4e4      	bmi.n	800b9f0 <_fflush_r+0xc>
 800ba26:	89a3      	ldrh	r3, [r4, #12]
 800ba28:	059b      	lsls	r3, r3, #22
 800ba2a:	d4e1      	bmi.n	800b9f0 <_fflush_r+0xc>
 800ba2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba2e:	f7fe fb7b 	bl	800a128 <__retarget_lock_release_recursive>
 800ba32:	e7dd      	b.n	800b9f0 <_fflush_r+0xc>

0800ba34 <memmove>:
 800ba34:	4288      	cmp	r0, r1
 800ba36:	b510      	push	{r4, lr}
 800ba38:	eb01 0402 	add.w	r4, r1, r2
 800ba3c:	d902      	bls.n	800ba44 <memmove+0x10>
 800ba3e:	4284      	cmp	r4, r0
 800ba40:	4623      	mov	r3, r4
 800ba42:	d807      	bhi.n	800ba54 <memmove+0x20>
 800ba44:	1e43      	subs	r3, r0, #1
 800ba46:	42a1      	cmp	r1, r4
 800ba48:	d008      	beq.n	800ba5c <memmove+0x28>
 800ba4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ba4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ba52:	e7f8      	b.n	800ba46 <memmove+0x12>
 800ba54:	4402      	add	r2, r0
 800ba56:	4601      	mov	r1, r0
 800ba58:	428a      	cmp	r2, r1
 800ba5a:	d100      	bne.n	800ba5e <memmove+0x2a>
 800ba5c:	bd10      	pop	{r4, pc}
 800ba5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ba62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ba66:	e7f7      	b.n	800ba58 <memmove+0x24>

0800ba68 <_sbrk_r>:
 800ba68:	b538      	push	{r3, r4, r5, lr}
 800ba6a:	4d06      	ldr	r5, [pc, #24]	; (800ba84 <_sbrk_r+0x1c>)
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	4604      	mov	r4, r0
 800ba70:	4608      	mov	r0, r1
 800ba72:	602b      	str	r3, [r5, #0]
 800ba74:	f7f5 fe7c 	bl	8001770 <_sbrk>
 800ba78:	1c43      	adds	r3, r0, #1
 800ba7a:	d102      	bne.n	800ba82 <_sbrk_r+0x1a>
 800ba7c:	682b      	ldr	r3, [r5, #0]
 800ba7e:	b103      	cbz	r3, 800ba82 <_sbrk_r+0x1a>
 800ba80:	6023      	str	r3, [r4, #0]
 800ba82:	bd38      	pop	{r3, r4, r5, pc}
 800ba84:	24004508 	.word	0x24004508

0800ba88 <__assert_func>:
 800ba88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ba8a:	4614      	mov	r4, r2
 800ba8c:	461a      	mov	r2, r3
 800ba8e:	4b09      	ldr	r3, [pc, #36]	; (800bab4 <__assert_func+0x2c>)
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	4605      	mov	r5, r0
 800ba94:	68d8      	ldr	r0, [r3, #12]
 800ba96:	b14c      	cbz	r4, 800baac <__assert_func+0x24>
 800ba98:	4b07      	ldr	r3, [pc, #28]	; (800bab8 <__assert_func+0x30>)
 800ba9a:	9100      	str	r1, [sp, #0]
 800ba9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800baa0:	4906      	ldr	r1, [pc, #24]	; (800babc <__assert_func+0x34>)
 800baa2:	462b      	mov	r3, r5
 800baa4:	f000 f872 	bl	800bb8c <fiprintf>
 800baa8:	f000 f882 	bl	800bbb0 <abort>
 800baac:	4b04      	ldr	r3, [pc, #16]	; (800bac0 <__assert_func+0x38>)
 800baae:	461c      	mov	r4, r3
 800bab0:	e7f3      	b.n	800ba9a <__assert_func+0x12>
 800bab2:	bf00      	nop
 800bab4:	2400006c 	.word	0x2400006c
 800bab8:	0800c41f 	.word	0x0800c41f
 800babc:	0800c42c 	.word	0x0800c42c
 800bac0:	0800c45a 	.word	0x0800c45a

0800bac4 <_calloc_r>:
 800bac4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bac6:	fba1 2402 	umull	r2, r4, r1, r2
 800baca:	b94c      	cbnz	r4, 800bae0 <_calloc_r+0x1c>
 800bacc:	4611      	mov	r1, r2
 800bace:	9201      	str	r2, [sp, #4]
 800bad0:	f7ff f9a2 	bl	800ae18 <_malloc_r>
 800bad4:	9a01      	ldr	r2, [sp, #4]
 800bad6:	4605      	mov	r5, r0
 800bad8:	b930      	cbnz	r0, 800bae8 <_calloc_r+0x24>
 800bada:	4628      	mov	r0, r5
 800badc:	b003      	add	sp, #12
 800bade:	bd30      	pop	{r4, r5, pc}
 800bae0:	220c      	movs	r2, #12
 800bae2:	6002      	str	r2, [r0, #0]
 800bae4:	2500      	movs	r5, #0
 800bae6:	e7f8      	b.n	800bada <_calloc_r+0x16>
 800bae8:	4621      	mov	r1, r4
 800baea:	f7fe fa48 	bl	8009f7e <memset>
 800baee:	e7f4      	b.n	800bada <_calloc_r+0x16>

0800baf0 <__ascii_mbtowc>:
 800baf0:	b082      	sub	sp, #8
 800baf2:	b901      	cbnz	r1, 800baf6 <__ascii_mbtowc+0x6>
 800baf4:	a901      	add	r1, sp, #4
 800baf6:	b142      	cbz	r2, 800bb0a <__ascii_mbtowc+0x1a>
 800baf8:	b14b      	cbz	r3, 800bb0e <__ascii_mbtowc+0x1e>
 800bafa:	7813      	ldrb	r3, [r2, #0]
 800bafc:	600b      	str	r3, [r1, #0]
 800bafe:	7812      	ldrb	r2, [r2, #0]
 800bb00:	1e10      	subs	r0, r2, #0
 800bb02:	bf18      	it	ne
 800bb04:	2001      	movne	r0, #1
 800bb06:	b002      	add	sp, #8
 800bb08:	4770      	bx	lr
 800bb0a:	4610      	mov	r0, r2
 800bb0c:	e7fb      	b.n	800bb06 <__ascii_mbtowc+0x16>
 800bb0e:	f06f 0001 	mvn.w	r0, #1
 800bb12:	e7f8      	b.n	800bb06 <__ascii_mbtowc+0x16>

0800bb14 <_realloc_r>:
 800bb14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb18:	4680      	mov	r8, r0
 800bb1a:	4614      	mov	r4, r2
 800bb1c:	460e      	mov	r6, r1
 800bb1e:	b921      	cbnz	r1, 800bb2a <_realloc_r+0x16>
 800bb20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb24:	4611      	mov	r1, r2
 800bb26:	f7ff b977 	b.w	800ae18 <_malloc_r>
 800bb2a:	b92a      	cbnz	r2, 800bb38 <_realloc_r+0x24>
 800bb2c:	f7ff f900 	bl	800ad30 <_free_r>
 800bb30:	4625      	mov	r5, r4
 800bb32:	4628      	mov	r0, r5
 800bb34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb38:	f000 f841 	bl	800bbbe <_malloc_usable_size_r>
 800bb3c:	4284      	cmp	r4, r0
 800bb3e:	4607      	mov	r7, r0
 800bb40:	d802      	bhi.n	800bb48 <_realloc_r+0x34>
 800bb42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bb46:	d812      	bhi.n	800bb6e <_realloc_r+0x5a>
 800bb48:	4621      	mov	r1, r4
 800bb4a:	4640      	mov	r0, r8
 800bb4c:	f7ff f964 	bl	800ae18 <_malloc_r>
 800bb50:	4605      	mov	r5, r0
 800bb52:	2800      	cmp	r0, #0
 800bb54:	d0ed      	beq.n	800bb32 <_realloc_r+0x1e>
 800bb56:	42bc      	cmp	r4, r7
 800bb58:	4622      	mov	r2, r4
 800bb5a:	4631      	mov	r1, r6
 800bb5c:	bf28      	it	cs
 800bb5e:	463a      	movcs	r2, r7
 800bb60:	f7fe fae3 	bl	800a12a <memcpy>
 800bb64:	4631      	mov	r1, r6
 800bb66:	4640      	mov	r0, r8
 800bb68:	f7ff f8e2 	bl	800ad30 <_free_r>
 800bb6c:	e7e1      	b.n	800bb32 <_realloc_r+0x1e>
 800bb6e:	4635      	mov	r5, r6
 800bb70:	e7df      	b.n	800bb32 <_realloc_r+0x1e>

0800bb72 <__ascii_wctomb>:
 800bb72:	b149      	cbz	r1, 800bb88 <__ascii_wctomb+0x16>
 800bb74:	2aff      	cmp	r2, #255	; 0xff
 800bb76:	bf85      	ittet	hi
 800bb78:	238a      	movhi	r3, #138	; 0x8a
 800bb7a:	6003      	strhi	r3, [r0, #0]
 800bb7c:	700a      	strbls	r2, [r1, #0]
 800bb7e:	f04f 30ff 	movhi.w	r0, #4294967295
 800bb82:	bf98      	it	ls
 800bb84:	2001      	movls	r0, #1
 800bb86:	4770      	bx	lr
 800bb88:	4608      	mov	r0, r1
 800bb8a:	4770      	bx	lr

0800bb8c <fiprintf>:
 800bb8c:	b40e      	push	{r1, r2, r3}
 800bb8e:	b503      	push	{r0, r1, lr}
 800bb90:	4601      	mov	r1, r0
 800bb92:	ab03      	add	r3, sp, #12
 800bb94:	4805      	ldr	r0, [pc, #20]	; (800bbac <fiprintf+0x20>)
 800bb96:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb9a:	6800      	ldr	r0, [r0, #0]
 800bb9c:	9301      	str	r3, [sp, #4]
 800bb9e:	f000 f83f 	bl	800bc20 <_vfiprintf_r>
 800bba2:	b002      	add	sp, #8
 800bba4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bba8:	b003      	add	sp, #12
 800bbaa:	4770      	bx	lr
 800bbac:	2400006c 	.word	0x2400006c

0800bbb0 <abort>:
 800bbb0:	b508      	push	{r3, lr}
 800bbb2:	2006      	movs	r0, #6
 800bbb4:	f000 fa0c 	bl	800bfd0 <raise>
 800bbb8:	2001      	movs	r0, #1
 800bbba:	f7f5 fd62 	bl	8001682 <_exit>

0800bbbe <_malloc_usable_size_r>:
 800bbbe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbc2:	1f18      	subs	r0, r3, #4
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	bfbc      	itt	lt
 800bbc8:	580b      	ldrlt	r3, [r1, r0]
 800bbca:	18c0      	addlt	r0, r0, r3
 800bbcc:	4770      	bx	lr

0800bbce <__sfputc_r>:
 800bbce:	6893      	ldr	r3, [r2, #8]
 800bbd0:	3b01      	subs	r3, #1
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	b410      	push	{r4}
 800bbd6:	6093      	str	r3, [r2, #8]
 800bbd8:	da08      	bge.n	800bbec <__sfputc_r+0x1e>
 800bbda:	6994      	ldr	r4, [r2, #24]
 800bbdc:	42a3      	cmp	r3, r4
 800bbde:	db01      	blt.n	800bbe4 <__sfputc_r+0x16>
 800bbe0:	290a      	cmp	r1, #10
 800bbe2:	d103      	bne.n	800bbec <__sfputc_r+0x1e>
 800bbe4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bbe8:	f000 b934 	b.w	800be54 <__swbuf_r>
 800bbec:	6813      	ldr	r3, [r2, #0]
 800bbee:	1c58      	adds	r0, r3, #1
 800bbf0:	6010      	str	r0, [r2, #0]
 800bbf2:	7019      	strb	r1, [r3, #0]
 800bbf4:	4608      	mov	r0, r1
 800bbf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bbfa:	4770      	bx	lr

0800bbfc <__sfputs_r>:
 800bbfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbfe:	4606      	mov	r6, r0
 800bc00:	460f      	mov	r7, r1
 800bc02:	4614      	mov	r4, r2
 800bc04:	18d5      	adds	r5, r2, r3
 800bc06:	42ac      	cmp	r4, r5
 800bc08:	d101      	bne.n	800bc0e <__sfputs_r+0x12>
 800bc0a:	2000      	movs	r0, #0
 800bc0c:	e007      	b.n	800bc1e <__sfputs_r+0x22>
 800bc0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc12:	463a      	mov	r2, r7
 800bc14:	4630      	mov	r0, r6
 800bc16:	f7ff ffda 	bl	800bbce <__sfputc_r>
 800bc1a:	1c43      	adds	r3, r0, #1
 800bc1c:	d1f3      	bne.n	800bc06 <__sfputs_r+0xa>
 800bc1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bc20 <_vfiprintf_r>:
 800bc20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc24:	460d      	mov	r5, r1
 800bc26:	b09d      	sub	sp, #116	; 0x74
 800bc28:	4614      	mov	r4, r2
 800bc2a:	4698      	mov	r8, r3
 800bc2c:	4606      	mov	r6, r0
 800bc2e:	b118      	cbz	r0, 800bc38 <_vfiprintf_r+0x18>
 800bc30:	6a03      	ldr	r3, [r0, #32]
 800bc32:	b90b      	cbnz	r3, 800bc38 <_vfiprintf_r+0x18>
 800bc34:	f7fe f90a 	bl	8009e4c <__sinit>
 800bc38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bc3a:	07d9      	lsls	r1, r3, #31
 800bc3c:	d405      	bmi.n	800bc4a <_vfiprintf_r+0x2a>
 800bc3e:	89ab      	ldrh	r3, [r5, #12]
 800bc40:	059a      	lsls	r2, r3, #22
 800bc42:	d402      	bmi.n	800bc4a <_vfiprintf_r+0x2a>
 800bc44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc46:	f7fe fa6e 	bl	800a126 <__retarget_lock_acquire_recursive>
 800bc4a:	89ab      	ldrh	r3, [r5, #12]
 800bc4c:	071b      	lsls	r3, r3, #28
 800bc4e:	d501      	bpl.n	800bc54 <_vfiprintf_r+0x34>
 800bc50:	692b      	ldr	r3, [r5, #16]
 800bc52:	b99b      	cbnz	r3, 800bc7c <_vfiprintf_r+0x5c>
 800bc54:	4629      	mov	r1, r5
 800bc56:	4630      	mov	r0, r6
 800bc58:	f000 f93a 	bl	800bed0 <__swsetup_r>
 800bc5c:	b170      	cbz	r0, 800bc7c <_vfiprintf_r+0x5c>
 800bc5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bc60:	07dc      	lsls	r4, r3, #31
 800bc62:	d504      	bpl.n	800bc6e <_vfiprintf_r+0x4e>
 800bc64:	f04f 30ff 	mov.w	r0, #4294967295
 800bc68:	b01d      	add	sp, #116	; 0x74
 800bc6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc6e:	89ab      	ldrh	r3, [r5, #12]
 800bc70:	0598      	lsls	r0, r3, #22
 800bc72:	d4f7      	bmi.n	800bc64 <_vfiprintf_r+0x44>
 800bc74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc76:	f7fe fa57 	bl	800a128 <__retarget_lock_release_recursive>
 800bc7a:	e7f3      	b.n	800bc64 <_vfiprintf_r+0x44>
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	9309      	str	r3, [sp, #36]	; 0x24
 800bc80:	2320      	movs	r3, #32
 800bc82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc86:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc8a:	2330      	movs	r3, #48	; 0x30
 800bc8c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800be40 <_vfiprintf_r+0x220>
 800bc90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bc94:	f04f 0901 	mov.w	r9, #1
 800bc98:	4623      	mov	r3, r4
 800bc9a:	469a      	mov	sl, r3
 800bc9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bca0:	b10a      	cbz	r2, 800bca6 <_vfiprintf_r+0x86>
 800bca2:	2a25      	cmp	r2, #37	; 0x25
 800bca4:	d1f9      	bne.n	800bc9a <_vfiprintf_r+0x7a>
 800bca6:	ebba 0b04 	subs.w	fp, sl, r4
 800bcaa:	d00b      	beq.n	800bcc4 <_vfiprintf_r+0xa4>
 800bcac:	465b      	mov	r3, fp
 800bcae:	4622      	mov	r2, r4
 800bcb0:	4629      	mov	r1, r5
 800bcb2:	4630      	mov	r0, r6
 800bcb4:	f7ff ffa2 	bl	800bbfc <__sfputs_r>
 800bcb8:	3001      	adds	r0, #1
 800bcba:	f000 80a9 	beq.w	800be10 <_vfiprintf_r+0x1f0>
 800bcbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bcc0:	445a      	add	r2, fp
 800bcc2:	9209      	str	r2, [sp, #36]	; 0x24
 800bcc4:	f89a 3000 	ldrb.w	r3, [sl]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	f000 80a1 	beq.w	800be10 <_vfiprintf_r+0x1f0>
 800bcce:	2300      	movs	r3, #0
 800bcd0:	f04f 32ff 	mov.w	r2, #4294967295
 800bcd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bcd8:	f10a 0a01 	add.w	sl, sl, #1
 800bcdc:	9304      	str	r3, [sp, #16]
 800bcde:	9307      	str	r3, [sp, #28]
 800bce0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bce4:	931a      	str	r3, [sp, #104]	; 0x68
 800bce6:	4654      	mov	r4, sl
 800bce8:	2205      	movs	r2, #5
 800bcea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcee:	4854      	ldr	r0, [pc, #336]	; (800be40 <_vfiprintf_r+0x220>)
 800bcf0:	f7f4 fb0e 	bl	8000310 <memchr>
 800bcf4:	9a04      	ldr	r2, [sp, #16]
 800bcf6:	b9d8      	cbnz	r0, 800bd30 <_vfiprintf_r+0x110>
 800bcf8:	06d1      	lsls	r1, r2, #27
 800bcfa:	bf44      	itt	mi
 800bcfc:	2320      	movmi	r3, #32
 800bcfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bd02:	0713      	lsls	r3, r2, #28
 800bd04:	bf44      	itt	mi
 800bd06:	232b      	movmi	r3, #43	; 0x2b
 800bd08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bd0c:	f89a 3000 	ldrb.w	r3, [sl]
 800bd10:	2b2a      	cmp	r3, #42	; 0x2a
 800bd12:	d015      	beq.n	800bd40 <_vfiprintf_r+0x120>
 800bd14:	9a07      	ldr	r2, [sp, #28]
 800bd16:	4654      	mov	r4, sl
 800bd18:	2000      	movs	r0, #0
 800bd1a:	f04f 0c0a 	mov.w	ip, #10
 800bd1e:	4621      	mov	r1, r4
 800bd20:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd24:	3b30      	subs	r3, #48	; 0x30
 800bd26:	2b09      	cmp	r3, #9
 800bd28:	d94d      	bls.n	800bdc6 <_vfiprintf_r+0x1a6>
 800bd2a:	b1b0      	cbz	r0, 800bd5a <_vfiprintf_r+0x13a>
 800bd2c:	9207      	str	r2, [sp, #28]
 800bd2e:	e014      	b.n	800bd5a <_vfiprintf_r+0x13a>
 800bd30:	eba0 0308 	sub.w	r3, r0, r8
 800bd34:	fa09 f303 	lsl.w	r3, r9, r3
 800bd38:	4313      	orrs	r3, r2
 800bd3a:	9304      	str	r3, [sp, #16]
 800bd3c:	46a2      	mov	sl, r4
 800bd3e:	e7d2      	b.n	800bce6 <_vfiprintf_r+0xc6>
 800bd40:	9b03      	ldr	r3, [sp, #12]
 800bd42:	1d19      	adds	r1, r3, #4
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	9103      	str	r1, [sp, #12]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	bfbb      	ittet	lt
 800bd4c:	425b      	neglt	r3, r3
 800bd4e:	f042 0202 	orrlt.w	r2, r2, #2
 800bd52:	9307      	strge	r3, [sp, #28]
 800bd54:	9307      	strlt	r3, [sp, #28]
 800bd56:	bfb8      	it	lt
 800bd58:	9204      	strlt	r2, [sp, #16]
 800bd5a:	7823      	ldrb	r3, [r4, #0]
 800bd5c:	2b2e      	cmp	r3, #46	; 0x2e
 800bd5e:	d10c      	bne.n	800bd7a <_vfiprintf_r+0x15a>
 800bd60:	7863      	ldrb	r3, [r4, #1]
 800bd62:	2b2a      	cmp	r3, #42	; 0x2a
 800bd64:	d134      	bne.n	800bdd0 <_vfiprintf_r+0x1b0>
 800bd66:	9b03      	ldr	r3, [sp, #12]
 800bd68:	1d1a      	adds	r2, r3, #4
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	9203      	str	r2, [sp, #12]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	bfb8      	it	lt
 800bd72:	f04f 33ff 	movlt.w	r3, #4294967295
 800bd76:	3402      	adds	r4, #2
 800bd78:	9305      	str	r3, [sp, #20]
 800bd7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800be50 <_vfiprintf_r+0x230>
 800bd7e:	7821      	ldrb	r1, [r4, #0]
 800bd80:	2203      	movs	r2, #3
 800bd82:	4650      	mov	r0, sl
 800bd84:	f7f4 fac4 	bl	8000310 <memchr>
 800bd88:	b138      	cbz	r0, 800bd9a <_vfiprintf_r+0x17a>
 800bd8a:	9b04      	ldr	r3, [sp, #16]
 800bd8c:	eba0 000a 	sub.w	r0, r0, sl
 800bd90:	2240      	movs	r2, #64	; 0x40
 800bd92:	4082      	lsls	r2, r0
 800bd94:	4313      	orrs	r3, r2
 800bd96:	3401      	adds	r4, #1
 800bd98:	9304      	str	r3, [sp, #16]
 800bd9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd9e:	4829      	ldr	r0, [pc, #164]	; (800be44 <_vfiprintf_r+0x224>)
 800bda0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bda4:	2206      	movs	r2, #6
 800bda6:	f7f4 fab3 	bl	8000310 <memchr>
 800bdaa:	2800      	cmp	r0, #0
 800bdac:	d03f      	beq.n	800be2e <_vfiprintf_r+0x20e>
 800bdae:	4b26      	ldr	r3, [pc, #152]	; (800be48 <_vfiprintf_r+0x228>)
 800bdb0:	bb1b      	cbnz	r3, 800bdfa <_vfiprintf_r+0x1da>
 800bdb2:	9b03      	ldr	r3, [sp, #12]
 800bdb4:	3307      	adds	r3, #7
 800bdb6:	f023 0307 	bic.w	r3, r3, #7
 800bdba:	3308      	adds	r3, #8
 800bdbc:	9303      	str	r3, [sp, #12]
 800bdbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdc0:	443b      	add	r3, r7
 800bdc2:	9309      	str	r3, [sp, #36]	; 0x24
 800bdc4:	e768      	b.n	800bc98 <_vfiprintf_r+0x78>
 800bdc6:	fb0c 3202 	mla	r2, ip, r2, r3
 800bdca:	460c      	mov	r4, r1
 800bdcc:	2001      	movs	r0, #1
 800bdce:	e7a6      	b.n	800bd1e <_vfiprintf_r+0xfe>
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	3401      	adds	r4, #1
 800bdd4:	9305      	str	r3, [sp, #20]
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	f04f 0c0a 	mov.w	ip, #10
 800bddc:	4620      	mov	r0, r4
 800bdde:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bde2:	3a30      	subs	r2, #48	; 0x30
 800bde4:	2a09      	cmp	r2, #9
 800bde6:	d903      	bls.n	800bdf0 <_vfiprintf_r+0x1d0>
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d0c6      	beq.n	800bd7a <_vfiprintf_r+0x15a>
 800bdec:	9105      	str	r1, [sp, #20]
 800bdee:	e7c4      	b.n	800bd7a <_vfiprintf_r+0x15a>
 800bdf0:	fb0c 2101 	mla	r1, ip, r1, r2
 800bdf4:	4604      	mov	r4, r0
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	e7f0      	b.n	800bddc <_vfiprintf_r+0x1bc>
 800bdfa:	ab03      	add	r3, sp, #12
 800bdfc:	9300      	str	r3, [sp, #0]
 800bdfe:	462a      	mov	r2, r5
 800be00:	4b12      	ldr	r3, [pc, #72]	; (800be4c <_vfiprintf_r+0x22c>)
 800be02:	a904      	add	r1, sp, #16
 800be04:	4630      	mov	r0, r6
 800be06:	f7fd fbeb 	bl	80095e0 <_printf_float>
 800be0a:	4607      	mov	r7, r0
 800be0c:	1c78      	adds	r0, r7, #1
 800be0e:	d1d6      	bne.n	800bdbe <_vfiprintf_r+0x19e>
 800be10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be12:	07d9      	lsls	r1, r3, #31
 800be14:	d405      	bmi.n	800be22 <_vfiprintf_r+0x202>
 800be16:	89ab      	ldrh	r3, [r5, #12]
 800be18:	059a      	lsls	r2, r3, #22
 800be1a:	d402      	bmi.n	800be22 <_vfiprintf_r+0x202>
 800be1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be1e:	f7fe f983 	bl	800a128 <__retarget_lock_release_recursive>
 800be22:	89ab      	ldrh	r3, [r5, #12]
 800be24:	065b      	lsls	r3, r3, #25
 800be26:	f53f af1d 	bmi.w	800bc64 <_vfiprintf_r+0x44>
 800be2a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800be2c:	e71c      	b.n	800bc68 <_vfiprintf_r+0x48>
 800be2e:	ab03      	add	r3, sp, #12
 800be30:	9300      	str	r3, [sp, #0]
 800be32:	462a      	mov	r2, r5
 800be34:	4b05      	ldr	r3, [pc, #20]	; (800be4c <_vfiprintf_r+0x22c>)
 800be36:	a904      	add	r1, sp, #16
 800be38:	4630      	mov	r0, r6
 800be3a:	f7fd fe59 	bl	8009af0 <_printf_i>
 800be3e:	e7e4      	b.n	800be0a <_vfiprintf_r+0x1ea>
 800be40:	0800c404 	.word	0x0800c404
 800be44:	0800c40e 	.word	0x0800c40e
 800be48:	080095e1 	.word	0x080095e1
 800be4c:	0800bbfd 	.word	0x0800bbfd
 800be50:	0800c40a 	.word	0x0800c40a

0800be54 <__swbuf_r>:
 800be54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be56:	460e      	mov	r6, r1
 800be58:	4614      	mov	r4, r2
 800be5a:	4605      	mov	r5, r0
 800be5c:	b118      	cbz	r0, 800be66 <__swbuf_r+0x12>
 800be5e:	6a03      	ldr	r3, [r0, #32]
 800be60:	b90b      	cbnz	r3, 800be66 <__swbuf_r+0x12>
 800be62:	f7fd fff3 	bl	8009e4c <__sinit>
 800be66:	69a3      	ldr	r3, [r4, #24]
 800be68:	60a3      	str	r3, [r4, #8]
 800be6a:	89a3      	ldrh	r3, [r4, #12]
 800be6c:	071a      	lsls	r2, r3, #28
 800be6e:	d525      	bpl.n	800bebc <__swbuf_r+0x68>
 800be70:	6923      	ldr	r3, [r4, #16]
 800be72:	b31b      	cbz	r3, 800bebc <__swbuf_r+0x68>
 800be74:	6823      	ldr	r3, [r4, #0]
 800be76:	6922      	ldr	r2, [r4, #16]
 800be78:	1a98      	subs	r0, r3, r2
 800be7a:	6963      	ldr	r3, [r4, #20]
 800be7c:	b2f6      	uxtb	r6, r6
 800be7e:	4283      	cmp	r3, r0
 800be80:	4637      	mov	r7, r6
 800be82:	dc04      	bgt.n	800be8e <__swbuf_r+0x3a>
 800be84:	4621      	mov	r1, r4
 800be86:	4628      	mov	r0, r5
 800be88:	f7ff fdac 	bl	800b9e4 <_fflush_r>
 800be8c:	b9e0      	cbnz	r0, 800bec8 <__swbuf_r+0x74>
 800be8e:	68a3      	ldr	r3, [r4, #8]
 800be90:	3b01      	subs	r3, #1
 800be92:	60a3      	str	r3, [r4, #8]
 800be94:	6823      	ldr	r3, [r4, #0]
 800be96:	1c5a      	adds	r2, r3, #1
 800be98:	6022      	str	r2, [r4, #0]
 800be9a:	701e      	strb	r6, [r3, #0]
 800be9c:	6962      	ldr	r2, [r4, #20]
 800be9e:	1c43      	adds	r3, r0, #1
 800bea0:	429a      	cmp	r2, r3
 800bea2:	d004      	beq.n	800beae <__swbuf_r+0x5a>
 800bea4:	89a3      	ldrh	r3, [r4, #12]
 800bea6:	07db      	lsls	r3, r3, #31
 800bea8:	d506      	bpl.n	800beb8 <__swbuf_r+0x64>
 800beaa:	2e0a      	cmp	r6, #10
 800beac:	d104      	bne.n	800beb8 <__swbuf_r+0x64>
 800beae:	4621      	mov	r1, r4
 800beb0:	4628      	mov	r0, r5
 800beb2:	f7ff fd97 	bl	800b9e4 <_fflush_r>
 800beb6:	b938      	cbnz	r0, 800bec8 <__swbuf_r+0x74>
 800beb8:	4638      	mov	r0, r7
 800beba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bebc:	4621      	mov	r1, r4
 800bebe:	4628      	mov	r0, r5
 800bec0:	f000 f806 	bl	800bed0 <__swsetup_r>
 800bec4:	2800      	cmp	r0, #0
 800bec6:	d0d5      	beq.n	800be74 <__swbuf_r+0x20>
 800bec8:	f04f 37ff 	mov.w	r7, #4294967295
 800becc:	e7f4      	b.n	800beb8 <__swbuf_r+0x64>
	...

0800bed0 <__swsetup_r>:
 800bed0:	b538      	push	{r3, r4, r5, lr}
 800bed2:	4b2a      	ldr	r3, [pc, #168]	; (800bf7c <__swsetup_r+0xac>)
 800bed4:	4605      	mov	r5, r0
 800bed6:	6818      	ldr	r0, [r3, #0]
 800bed8:	460c      	mov	r4, r1
 800beda:	b118      	cbz	r0, 800bee4 <__swsetup_r+0x14>
 800bedc:	6a03      	ldr	r3, [r0, #32]
 800bede:	b90b      	cbnz	r3, 800bee4 <__swsetup_r+0x14>
 800bee0:	f7fd ffb4 	bl	8009e4c <__sinit>
 800bee4:	89a3      	ldrh	r3, [r4, #12]
 800bee6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800beea:	0718      	lsls	r0, r3, #28
 800beec:	d422      	bmi.n	800bf34 <__swsetup_r+0x64>
 800beee:	06d9      	lsls	r1, r3, #27
 800bef0:	d407      	bmi.n	800bf02 <__swsetup_r+0x32>
 800bef2:	2309      	movs	r3, #9
 800bef4:	602b      	str	r3, [r5, #0]
 800bef6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800befa:	81a3      	strh	r3, [r4, #12]
 800befc:	f04f 30ff 	mov.w	r0, #4294967295
 800bf00:	e034      	b.n	800bf6c <__swsetup_r+0x9c>
 800bf02:	0758      	lsls	r0, r3, #29
 800bf04:	d512      	bpl.n	800bf2c <__swsetup_r+0x5c>
 800bf06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bf08:	b141      	cbz	r1, 800bf1c <__swsetup_r+0x4c>
 800bf0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bf0e:	4299      	cmp	r1, r3
 800bf10:	d002      	beq.n	800bf18 <__swsetup_r+0x48>
 800bf12:	4628      	mov	r0, r5
 800bf14:	f7fe ff0c 	bl	800ad30 <_free_r>
 800bf18:	2300      	movs	r3, #0
 800bf1a:	6363      	str	r3, [r4, #52]	; 0x34
 800bf1c:	89a3      	ldrh	r3, [r4, #12]
 800bf1e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bf22:	81a3      	strh	r3, [r4, #12]
 800bf24:	2300      	movs	r3, #0
 800bf26:	6063      	str	r3, [r4, #4]
 800bf28:	6923      	ldr	r3, [r4, #16]
 800bf2a:	6023      	str	r3, [r4, #0]
 800bf2c:	89a3      	ldrh	r3, [r4, #12]
 800bf2e:	f043 0308 	orr.w	r3, r3, #8
 800bf32:	81a3      	strh	r3, [r4, #12]
 800bf34:	6923      	ldr	r3, [r4, #16]
 800bf36:	b94b      	cbnz	r3, 800bf4c <__swsetup_r+0x7c>
 800bf38:	89a3      	ldrh	r3, [r4, #12]
 800bf3a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bf3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf42:	d003      	beq.n	800bf4c <__swsetup_r+0x7c>
 800bf44:	4621      	mov	r1, r4
 800bf46:	4628      	mov	r0, r5
 800bf48:	f000 f884 	bl	800c054 <__smakebuf_r>
 800bf4c:	89a0      	ldrh	r0, [r4, #12]
 800bf4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bf52:	f010 0301 	ands.w	r3, r0, #1
 800bf56:	d00a      	beq.n	800bf6e <__swsetup_r+0x9e>
 800bf58:	2300      	movs	r3, #0
 800bf5a:	60a3      	str	r3, [r4, #8]
 800bf5c:	6963      	ldr	r3, [r4, #20]
 800bf5e:	425b      	negs	r3, r3
 800bf60:	61a3      	str	r3, [r4, #24]
 800bf62:	6923      	ldr	r3, [r4, #16]
 800bf64:	b943      	cbnz	r3, 800bf78 <__swsetup_r+0xa8>
 800bf66:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bf6a:	d1c4      	bne.n	800bef6 <__swsetup_r+0x26>
 800bf6c:	bd38      	pop	{r3, r4, r5, pc}
 800bf6e:	0781      	lsls	r1, r0, #30
 800bf70:	bf58      	it	pl
 800bf72:	6963      	ldrpl	r3, [r4, #20]
 800bf74:	60a3      	str	r3, [r4, #8]
 800bf76:	e7f4      	b.n	800bf62 <__swsetup_r+0x92>
 800bf78:	2000      	movs	r0, #0
 800bf7a:	e7f7      	b.n	800bf6c <__swsetup_r+0x9c>
 800bf7c:	2400006c 	.word	0x2400006c

0800bf80 <_raise_r>:
 800bf80:	291f      	cmp	r1, #31
 800bf82:	b538      	push	{r3, r4, r5, lr}
 800bf84:	4604      	mov	r4, r0
 800bf86:	460d      	mov	r5, r1
 800bf88:	d904      	bls.n	800bf94 <_raise_r+0x14>
 800bf8a:	2316      	movs	r3, #22
 800bf8c:	6003      	str	r3, [r0, #0]
 800bf8e:	f04f 30ff 	mov.w	r0, #4294967295
 800bf92:	bd38      	pop	{r3, r4, r5, pc}
 800bf94:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800bf96:	b112      	cbz	r2, 800bf9e <_raise_r+0x1e>
 800bf98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bf9c:	b94b      	cbnz	r3, 800bfb2 <_raise_r+0x32>
 800bf9e:	4620      	mov	r0, r4
 800bfa0:	f000 f830 	bl	800c004 <_getpid_r>
 800bfa4:	462a      	mov	r2, r5
 800bfa6:	4601      	mov	r1, r0
 800bfa8:	4620      	mov	r0, r4
 800bfaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bfae:	f000 b817 	b.w	800bfe0 <_kill_r>
 800bfb2:	2b01      	cmp	r3, #1
 800bfb4:	d00a      	beq.n	800bfcc <_raise_r+0x4c>
 800bfb6:	1c59      	adds	r1, r3, #1
 800bfb8:	d103      	bne.n	800bfc2 <_raise_r+0x42>
 800bfba:	2316      	movs	r3, #22
 800bfbc:	6003      	str	r3, [r0, #0]
 800bfbe:	2001      	movs	r0, #1
 800bfc0:	e7e7      	b.n	800bf92 <_raise_r+0x12>
 800bfc2:	2400      	movs	r4, #0
 800bfc4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bfc8:	4628      	mov	r0, r5
 800bfca:	4798      	blx	r3
 800bfcc:	2000      	movs	r0, #0
 800bfce:	e7e0      	b.n	800bf92 <_raise_r+0x12>

0800bfd0 <raise>:
 800bfd0:	4b02      	ldr	r3, [pc, #8]	; (800bfdc <raise+0xc>)
 800bfd2:	4601      	mov	r1, r0
 800bfd4:	6818      	ldr	r0, [r3, #0]
 800bfd6:	f7ff bfd3 	b.w	800bf80 <_raise_r>
 800bfda:	bf00      	nop
 800bfdc:	2400006c 	.word	0x2400006c

0800bfe0 <_kill_r>:
 800bfe0:	b538      	push	{r3, r4, r5, lr}
 800bfe2:	4d07      	ldr	r5, [pc, #28]	; (800c000 <_kill_r+0x20>)
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	4604      	mov	r4, r0
 800bfe8:	4608      	mov	r0, r1
 800bfea:	4611      	mov	r1, r2
 800bfec:	602b      	str	r3, [r5, #0]
 800bfee:	f7f5 fb38 	bl	8001662 <_kill>
 800bff2:	1c43      	adds	r3, r0, #1
 800bff4:	d102      	bne.n	800bffc <_kill_r+0x1c>
 800bff6:	682b      	ldr	r3, [r5, #0]
 800bff8:	b103      	cbz	r3, 800bffc <_kill_r+0x1c>
 800bffa:	6023      	str	r3, [r4, #0]
 800bffc:	bd38      	pop	{r3, r4, r5, pc}
 800bffe:	bf00      	nop
 800c000:	24004508 	.word	0x24004508

0800c004 <_getpid_r>:
 800c004:	f7f5 bb25 	b.w	8001652 <_getpid>

0800c008 <__swhatbuf_r>:
 800c008:	b570      	push	{r4, r5, r6, lr}
 800c00a:	460c      	mov	r4, r1
 800c00c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c010:	2900      	cmp	r1, #0
 800c012:	b096      	sub	sp, #88	; 0x58
 800c014:	4615      	mov	r5, r2
 800c016:	461e      	mov	r6, r3
 800c018:	da0d      	bge.n	800c036 <__swhatbuf_r+0x2e>
 800c01a:	89a3      	ldrh	r3, [r4, #12]
 800c01c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c020:	f04f 0100 	mov.w	r1, #0
 800c024:	bf0c      	ite	eq
 800c026:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c02a:	2340      	movne	r3, #64	; 0x40
 800c02c:	2000      	movs	r0, #0
 800c02e:	6031      	str	r1, [r6, #0]
 800c030:	602b      	str	r3, [r5, #0]
 800c032:	b016      	add	sp, #88	; 0x58
 800c034:	bd70      	pop	{r4, r5, r6, pc}
 800c036:	466a      	mov	r2, sp
 800c038:	f000 f848 	bl	800c0cc <_fstat_r>
 800c03c:	2800      	cmp	r0, #0
 800c03e:	dbec      	blt.n	800c01a <__swhatbuf_r+0x12>
 800c040:	9901      	ldr	r1, [sp, #4]
 800c042:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c046:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c04a:	4259      	negs	r1, r3
 800c04c:	4159      	adcs	r1, r3
 800c04e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c052:	e7eb      	b.n	800c02c <__swhatbuf_r+0x24>

0800c054 <__smakebuf_r>:
 800c054:	898b      	ldrh	r3, [r1, #12]
 800c056:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c058:	079d      	lsls	r5, r3, #30
 800c05a:	4606      	mov	r6, r0
 800c05c:	460c      	mov	r4, r1
 800c05e:	d507      	bpl.n	800c070 <__smakebuf_r+0x1c>
 800c060:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c064:	6023      	str	r3, [r4, #0]
 800c066:	6123      	str	r3, [r4, #16]
 800c068:	2301      	movs	r3, #1
 800c06a:	6163      	str	r3, [r4, #20]
 800c06c:	b002      	add	sp, #8
 800c06e:	bd70      	pop	{r4, r5, r6, pc}
 800c070:	ab01      	add	r3, sp, #4
 800c072:	466a      	mov	r2, sp
 800c074:	f7ff ffc8 	bl	800c008 <__swhatbuf_r>
 800c078:	9900      	ldr	r1, [sp, #0]
 800c07a:	4605      	mov	r5, r0
 800c07c:	4630      	mov	r0, r6
 800c07e:	f7fe fecb 	bl	800ae18 <_malloc_r>
 800c082:	b948      	cbnz	r0, 800c098 <__smakebuf_r+0x44>
 800c084:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c088:	059a      	lsls	r2, r3, #22
 800c08a:	d4ef      	bmi.n	800c06c <__smakebuf_r+0x18>
 800c08c:	f023 0303 	bic.w	r3, r3, #3
 800c090:	f043 0302 	orr.w	r3, r3, #2
 800c094:	81a3      	strh	r3, [r4, #12]
 800c096:	e7e3      	b.n	800c060 <__smakebuf_r+0xc>
 800c098:	89a3      	ldrh	r3, [r4, #12]
 800c09a:	6020      	str	r0, [r4, #0]
 800c09c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0a0:	81a3      	strh	r3, [r4, #12]
 800c0a2:	9b00      	ldr	r3, [sp, #0]
 800c0a4:	6163      	str	r3, [r4, #20]
 800c0a6:	9b01      	ldr	r3, [sp, #4]
 800c0a8:	6120      	str	r0, [r4, #16]
 800c0aa:	b15b      	cbz	r3, 800c0c4 <__smakebuf_r+0x70>
 800c0ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0b0:	4630      	mov	r0, r6
 800c0b2:	f000 f81d 	bl	800c0f0 <_isatty_r>
 800c0b6:	b128      	cbz	r0, 800c0c4 <__smakebuf_r+0x70>
 800c0b8:	89a3      	ldrh	r3, [r4, #12]
 800c0ba:	f023 0303 	bic.w	r3, r3, #3
 800c0be:	f043 0301 	orr.w	r3, r3, #1
 800c0c2:	81a3      	strh	r3, [r4, #12]
 800c0c4:	89a3      	ldrh	r3, [r4, #12]
 800c0c6:	431d      	orrs	r5, r3
 800c0c8:	81a5      	strh	r5, [r4, #12]
 800c0ca:	e7cf      	b.n	800c06c <__smakebuf_r+0x18>

0800c0cc <_fstat_r>:
 800c0cc:	b538      	push	{r3, r4, r5, lr}
 800c0ce:	4d07      	ldr	r5, [pc, #28]	; (800c0ec <_fstat_r+0x20>)
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	4604      	mov	r4, r0
 800c0d4:	4608      	mov	r0, r1
 800c0d6:	4611      	mov	r1, r2
 800c0d8:	602b      	str	r3, [r5, #0]
 800c0da:	f7f5 fb21 	bl	8001720 <_fstat>
 800c0de:	1c43      	adds	r3, r0, #1
 800c0e0:	d102      	bne.n	800c0e8 <_fstat_r+0x1c>
 800c0e2:	682b      	ldr	r3, [r5, #0]
 800c0e4:	b103      	cbz	r3, 800c0e8 <_fstat_r+0x1c>
 800c0e6:	6023      	str	r3, [r4, #0]
 800c0e8:	bd38      	pop	{r3, r4, r5, pc}
 800c0ea:	bf00      	nop
 800c0ec:	24004508 	.word	0x24004508

0800c0f0 <_isatty_r>:
 800c0f0:	b538      	push	{r3, r4, r5, lr}
 800c0f2:	4d06      	ldr	r5, [pc, #24]	; (800c10c <_isatty_r+0x1c>)
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	4604      	mov	r4, r0
 800c0f8:	4608      	mov	r0, r1
 800c0fa:	602b      	str	r3, [r5, #0]
 800c0fc:	f7f5 fb20 	bl	8001740 <_isatty>
 800c100:	1c43      	adds	r3, r0, #1
 800c102:	d102      	bne.n	800c10a <_isatty_r+0x1a>
 800c104:	682b      	ldr	r3, [r5, #0]
 800c106:	b103      	cbz	r3, 800c10a <_isatty_r+0x1a>
 800c108:	6023      	str	r3, [r4, #0]
 800c10a:	bd38      	pop	{r3, r4, r5, pc}
 800c10c:	24004508 	.word	0x24004508

0800c110 <_init>:
 800c110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c112:	bf00      	nop
 800c114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c116:	bc08      	pop	{r3}
 800c118:	469e      	mov	lr, r3
 800c11a:	4770      	bx	lr

0800c11c <_fini>:
 800c11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c11e:	bf00      	nop
 800c120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c122:	bc08      	pop	{r3}
 800c124:	469e      	mov	lr, r3
 800c126:	4770      	bx	lr
