Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri May 23 11:14:46 2025
| Host         : vid-Legion-5-15ACH6H running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1001 |
|    Minimum number of control sets                        |   951 |
|    Addition due to synthesis replication                 |    50 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3131 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1001 |
| >= 0 to < 4        |   175 |
| >= 4 to < 6        |   207 |
| >= 6 to < 8        |   107 |
| >= 8 to < 10       |   111 |
| >= 10 to < 12      |    29 |
| >= 12 to < 14      |    63 |
| >= 14 to < 16      |     9 |
| >= 16              |   300 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4680 |         1516 |
| No           | No                    | Yes                    |             242 |           82 |
| No           | Yes                   | No                     |            2275 |          969 |
| Yes          | No                    | No                     |            5356 |         1260 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            7365 |         2047 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                         Clock Signal                                        |                                                                                                                                         Enable Signal                                                                                                                                        |                                                                                               Set/Reset Signal                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                                         |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                        |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                    |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                                                                           |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                   |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
| ~system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                    | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                              | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                                                           |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                               |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                    | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_fpu_i_reg_0                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                         |                                                                                                                                                                                                                                                                                              | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                          |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                                            |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                                            |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[3]_i_1_n_0                                                                                                                                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                                                              |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                                                              |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                                                              |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[0]                                                                                                                                                             |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[3]_i_1_n_0                                                                                                                                                                             | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                                            |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_3[0]                                                                                                                                                                    |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                                                              |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                                            |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                         |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[4]_i_1_n_0                                                                                                                                                                             | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                                    |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                         |                2 |              3 |         1.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[4]_i_1_n_0                                                                                                                                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                                    |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                                    |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                             | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                         |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/FSM_sequential_cal2_state_r[3]_i_1_n_0                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              4 |         1.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[0]                                                                                                                                                             |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                       | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                          | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                         |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                           |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[3]_i_1_n_0                                                                                                                                                                          | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                       | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                                | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                       | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                          |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                     |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                     |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a[3]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                       | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                              |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                                                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1_n_0                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                                 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                         |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                                | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                                | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                            |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                          | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                                    | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                             | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[3]_i_1_n_0                                                                                                                                                                          | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                             | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                                 | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                                 | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              4 |         1.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                        |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                               | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                         |                                                                                                                                                                                                                                                                                              | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              4 |         1.33 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                         | system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                              | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                    | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                  |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                      |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                      | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              4 |         1.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                                    | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                  | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                               | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              4 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sel                                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              4 |         1.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                          | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              4 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                      |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                  | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                    | system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                                         | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                          |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                                   | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                                 | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[3]_i_1_n_0                                                                                                                                                                          | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0                           |                2 |              4 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                       | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              5 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                5 |              5 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                             |                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                              |                3 |              5 |         1.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                              | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                                            | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                                | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              5 |         1.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                                | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r_reg_1[0]                                                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                            |                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              5 |         1.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                       |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                5 |              5 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_5[0]                                                                                                    |                3 |              5 |         1.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                                | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[0].FDRE_I/Use_Async_Reset.sync_reset_reg                                  |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                                            | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[4]_i_1__3_n_0                                                                                             | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                   |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              5 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                  | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst/E[0]                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                3 |              5 |         1.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                            | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                1 |              5 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                          |                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              5 |         1.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                          |                3 |              5 |         1.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                                | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                        |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                                                                       | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                                                  | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                          |                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              5 |         1.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                            |                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              5 |         1.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                3 |              5 |         1.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                                                                   | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                5 |              5 |         1.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                                                                      |                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              6 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                 | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              6 |         2.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                    | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                                                                                                          |                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                                | system_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |              6 |         1.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                          |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              6 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                             |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                          |                3 |              6 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              6 |         6.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                    | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                                        |                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                5 |              6 |         1.20 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                 | system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                                | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                              |                3 |              6 |         2.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                    | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                                          |                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2                                                                                                                                                                                  |                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                    |                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                                                                         | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                       |                4 |              6 |         1.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | system_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                |                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Using_DCache.Using_WriteBack.DCache_wb_I1/writing_out_data_hold                                                                                                  |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                             | system_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                     |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |              6 |         1.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                 | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | system_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                 |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                            | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              6 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              6 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                                                                                                         | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[3]                                                                                                                                         | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[3]                                                                                                                                         | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                                                                         | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                                                                                                         | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |              6 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                |                5 |              6 |         1.20 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                    |                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                4 |              6 |         1.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                             |                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              6 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                           |                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                4 |              6 |         1.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[5]_i_1_n_0                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              6 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                     | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                               |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                                | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.last_outstanding_write                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                           |                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                    |                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              6 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                5 |              6 |         1.20 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                            | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                1 |              6 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                | system_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              6 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                                                             | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                          |                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                  |                2 |              7 |         3.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                                | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                              |                3 |              7 |         2.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                          |                2 |              7 |         3.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                               |                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                               |                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                       |                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                                 | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                                    | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                4 |              8 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                                                                                                               | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                      | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                             | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                                                                                                               | system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                              | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/E[0]                                                                                                                                                                    |                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                       |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                                      |                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                              | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                             | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              8 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                    |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                              |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                    | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                    |                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                                        |                                                                                                                                                                                                             |                7 |              8 |         1.14 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                         | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                         | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_2[0]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                                 | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                       |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/cacheline_cnt_reg[2]_1[0]                                                          |                4 |              8 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_35__0_0[0]                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                4 |              8 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                       |                2 |              8 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/SR[0]                                                                                       |                4 |              8 |         2.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                              | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/EX_FPU_Op_reg[22]_0                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                2 |              8 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                           |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                             | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                           |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                         |                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                5 |              9 |         1.80 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                               | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                2 |              9 |         4.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              9 |         4.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                          | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                              |                2 |              9 |         4.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                         | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                       |                4 |              9 |         2.25 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                5 |              9 |         1.80 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                  | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                           |                3 |              9 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                5 |              9 |         1.80 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                5 |              9 |         1.80 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                         | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                4 |              9 |         2.25 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                6 |              9 |         1.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                6 |              9 |         1.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                               | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[1]                                                                                                                                                                    |                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[2]                                                                                                                                                                    |                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                                                                                                                    |                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2                                                                                                                                                                       | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                               |                2 |              9 |         4.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                    |                3 |              9 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                               | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                2 |              9 |         4.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                          | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                              |                2 |              9 |         4.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              9 |         2.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              9 |         4.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                            | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                4 |              9 |         2.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              9 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                5 |              9 |         1.80 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                5 |              9 |         1.80 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                       |                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                          | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                              |                2 |              9 |         4.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                5 |              9 |         1.80 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             10 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             10 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                                 | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                4 |             10 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/in00                                                                                                              |                4 |             10 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                           |                3 |             10 |         3.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                                 | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                       |                4 |             10 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                3 |             10 |         3.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                3 |             10 |         3.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |             10 |         3.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |             10 |         3.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |             10 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |             10 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |             10 |         3.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_clearing0                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/SR[0]                                                                    |                2 |             10 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |             10 |         3.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |             10 |         3.33 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                    | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                              |                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |         3.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |             11 |         2.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                    |                4 |             11 |         2.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |                4 |             11 |         2.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                6 |             11 |         1.83 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/cacheline_cnt_reg[2]_2[0]                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                5 |             11 |         2.20 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             11 |         3.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                   | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             11 |         3.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                               | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                            | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                               | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                            | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                               | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                            | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                5 |             12 |         2.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                           |                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                                             | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                           | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                                         | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                5 |             12 |         2.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                               | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                5 |             12 |         2.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |             12 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                                            | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                6 |             12 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                5 |             12 |         2.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                5 |             12 |         2.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                           | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                5 |             12 |         2.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                           | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                5 |             12 |         2.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                            | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                                                        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                2 |             12 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                    |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                3 |             12 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                             |               12 |             12 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                                         | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                               | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                5 |             12 |         2.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                               | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                               | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                               | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                           | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                5 |             12 |         2.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                5 |             12 |         2.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             13 |         3.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |             13 |         4.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                4 |             13 |         3.25 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                3 |             13 |         4.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                                                        | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                4 |             13 |         3.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                5 |             13 |         2.60 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                4 |             13 |         3.25 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                5 |             13 |         2.60 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                7 |             13 |         1.86 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                8 |             14 |         1.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                            |                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[0]                                                                     |                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                6 |             14 |         2.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                5 |             15 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                                                        | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                |                3 |             15 |         5.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                             |                                                                                                                                                                                                             |                6 |             15 |         2.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                                    |                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                8 |             15 |         1.88 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                5 |             16 |         3.20 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               10 |             16 |         1.60 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |         5.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                          |                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_10[0]                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                5 |             16 |         3.20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                       |                7 |             16 |         2.29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                7 |             17 |         2.43 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                    |                5 |             19 |         3.80 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                |                9 |             19 |         2.11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                                                           |                6 |             21 |         3.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                7 |             21 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                9 |             21 |         2.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_8                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7]_1                                                   |                4 |             23 |         5.75 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                    |                                                                                                                                                                                                                                                                                              | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                         |                5 |             23 |         4.60 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_12                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/SR[0]                                                                                       |                4 |             23 |         5.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_10                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/SR[0]                                                                                       |                5 |             23 |         4.60 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_13                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/SR[0]                                                                                       |                4 |             23 |         5.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_1                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                4 |             23 |         5.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/E[0]                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                5 |             23 |         4.60 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7][0]_i_2__0_n_0                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/SR[0]                                                                                       |                4 |             23 |         5.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                            |                                                                                                                                                                                                             |                4 |             23 |         5.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_14                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/SR[0]                                                                                       |                4 |             23 |         5.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_11                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/SR[0]                                                                                       |                4 |             23 |         5.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_15                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/SR[0]                                                                                       |                3 |             23 |         7.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_2                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7]_1                                                   |                3 |             23 |         7.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_16                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/SR[0]                                                                                       |                4 |             23 |         5.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/Using_Perf_3.tag_hit_comparator2_mux/E[0]                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                4 |             23 |         5.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7][0]_i_2_n_0                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7]_1                                                   |                3 |             23 |         7.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_7                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7]_1                                                   |                4 |             23 |         5.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_5                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7]_1                                                   |                6 |             23 |         3.83 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_6                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7]_1                                                   |                4 |             23 |         5.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                6 |             23 |         3.83 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_3                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7]_1                                                   |                4 |             23 |         5.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_4                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7]_1                                                   |                4 |             23 |         5.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                8 |             24 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                       |                8 |             24 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                       | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                8 |             24 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                   | system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                8 |             24 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                  | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                8 |             24 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[0]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                  | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |               10 |             24 |         2.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                 |                6 |             24 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                  | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                9 |             24 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                       | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                8 |             24 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                9 |             24 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                         | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                9 |             24 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                         | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                8 |             24 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                9 |             24 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                8 |             24 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                                                |                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                       | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                7 |             24 |         3.43 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                  | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                9 |             24 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                8 |             24 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                   | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                9 |             24 |         2.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               14 |             24 |         1.71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                7 |             24 |         3.43 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               17 |             25 |         1.47 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                8 |             26 |         3.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               15 |             26 |         1.73 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                7 |             26 |         3.71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               10 |             26 |         2.60 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               16 |             26 |         1.62 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                                                                           |               11 |             26 |         2.36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                             |                8 |             27 |         3.38 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                             |                6 |             27 |         4.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                7 |             27 |         3.86 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                         |                9 |             27 |         3.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                             |                7 |             27 |         3.86 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                         |                                                                                                                                                                                                             |                6 |             27 |         4.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                             |               10 |             27 |         2.70 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |               15 |             27 |         1.80 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                |               12 |             27 |         2.25 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |               12 |             27 |         2.25 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                    |                7 |             28 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               15 |             29 |         1.93 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_write_delayslot_next                                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                7 |             30 |         4.29 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/E[0]                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |               13 |             30 |         2.31 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |               17 |             30 |         1.76 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                7 |             31 |         4.43 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                    |               12 |             31 |         2.58 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                9 |             31 |         3.44 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5[1]_i_1_n_0                                                            |               13 |             31 |         2.38 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.clear_stream_cache_hold_reg_1[0]                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                6 |             31 |         5.17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               12 |             31 |         2.58 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                                      | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                    |                4 |             32 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                                            | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                    |                5 |             32 |         6.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                    |               10 |             32 |         3.20 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                9 |             32 |         3.56 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                         | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |               32 |             32 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                    |                9 |             32 |         3.56 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                      | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                       |                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                            |                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                                      |                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/current_read_info_reg[write_miss]_0[0]                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |               11 |             32 |         2.91 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                      | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                |                9 |             32 |         3.56 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                                      |                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/p_100_in                                                                                                                      |                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                      |               10 |             32 |         3.20 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                            |                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                      |               12 |             32 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                |                9 |             32 |         3.56 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1136]_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1136]_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_7                                                                                                                                                           |                                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                6 |             32 |         5.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                                             |                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                                         |                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                       |                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/SR[0]                                                     |               11 |             32 |         2.91 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                            |                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                                                                          |                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                           |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                            |                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                                                          |                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                                                          |                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                                                                          |                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               11 |             33 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                    |                7 |             33 |         4.71 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[0]                                                                                                    |                9 |             33 |         3.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                9 |             33 |         3.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               12 |             33 |         2.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |               12 |             33 |         2.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Flt_Exp_40                                                                         |                9 |             33 |         3.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                       |                                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |               13 |             33 |         2.54 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                             |                                                                                                                                                                                                             |               12 |             34 |         2.83 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/SR[0]                                                                                  |               10 |             35 |         3.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                       |                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                      |                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[word_in_line]0                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |               12 |             36 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                      |                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                  |                9 |             36 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                7 |             37 |         5.29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                |                                                                                                                                                                                                             |                9 |             37 |         4.11 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                                                |                                                                                                                                                                                                             |               10 |             37 |         3.70 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                             |                7 |             37 |         5.29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                7 |             37 |         5.29 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                          |                                                                                                                                                                                                             |                6 |             38 |         6.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                             |                7 |             38 |         5.43 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                             |                6 |             38 |         6.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                             |               10 |             38 |         3.80 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                                           |                                                                                                                                                                                                             |                6 |             38 |         6.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                          |                                                                                                                                                                                                             |                7 |             38 |         5.43 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                                           |                                                                                                                                                                                                             |                6 |             38 |         6.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                             |                7 |             38 |         5.43 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                              |                                                                                                                                                                                                             |                8 |             38 |         4.75 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                             |                7 |             39 |         5.57 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                          |                                                                                                                                                                                                             |                6 |             39 |         6.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                                           |                                                                                                                                                                                                             |                6 |             39 |         6.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                             |               10 |             39 |         3.90 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                             |               10 |             39 |         3.90 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                          |                                                                                                                                                                                                             |                7 |             39 |         5.57 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                                           |                                                                                                                                                                                                             |                8 |             39 |         4.88 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                              |                                                                                                                                                                                                             |                9 |             39 |         4.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                               |                                                                                                                                                                                                             |               11 |             39 |         3.55 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                             |                9 |             40 |         4.44 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |                5 |             40 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                             |                7 |             40 |         5.71 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |                5 |             40 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/write_req_granted                                                                                                                                                   |                                                                                                                                                                                                             |                7 |             41 |         5.86 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                             |                7 |             42 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                             |                7 |             42 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               14 |             43 |         3.07 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               20 |             43 |         2.15 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/cacheline_cnt_reg[2]_1[0]                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |               11 |             44 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Victim_Cache.victim_valid_old_data_reg                                                                         |                                                                                                                                                                                                             |               11 |             44 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_valid_old_data                                                                                                                                                                  |                                                                                                                                                                                                             |               11 |             44 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                             |               12 |             44 |         3.67 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                                                                                             |                                                                                                                                                                                                             |               12 |             44 |         3.67 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               31 |             44 |         1.42 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                          |                                                                                                                                                                                                             |                9 |             46 |         5.11 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                                           |                                                                                                                                                                                                             |                8 |             46 |         5.75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               14 |             46 |         3.29 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                             |               12 |             46 |         3.83 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                             |               10 |             46 |         4.60 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                    | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                             |               14 |             47 |         3.36 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                          |                                                                                                                                                                                                             |                8 |             48 |         6.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               12 |             48 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                                           |                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               14 |             48 |         3.43 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                             |               12 |             48 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                             |               11 |             51 |         4.64 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                                                                                                |                                                                                                                                                                                                             |               12 |             51 |         4.25 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                                                                                                |                                                                                                                                                                                                             |               14 |             53 |         3.79 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                             |               12 |             53 |         4.42 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/IF_PC_Write                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |               14 |             54 |         3.86 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               10 |             54 |         5.40 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                             |               13 |             58 |         4.46 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               20 |             59 |         2.95 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                             |                8 |             60 |         7.50 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_1[0]                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |               21 |             60 |         2.86 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                 |               28 |             63 |         2.25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                  |                                                                                                                                                                                                             |                8 |             64 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           |                                                                                                                                                                                                             |               15 |             64 |         4.27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                  |                                                                                                                                                                                                             |               16 |             64 |         4.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                           |                                                                                                                                                                                                             |               18 |             64 |         3.56 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                |                                                                                                                                                                                                             |                8 |             64 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               13 |             65 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               13 |             65 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               15 |             71 |         4.73 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               12 |             71 |         5.92 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               13 |             71 |         5.46 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               13 |             71 |         5.46 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                       |                                                                                                                                                                                                             |               11 |             79 |         7.18 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |               10 |             80 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |               10 |             80 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |               10 |             80 |         8.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                    |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                             |               25 |             84 |         3.36 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |               11 |             88 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |               11 |             88 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |               11 |             88 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |               11 |             88 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                       |                                                                                                                                                                                                             |               11 |             88 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] |                                                                                                                                                                                                             |               11 |             88 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                             |               11 |             88 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                                                  |                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                                                          |                                                                                                                                                                                                             |               16 |            128 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                 |                                                                                                                                                                                                             |               33 |            128 |         3.88 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                       |                                                                                                                                                                                                             |               43 |            128 |         2.98 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                             |               21 |            129 |         6.14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                       |                                                                                                                                                                                                             |               19 |            129 |         6.79 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               25 |            138 |         5.52 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               25 |            138 |         5.52 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               26 |            139 |         5.35 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               26 |            139 |         5.35 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                               |                                                                                                                                                                                                             |               37 |            144 |         3.89 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               28 |            144 |         5.14 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               27 |            144 |         5.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0                                                                                                                                                                               |                                                                                                                                                                                                             |               45 |            144 |         3.20 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               18 |            144 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               34 |            144 |         4.24 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                 | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               27 |            144 |         5.33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                       |                                                                                                                                                                                                             |               30 |            144 |         4.80 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                             |               25 |            144 |         5.76 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               41 |            150 |         3.66 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               28 |            155 |         5.54 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               28 |            155 |         5.54 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               32 |            157 |         4.91 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               31 |            157 |         5.06 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                                            |                                                                                                                                                                                                             |               22 |            176 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               23 |            184 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               23 |            184 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               24 |            192 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                        |                                                                                                                                                                                                             |               24 |            192 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               24 |            192 |         8.00 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               25 |            196 |         7.84 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               25 |            196 |         7.84 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               25 |            196 |         7.84 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               25 |            196 |         7.84 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               25 |            200 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               26 |            208 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               26 |            208 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               28 |            218 |         7.79 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                             |               28 |            218 |         7.79 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |               85 |            255 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |               96 |            259 |         2.70 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |              215 |            548 |         2.55 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                             |              621 |           2055 |         3.31 |
|  system_i/clk_wiz_1/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                             |              876 |           2596 |         2.96 |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


