12:18:27 INFO  : Registering command handlers for SDK TCF services
12:18:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\temp_xsdb_launch_script.tcl
12:18:31 INFO  : XSCT server has started successfully.
12:18:31 INFO  : Successfully done setting XSCT server connection channel  
12:18:31 INFO  : Successfully done setting SDK workspace  
12:18:31 INFO  : Processing command line option -hwspec C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper.hdf.
12:20:39 INFO  : Refreshed build settings on project ece315lab4
14:53:42 INFO  : Registering command handlers for SDK TCF services
14:53:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\temp_xsdb_launch_script.tcl
14:53:50 INFO  : XSCT server has started successfully.
14:53:50 INFO  : Successfully done setting XSCT server connection channel  
14:53:50 INFO  : Successfully done setting SDK workspace  
14:53:50 INFO  : Processing command line option -hwspec C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper.hdf.
14:53:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:56:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
14:56:42 INFO  : 'jtag frequency' command is executed.
14:56:42 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:42 INFO  : Context for 'APU' is selected.
14:56:42 INFO  : System reset is completed.
14:56:45 INFO  : 'after 3000' command is executed.
14:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
14:56:47 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:48 INFO  : Context for 'APU' is selected.
14:56:48 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:48 INFO  : Context for 'APU' is selected.
14:56:49 INFO  : 'ps7_init' command is executed.
14:56:49 INFO  : 'ps7_post_config' command is executed.
14:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:50 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:50 INFO  : Memory regions updated for context APU
14:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:50 INFO  : 'con' command is executed.
14:56:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

14:56:50 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
15:02:31 INFO  : Disconnected from the channel tcfchan#1.
15:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
15:02:33 INFO  : 'jtag frequency' command is executed.
15:02:33 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:33 INFO  : Context for 'APU' is selected.
15:02:33 INFO  : System reset is completed.
15:02:36 INFO  : 'after 3000' command is executed.
15:02:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
15:02:38 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:02:38 INFO  : Context for 'APU' is selected.
15:02:42 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:02:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:42 INFO  : Context for 'APU' is selected.
15:02:43 INFO  : 'ps7_init' command is executed.
15:02:43 INFO  : 'ps7_post_config' command is executed.
15:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:44 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:44 INFO  : Memory regions updated for context APU
15:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:45 INFO  : 'con' command is executed.
15:02:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

15:02:45 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
15:18:00 INFO  : Disconnected from the channel tcfchan#2.
15:18:14 INFO  : Registering command handlers for SDK TCF services
15:18:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\temp_xsdb_launch_script.tcl
15:18:18 INFO  : XSCT server has started successfully.
15:18:19 INFO  : Successfully done setting XSCT server connection channel  
15:18:19 INFO  : Successfully done setting SDK workspace  
15:18:19 INFO  : Processing command line option -hwspec C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper.hdf.
15:18:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
15:55:52 INFO  : 'jtag frequency' command is executed.
15:55:52 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:52 INFO  : Context for 'APU' is selected.
15:55:53 INFO  : System reset is completed.
15:55:56 INFO  : 'after 3000' command is executed.
15:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
15:55:57 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:55:57 INFO  : Context for 'APU' is selected.
15:55:57 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:55:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:57 INFO  : Context for 'APU' is selected.
15:55:58 INFO  : 'ps7_init' command is executed.
15:55:58 INFO  : 'ps7_post_config' command is executed.
15:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:58 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:58 INFO  : Memory regions updated for context APU
15:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:59 INFO  : 'con' command is executed.
15:55:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

15:55:59 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
15:59:52 INFO  : Disconnected from the channel tcfchan#1.
15:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:00:00 INFO  : 'jtag frequency' command is executed.
16:00:00 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:00 INFO  : Context for 'APU' is selected.
16:00:00 INFO  : System reset is completed.
16:00:03 INFO  : 'after 3000' command is executed.
16:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:00:04 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:00:05 INFO  : Context for 'APU' is selected.
16:00:07 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:00:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:07 INFO  : Context for 'APU' is selected.
16:00:07 INFO  : 'ps7_init' command is executed.
16:00:07 INFO  : 'ps7_post_config' command is executed.
16:00:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:08 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:08 INFO  : Memory regions updated for context APU
16:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:08 INFO  : 'con' command is executed.
16:00:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:00:08 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:00:24 INFO  : Disconnected from the channel tcfchan#2.
16:00:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:00:25 INFO  : 'jtag frequency' command is executed.
16:00:25 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:25 INFO  : Context for 'APU' is selected.
16:00:25 INFO  : System reset is completed.
16:00:28 INFO  : 'after 3000' command is executed.
16:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:00:30 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:00:30 INFO  : Context for 'APU' is selected.
16:00:32 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:00:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:32 INFO  : Context for 'APU' is selected.
16:00:32 INFO  : 'ps7_init' command is executed.
16:00:32 INFO  : 'ps7_post_config' command is executed.
16:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:32 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:33 INFO  : Memory regions updated for context APU
16:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:33 INFO  : 'con' command is executed.
16:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:00:33 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:00:55 INFO  : Disconnected from the channel tcfchan#3.
16:00:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:00:56 INFO  : 'jtag frequency' command is executed.
16:00:56 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:56 INFO  : Context for 'APU' is selected.
16:00:56 INFO  : System reset is completed.
16:00:59 INFO  : 'after 3000' command is executed.
16:00:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:01:01 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:01:01 INFO  : Context for 'APU' is selected.
16:01:02 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:01:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:03 INFO  : Context for 'APU' is selected.
16:01:03 INFO  : 'ps7_init' command is executed.
16:01:03 INFO  : 'ps7_post_config' command is executed.
16:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:03 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:03 INFO  : Memory regions updated for context APU
16:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:03 INFO  : 'con' command is executed.
16:01:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:01:03 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:02:18 INFO  : Disconnected from the channel tcfchan#4.
16:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:02:19 INFO  : 'jtag frequency' command is executed.
16:02:19 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:19 INFO  : Context for 'APU' is selected.
16:02:19 INFO  : System reset is completed.
16:02:22 INFO  : 'after 3000' command is executed.
16:02:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:02:24 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:02:24 INFO  : Context for 'APU' is selected.
16:02:26 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:26 INFO  : Context for 'APU' is selected.
16:02:26 INFO  : 'ps7_init' command is executed.
16:02:26 INFO  : 'ps7_post_config' command is executed.
16:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:26 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:27 INFO  : Memory regions updated for context APU
16:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:27 INFO  : 'con' command is executed.
16:02:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:02:27 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:04:53 INFO  : Disconnected from the channel tcfchan#5.
16:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:04:54 INFO  : 'jtag frequency' command is executed.
16:04:54 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:04:54 INFO  : Context for 'APU' is selected.
16:04:54 INFO  : System reset is completed.
16:04:57 INFO  : 'after 3000' command is executed.
16:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:04:58 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:04:59 INFO  : Context for 'APU' is selected.
16:05:01 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:05:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:01 INFO  : Context for 'APU' is selected.
16:05:02 INFO  : 'ps7_init' command is executed.
16:05:02 INFO  : 'ps7_post_config' command is executed.
16:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:02 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:02 INFO  : Memory regions updated for context APU
16:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:02 INFO  : 'con' command is executed.
16:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:05:02 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:16:07 INFO  : Disconnected from the channel tcfchan#6.
16:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:16:09 INFO  : 'jtag frequency' command is executed.
16:16:09 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:09 INFO  : Context for 'APU' is selected.
16:16:09 INFO  : System reset is completed.
16:16:12 INFO  : 'after 3000' command is executed.
16:16:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:16:13 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:16:13 INFO  : Context for 'APU' is selected.
16:16:15 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:16:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:15 INFO  : Context for 'APU' is selected.
16:16:16 INFO  : 'ps7_init' command is executed.
16:16:16 INFO  : 'ps7_post_config' command is executed.
16:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:16 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:16 INFO  : Memory regions updated for context APU
16:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:16 INFO  : 'con' command is executed.
16:16:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:16:16 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:19:52 INFO  : Disconnected from the channel tcfchan#7.
16:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:19:53 INFO  : 'jtag frequency' command is executed.
16:19:54 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:54 INFO  : Context for 'APU' is selected.
16:19:54 INFO  : System reset is completed.
16:19:57 INFO  : 'after 3000' command is executed.
16:19:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:19:58 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:19:58 INFO  : Context for 'APU' is selected.
16:20:00 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:20:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:00 INFO  : Context for 'APU' is selected.
16:20:01 INFO  : 'ps7_init' command is executed.
16:20:01 INFO  : 'ps7_post_config' command is executed.
16:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:01 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:01 INFO  : Memory regions updated for context APU
16:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:01 INFO  : 'con' command is executed.
16:20:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:20:01 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:21:07 INFO  : Disconnected from the channel tcfchan#8.
16:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:21:08 INFO  : 'jtag frequency' command is executed.
16:21:08 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:08 INFO  : Context for 'APU' is selected.
16:21:09 INFO  : System reset is completed.
16:21:12 INFO  : 'after 3000' command is executed.
16:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:21:13 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:21:13 INFO  : Context for 'APU' is selected.
16:21:15 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:21:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:15 INFO  : Context for 'APU' is selected.
16:21:16 INFO  : 'ps7_init' command is executed.
16:21:16 INFO  : 'ps7_post_config' command is executed.
16:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:16 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:16 INFO  : Memory regions updated for context APU
16:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:17 INFO  : 'con' command is executed.
16:21:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:21:17 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:22:09 INFO  : Disconnected from the channel tcfchan#9.
16:22:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:22:10 INFO  : 'jtag frequency' command is executed.
16:22:10 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:10 INFO  : Context for 'APU' is selected.
16:22:10 INFO  : System reset is completed.
16:22:13 INFO  : 'after 3000' command is executed.
16:22:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:22:15 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:22:15 INFO  : Context for 'APU' is selected.
16:22:17 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:22:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:17 INFO  : Context for 'APU' is selected.
16:22:18 INFO  : 'ps7_init' command is executed.
16:22:18 INFO  : 'ps7_post_config' command is executed.
16:22:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:18 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:18 INFO  : Memory regions updated for context APU
16:22:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:18 INFO  : 'con' command is executed.
16:22:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:22:18 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:31:35 INFO  : Disconnected from the channel tcfchan#10.
16:31:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:31:36 INFO  : 'jtag frequency' command is executed.
16:31:36 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:36 INFO  : Context for 'APU' is selected.
16:31:36 INFO  : System reset is completed.
16:31:40 INFO  : 'after 3000' command is executed.
16:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:31:41 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:31:41 INFO  : Context for 'APU' is selected.
16:31:43 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:43 INFO  : Context for 'APU' is selected.
16:31:43 INFO  : 'ps7_init' command is executed.
16:31:43 INFO  : 'ps7_post_config' command is executed.
16:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:44 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:44 INFO  : Memory regions updated for context APU
16:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:44 INFO  : 'con' command is executed.
16:31:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:31:44 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:34:19 INFO  : Disconnected from the channel tcfchan#11.
16:34:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:34:20 INFO  : 'jtag frequency' command is executed.
16:34:20 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:20 INFO  : Context for 'APU' is selected.
16:34:20 INFO  : System reset is completed.
16:34:23 INFO  : 'after 3000' command is executed.
16:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:34:25 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:34:25 INFO  : Context for 'APU' is selected.
16:34:27 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:34:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:27 INFO  : Context for 'APU' is selected.
16:34:28 INFO  : 'ps7_init' command is executed.
16:34:28 INFO  : 'ps7_post_config' command is executed.
16:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:28 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:28 INFO  : Memory regions updated for context APU
16:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:28 INFO  : 'con' command is executed.
16:34:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:34:28 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:36:03 INFO  : Disconnected from the channel tcfchan#12.
16:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:36:05 INFO  : 'jtag frequency' command is executed.
16:36:05 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:05 INFO  : Context for 'APU' is selected.
16:36:05 INFO  : System reset is completed.
16:36:08 INFO  : 'after 3000' command is executed.
16:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:36:09 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:36:09 INFO  : Context for 'APU' is selected.
16:36:12 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:36:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:12 INFO  : Context for 'APU' is selected.
16:36:12 INFO  : 'ps7_init' command is executed.
16:36:12 INFO  : 'ps7_post_config' command is executed.
16:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:12 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:13 INFO  : Memory regions updated for context APU
16:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:13 INFO  : 'con' command is executed.
16:36:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:36:13 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:36:59 INFO  : Disconnected from the channel tcfchan#13.
16:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:37:00 INFO  : 'jtag frequency' command is executed.
16:37:00 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:00 INFO  : Context for 'APU' is selected.
16:37:00 INFO  : System reset is completed.
16:37:03 INFO  : 'after 3000' command is executed.
16:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:37:04 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:37:04 INFO  : Context for 'APU' is selected.
16:37:07 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:37:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:07 INFO  : Context for 'APU' is selected.
16:37:08 INFO  : 'ps7_init' command is executed.
16:37:08 INFO  : 'ps7_post_config' command is executed.
16:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:08 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:08 INFO  : Memory regions updated for context APU
16:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:08 INFO  : 'con' command is executed.
16:37:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:37:08 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:37:59 INFO  : Disconnected from the channel tcfchan#14.
16:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:38:00 INFO  : 'jtag frequency' command is executed.
16:38:00 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:00 INFO  : Context for 'APU' is selected.
16:38:00 INFO  : System reset is completed.
16:38:03 INFO  : 'after 3000' command is executed.
16:38:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:38:05 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:38:05 INFO  : Context for 'APU' is selected.
16:38:07 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:07 INFO  : Context for 'APU' is selected.
16:38:07 INFO  : 'ps7_init' command is executed.
16:38:07 INFO  : 'ps7_post_config' command is executed.
16:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:08 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:08 INFO  : Memory regions updated for context APU
16:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:08 INFO  : 'con' command is executed.
16:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:38:08 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:38:55 INFO  : Disconnected from the channel tcfchan#15.
16:38:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:38:56 INFO  : 'jtag frequency' command is executed.
16:38:56 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:56 INFO  : Context for 'APU' is selected.
16:38:56 INFO  : System reset is completed.
16:38:59 INFO  : 'after 3000' command is executed.
16:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:39:01 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:39:01 INFO  : Context for 'APU' is selected.
16:39:03 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:04 INFO  : Context for 'APU' is selected.
16:39:04 INFO  : 'ps7_init' command is executed.
16:39:04 INFO  : 'ps7_post_config' command is executed.
16:39:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:04 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:04 INFO  : Memory regions updated for context APU
16:39:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:05 INFO  : 'con' command is executed.
16:39:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:39:05 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:39:51 INFO  : Disconnected from the channel tcfchan#16.
16:39:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:39:52 INFO  : 'jtag frequency' command is executed.
16:39:52 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:52 INFO  : Context for 'APU' is selected.
16:39:52 INFO  : System reset is completed.
16:39:55 INFO  : 'after 3000' command is executed.
16:39:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:39:57 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:39:57 INFO  : Context for 'APU' is selected.
16:39:59 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:59 INFO  : Context for 'APU' is selected.
16:39:59 INFO  : 'ps7_init' command is executed.
16:39:59 INFO  : 'ps7_post_config' command is executed.
16:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:00 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:00 INFO  : Memory regions updated for context APU
16:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:00 INFO  : 'con' command is executed.
16:40:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:40:00 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:41:05 INFO  : Disconnected from the channel tcfchan#17.
16:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:41:07 INFO  : 'jtag frequency' command is executed.
16:41:07 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:07 INFO  : Context for 'APU' is selected.
16:41:07 INFO  : System reset is completed.
16:41:10 INFO  : 'after 3000' command is executed.
16:41:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:41:11 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:41:11 INFO  : Context for 'APU' is selected.
16:41:13 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:13 INFO  : Context for 'APU' is selected.
16:41:14 INFO  : 'ps7_init' command is executed.
16:41:14 INFO  : 'ps7_post_config' command is executed.
16:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:14 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:14 INFO  : Memory regions updated for context APU
16:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:15 INFO  : 'con' command is executed.
16:41:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:41:15 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
15:56:18 INFO  : Registering command handlers for SDK TCF services
15:56:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\temp_xsdb_launch_script.tcl
15:56:26 INFO  : XSCT server has started successfully.
15:56:26 INFO  : Successfully done setting XSCT server connection channel  
15:56:26 INFO  : Successfully done setting SDK workspace  
15:56:26 INFO  : Processing command line option -hwspec C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper.hdf.
15:56:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:58:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
15:58:26 INFO  : 'jtag frequency' command is executed.
15:58:26 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:26 INFO  : Context for 'APU' is selected.
15:58:26 INFO  : System reset is completed.
15:58:29 INFO  : 'after 3000' command is executed.
15:58:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
15:58:33 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:58:34 INFO  : Context for 'APU' is selected.
15:58:34 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:58:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:34 INFO  : Context for 'APU' is selected.
15:58:35 INFO  : 'ps7_init' command is executed.
15:58:35 INFO  : 'ps7_post_config' command is executed.
15:58:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:36 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:36 INFO  : Memory regions updated for context APU
15:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:36 INFO  : 'con' command is executed.
15:58:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

15:58:36 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:00:30 INFO  : Disconnected from the channel tcfchan#1.
16:00:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\temp_xsdb_launch_script.tcl
16:00:51 INFO  : XSCT server has started successfully.
16:00:51 INFO  : Successfully done setting XSCT server connection channel  
16:01:00 INFO  : Successfully done setting SDK workspace  
16:01:06 INFO  : Registering command handlers for SDK TCF services
16:01:07 INFO  : Processing command line option -hwspec C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper.hdf.
16:01:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:09:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:09:16 INFO  : 'jtag frequency' command is executed.
16:09:16 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:16 INFO  : Context for 'APU' is selected.
16:09:16 INFO  : System reset is completed.
16:09:19 INFO  : 'after 3000' command is executed.
16:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:09:21 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:09:21 INFO  : Context for 'APU' is selected.
16:09:21 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:21 INFO  : Context for 'APU' is selected.
16:09:22 INFO  : 'ps7_init' command is executed.
16:09:22 INFO  : 'ps7_post_config' command is executed.
16:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:22 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:23 INFO  : Memory regions updated for context APU
16:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:23 INFO  : 'con' command is executed.
16:09:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:09:23 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:18:23 INFO  : Disconnected from the channel tcfchan#1.
16:18:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:18:25 INFO  : 'jtag frequency' command is executed.
16:18:25 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:25 INFO  : Context for 'APU' is selected.
16:18:25 INFO  : System reset is completed.
16:18:29 INFO  : 'after 3000' command is executed.
16:18:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:18:30 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:18:30 INFO  : Context for 'APU' is selected.
16:18:33 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:18:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:33 INFO  : Context for 'APU' is selected.
16:18:34 INFO  : 'ps7_init' command is executed.
16:18:34 INFO  : 'ps7_post_config' command is executed.
16:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:35 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:35 INFO  : Memory regions updated for context APU
16:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:36 INFO  : 'con' command is executed.
16:18:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:18:36 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
16:58:18 INFO  : Disconnected from the channel tcfchan#2.
16:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
16:58:20 INFO  : 'jtag frequency' command is executed.
16:58:20 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:20 INFO  : Context for 'APU' is selected.
16:58:20 INFO  : System reset is completed.
16:58:23 INFO  : 'after 3000' command is executed.
16:58:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
16:58:25 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:25 INFO  : Context for 'APU' is selected.
16:58:28 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:58:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:28 INFO  : Context for 'APU' is selected.
16:58:30 INFO  : 'ps7_init' command is executed.
16:58:30 INFO  : 'ps7_post_config' command is executed.
16:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:30 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:31 INFO  : Memory regions updated for context APU
16:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:31 INFO  : 'con' command is executed.
16:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

16:58:31 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
17:03:07 INFO  : Disconnected from the channel tcfchan#3.
17:03:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
17:03:09 INFO  : 'jtag frequency' command is executed.
17:03:09 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:09 INFO  : Context for 'APU' is selected.
17:03:09 INFO  : System reset is completed.
17:03:12 INFO  : 'after 3000' command is executed.
17:03:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
17:03:14 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:03:14 INFO  : Context for 'APU' is selected.
17:03:16 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:03:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:16 INFO  : Context for 'APU' is selected.
17:03:18 INFO  : 'ps7_init' command is executed.
17:03:18 INFO  : 'ps7_post_config' command is executed.
17:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:18 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:18 INFO  : Memory regions updated for context APU
17:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:19 INFO  : 'con' command is executed.
17:03:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

17:03:19 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
17:04:28 INFO  : Disconnected from the channel tcfchan#4.
17:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
17:04:30 INFO  : 'jtag frequency' command is executed.
17:04:30 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:30 INFO  : Context for 'APU' is selected.
17:04:30 INFO  : System reset is completed.
17:04:33 INFO  : 'after 3000' command is executed.
17:04:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
17:04:34 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:04:35 INFO  : Context for 'APU' is selected.
17:04:37 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:04:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:37 INFO  : Context for 'APU' is selected.
17:04:39 INFO  : 'ps7_init' command is executed.
17:04:39 INFO  : 'ps7_post_config' command is executed.
17:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:39 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:40 INFO  : Memory regions updated for context APU
17:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:40 INFO  : 'con' command is executed.
17:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

17:04:40 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
17:08:21 INFO  : Disconnected from the channel tcfchan#5.
17:08:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
17:08:23 INFO  : 'jtag frequency' command is executed.
17:08:23 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:23 INFO  : Context for 'APU' is selected.
17:08:23 INFO  : System reset is completed.
17:08:26 INFO  : 'after 3000' command is executed.
17:08:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
17:08:28 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:08:28 INFO  : Context for 'APU' is selected.
17:08:32 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:08:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:32 INFO  : Context for 'APU' is selected.
17:08:33 INFO  : 'ps7_init' command is executed.
17:08:33 INFO  : 'ps7_post_config' command is executed.
17:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:34 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:34 INFO  : Memory regions updated for context APU
17:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:34 INFO  : 'con' command is executed.
17:08:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

17:08:34 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
17:10:00 INFO  : Disconnected from the channel tcfchan#6.
17:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
17:10:02 INFO  : 'jtag frequency' command is executed.
17:10:02 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:02 INFO  : Context for 'APU' is selected.
17:10:03 INFO  : System reset is completed.
17:10:06 INFO  : 'after 3000' command is executed.
17:10:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
17:10:07 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:10:08 INFO  : Context for 'APU' is selected.
17:10:11 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:10:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:11 INFO  : Context for 'APU' is selected.
17:10:12 INFO  : 'ps7_init' command is executed.
17:10:12 INFO  : 'ps7_post_config' command is executed.
17:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:13 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:13 INFO  : Memory regions updated for context APU
17:10:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:13 INFO  : 'con' command is executed.
17:10:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

17:10:13 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
17:13:55 INFO  : Disconnected from the channel tcfchan#7.
17:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
17:13:57 INFO  : 'jtag frequency' command is executed.
17:13:57 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:57 INFO  : Context for 'APU' is selected.
17:13:58 INFO  : System reset is completed.
17:14:01 INFO  : 'after 3000' command is executed.
17:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
17:14:02 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:14:03 INFO  : Context for 'APU' is selected.
17:14:06 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:14:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:06 INFO  : Context for 'APU' is selected.
17:14:07 INFO  : 'ps7_init' command is executed.
17:14:07 INFO  : 'ps7_post_config' command is executed.
17:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:08 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:08 INFO  : Memory regions updated for context APU
17:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:09 INFO  : 'con' command is executed.
17:14:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

17:14:09 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
17:15:18 INFO  : Disconnected from the channel tcfchan#8.
17:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E73A' is selected.
17:15:20 INFO  : 'jtag frequency' command is executed.
17:15:20 INFO  : Sourcing of 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:15:20 INFO  : Context for 'APU' is selected.
17:15:20 INFO  : System reset is completed.
17:15:23 INFO  : 'after 3000' command is executed.
17:15:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1' command is executed.
17:15:25 INFO  : FPGA configured successfully with bitstream "C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:15:25 INFO  : Context for 'APU' is selected.
17:15:29 INFO  : Hardware design information is loaded from 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:15:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:29 INFO  : Context for 'APU' is selected.
17:15:31 INFO  : 'ps7_init' command is executed.
17:15:31 INFO  : 'ps7_post_config' command is executed.
17:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:32 INFO  : The application 'C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A" && level==0} -index 1
fpga -file C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
loadhw -hw C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
dow C:/ECE_315/ece315lab4/lab_4_v0/lab_4_v0.sdk/ece315lab4/Debug/ece315lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:32 INFO  : Memory regions updated for context APU
17:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:32 INFO  : 'con' command is executed.
17:15:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E73A"} -index 0
con
----------------End of Script----------------

17:15:32 INFO  : Launch script is exported to file 'C:\ECE_315\ece315lab4\lab_4_v0\lab_4_v0.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece315lab4.elf_on_local.tcl'
