Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto be929706f1d045c3a28b5b09e658d180 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sseg_tb_behav xil_defaultlib.sseg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.seven_segment_display_VHDL [seven_segment_display_vhdl_defau...]
Compiling architecture behavioral of entity xil_defaultlib.sseg_tb
Built simulation snapshot sseg_tb_behav
