{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 11:05:31 2024 " "Info: Processing started: Wed May 29 11:05:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcmddr -c lcmddr " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lcmddr -c lcmddr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdmpddr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcdmpddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdmpddr-lcdmpddr_arch " "Info: Found design unit 1: lcdmpddr-lcdmpddr_arch" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lcdmpddr " "Info: Found entity 1: lcdmpddr" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcmddr.bdf 1 1 " "Warning: Using design file lcmddr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcmddr " "Info: Found entity 1: lcmddr" {  } { { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcmddr " "Info: Elaborating entity \"lcmddr\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdmpddr lcdmpddr:inst " "Info: Elaborating entity \"lcdmpddr\" for hierarchy \"lcdmpddr:inst\"" {  } { { "lcmddr.bdf" "inst" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 48 328 528 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear lcdmpddr.vhd(34) " "Warning (10492): VHDL Process Statement warning at lcdmpddr.vhd(34): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "prom8x8.vhd 2 1 " "Warning: Using design file prom8x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prom8x8-SYN " "Info: Found design unit 1: prom8x8-SYN" {  } { { "prom8x8.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/prom8x8.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prom8x8 " "Info: Found entity 1: prom8x8" {  } { { "prom8x8.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/prom8x8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prom8x8 prom8x8:inst1 " "Info: Elaborating entity \"prom8x8\" for hierarchy \"prom8x8:inst1\"" {  } { { "lcmddr.bdf" "inst1" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 272 336 496 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prom8x8:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"prom8x8:inst1\|altsyncram:altsyncram_component\"" {  } { { "prom8x8.vhd" "altsyncram_component" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/prom8x8.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "prom8x8:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"prom8x8:inst1\|altsyncram:altsyncram_component\"" {  } { { "prom8x8.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/prom8x8.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prom8x8:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"prom8x8:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lcdmcp.mif " "Info: Parameter \"init_file\" = \"lcdmcp.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info: Parameter \"width_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "prom8x8.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/prom8x8.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oo31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_oo31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oo31 " "Info: Found entity 1: altsyncram_oo31" {  } { { "db/altsyncram_oo31.tdf" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/db/altsyncram_oo31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oo31 prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated " "Info: Elaborating entity \"altsyncram_oo31\" for hierarchy \"prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lcdmpddr:inst\|Mux0 " "Warning: Found clock multiplexer lcdmpddr:inst\|Mux0" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcdmpddr:inst\|scount\[22\] " "Info: Register \"lcdmpddr:inst\|scount\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcdmpddr:inst\|scount\[23\] " "Info: Register \"lcdmpddr:inst\|scount\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcdmpddr:inst\|scount\[24\] " "Info: Register \"lcdmpddr:inst\|scount\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcdmpddr:inst\|scount\[25\] " "Info: Register \"lcdmpddr:inst\|scount\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcdmpddr:inst\|scount\[26\] " "Info: Register \"lcdmpddr:inst\|scount\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Info: Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Info: Implemented 97 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Info: Implemented 9 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 11:05:32 2024 " "Info: Processing ended: Wed May 29 11:05:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
