============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  06:49:33 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-4637 ps) Setup Check with Pin cpu_state_gen_csr.misalign_trap_sync_r_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_decode_opcode_reg[4]/CK
          Clock: (R) CLK
       Endpoint: (R) cpu_state_gen_csr.misalign_trap_sync_r_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    7200          200     
                                              
             Setup:-    1275                  
       Uncertainty:-     300                  
     Required Time:=    5625                  
      Launch Clock:-     200                  
         Data Path:-   10063                  
             Slack:=   -4637                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  cpu_decode_opcode_reg[4]/CK                  -       -     R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_decode_opcode_reg[4]/Q                   -       CK->Q F     DFFX1          1  55.4   716  2897    3097    (-,-) 
  g29712/Y                                     -       A->Y  R     INVX2          3 188.5   379   959    4056    (-,-) 
  g29714/Y                                     -       A->Y  F     INVX2          3 125.4   210   419    4475    (-,-) 
  g27454/Y                                     -       C->Y  R     NAND3X1        1  81.7   419   646    5121    (-,-) 
  g29683/Y                                     -       A->Y  F     NAND2X3        2 114.9   241   428    5549    (-,-) 
  g30004/Y                                     -       B->Y  R     NAND2X3        2 112.4   234   468    6017    (-,-) 
  g30003/Y                                     -       A->Y  F     NAND2X2        2 109.9   287   491    6508    (-,-) 
  g30080/Y                                     -       A->Y  R     NAND2X2        3 126.4   289   591    7099    (-,-) 
  g29833/Y                                     -       B->Y  F     OAI21X1        1  55.8   391   541    7640    (-,-) 
  g30074/Y                                     -       B->Y  R     NOR2X2         1  81.7   365   709    8349    (-,-) 
  g30073/Y                                     -       A->Y  F     NAND2X3        3 164.5   299   509    8858    (-,-) 
  g30072/Y                                     -       A->Y  R     INVX3          3 126.7   180   482    9340    (-,-) 
  g30071/Y                                     -       B->Y  F     AOI21X1        1  36.3   264   433    9773    (-,-) 
  g44/Y                                        -       C->Y  R     NAND3X1        1  33.0   246   490   10263    (-,-) 
  cpu_state_gen_csr.misalign_trap_sync_r_reg/D <<<     -     R     DFFX1          1     -     -     0   10263    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

