{
  "name": "<arch::kernel::apic::x2apic::X2Apic as arch::kernel::apic::ApicTimer>::set_lvt_timer",
  "safe": true,
  "callees": {
    "x86::msr::wrmsr": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Write 64 bits to msr register.\n\n # Safety\n Needs CPL 0.\n",
      "adt": {}
    }
  },
  "adts": {
    "arch::kernel::apic::x2apic::X2Apic": [
      "Ref"
    ]
  },
  "path": 1258,
  "span": "ostd/src/arch/x86/kernel/apic/x2apic.rs:106:5: 108:6",
  "src": "fn set_lvt_timer(&self, value: u64) {\n        unsafe { wrmsr(IA32_X2APIC_LVT_TIMER, value) };\n    }",
  "mir": "fn <arch::kernel::apic::x2apic::X2Apic as arch::kernel::apic::ApicTimer>::set_lvt_timer(_1: &arch::kernel::apic::x2apic::X2Apic, _2: u64) -> () {\n    let mut _0: ();\n    let  _3: ();\n    debug self => _1;\n    debug value => _2;\n    bb0: {\n        _3 = x86::msr::wrmsr(x86::msr::IA32_X2APIC_LVT_TIMER, _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}