INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELSE/FPGA/Test/Test.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELSE/FPGA/Test/Test.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELSE/FPGA/Test/Test.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
WARNING: [VRFC 10-3380] identifier 'idle' is used before its declaration [D:/ELSE/FPGA/Test/Test.srcs/sources_1/new/uart_tx.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELSE/FPGA/Test/Test.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
