{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701451014074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701451014074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 13:16:53 2023 " "Processing started: Fri Dec  1 13:16:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701451014074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451014074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter_test -c filter_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter_test -c filter_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451014074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701451014295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701451014295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communication.v 1 1 " "Found 1 design units, including 1 entities, in source file communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 communication " "Found entity 1: communication" {  } { { "communication.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/communication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451024211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451024211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.v 1 1 " "Found 1 design units, including 1 entities, in source file UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451024212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451024212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TX.v 1 1 " "Found 1 design units, including 1 entities, in source file TX.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "TX.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451024213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451024213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RX.v 1 1 " "Found 1 design units, including 1 entities, in source file RX.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451024215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451024215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DPRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file DPRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 DPRAM " "Found entity 1: DPRAM" {  } { { "DPRAM.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/DPRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451024216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451024216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram_test.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451024217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451024217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_test.v 1 1 " "Found 1 design units, including 1 entities, in source file filter_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_test " "Found entity 1: filter_test" {  } { { "filter_test.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451024218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451024218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP.v 1 1 " "Found 1 design units, including 1 entities, in source file LP.v" { { "Info" "ISGN_ENTITY_NAME" "1 LP " "Found entity 1: LP" {  } { { "LP.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451024220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451024220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file LP/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (lp) " "Found design unit 1: dspba_library_package (lp)" {  } { { "LP/dspba_library_package.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file LP/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025202 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025202 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025202 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025202 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025202 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file LP/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (lp) " "Found design unit 1: auk_dspip_math_pkg_hpfir (lp)" {  } { { "LP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "LP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file LP/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (lp) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (lp)" {  } { { "LP/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025209 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025211 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "LP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025213 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "LP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "LP/auk_dspip_roundsat_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025215 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "LP/auk_dspip_roundsat_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file LP/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LP/altera_avalon_sc_fifo.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/LP_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/LP_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP_0002_rtl_core-normal " "Found design unit 1: LP_0002_rtl_core-normal" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025246 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP_0002_rtl_core " "Found entity 1: LP_0002_rtl_core" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/LP_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/LP_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP_0002_ast-struct " "Found design unit 1: LP_0002_ast-struct" {  } { { "LP/LP_0002_ast.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025248 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP_0002_ast " "Found entity 1: LP_0002_ast" {  } { { "LP/LP_0002_ast.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/LP_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/LP_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP_0002-syn " "Found design unit 1: LP_0002-syn" {  } { { "LP/LP_0002.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025250 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP_0002 " "Found entity 1: LP_0002" {  } { { "LP/LP_0002.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modelsim/filter_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Modelsim/filter_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_test_tb " "Found entity 1: filter_test_tb" {  } { { "Modelsim/filter_test_tb.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/filter_test_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025253 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(173) " "Verilog HDL information at controller.v(173): always construct contains both blocking and non-blocking assignments" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701451025255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtered_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file filtered_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 filtered_ram " "Found entity 1: filtered_ram" {  } { { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delays_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file delays_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 delays_ram " "Found entity 1: delays_ram" {  } { { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_ram " "Found entity 1: output_ram" {  } { { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processed_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file processed_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 processed_ram " "Found entity 1: processed_ram" {  } { { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_ram " "Found entity 1: sum_ram" {  } { { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451025266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701451025681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in controller.v(19) " "Verilog HDL or VHDL warning at controller.v(19): object \"data_in\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701451025683 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "filtered controller.v(22) " "Verilog HDL or VHDL warning at controller.v(22): object \"filtered\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701451025683 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_en controller.v(25) " "Verilog HDL or VHDL warning at controller.v(25): object \"read_en\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701451025683 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d controller.v(89) " "Verilog HDL or VHDL warning at controller.v(89): object \"d\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701451025684 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_idx controller.v(92) " "Verilog HDL or VHDL warning at controller.v(92): object \"delay_idx\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701451025685 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "filt_data controller.v(93) " "Verilog HDL or VHDL warning at controller.v(93): object \"filt_data\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701451025685 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "proc_data controller.v(94) " "Verilog HDL or VHDL warning at controller.v(94): object \"proc_data\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701451025685 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_data controller.v(95) " "Verilog HDL or VHDL warning at controller.v(95): object \"output_data\" assigned a value but never read" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701451025685 "|controller"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "controller.v(135) " "Verilog HDL Case Statement warning at controller.v(135): can't check case statement for completeness because the case expression has too many possible states" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 135 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701451025692 "|controller"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "controller.v(148) " "Verilog HDL Case Statement warning at controller.v(148): can't check case statement for completeness because the case expression has too many possible states" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 148 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701451025693 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 controller.v(167) " "Verilog HDL assignment warning at controller.v(167): truncated value with size 32 to match size of target (11)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451025694 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 controller.v(189) " "Verilog HDL assignment warning at controller.v(189): truncated value with size 32 to match size of target (14)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451025695 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 controller.v(224) " "Verilog HDL assignment warning at controller.v(224): truncated value with size 32 to match size of target (11)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451025696 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(236) " "Verilog HDL assignment warning at controller.v(236): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451025697 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(243) " "Verilog HDL assignment warning at controller.v(243): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451025697 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(250) " "Verilog HDL assignment warning at controller.v(250): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451025697 "|controller"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "controller.v(222) " "Verilog HDL Case Statement warning at controller.v(222): can't check case statement for completeness because the case expression has too many possible states" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 222 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701451025698 "|controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(222) " "Verilog HDL Case Statement warning at controller.v(222): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 222 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701451025698 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(270) " "Verilog HDL assignment warning at controller.v(270): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451025700 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(298) " "Verilog HDL assignment warning at controller.v(298): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451025700 "|controller"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "controller.v(267) " "Verilog HDL Case Statement warning at controller.v(267): can't check case statement for completeness because the case expression has too many possible states" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 267 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701451025700 "|controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(267) " "Verilog HDL Case Statement warning at controller.v(267): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 267 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701451025701 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(324) " "Verilog HDL assignment warning at controller.v(324): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451025703 "|controller"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "controller.v(328) " "Verilog HDL Case Statement warning at controller.v(328): can't check case statement for completeness because the case expression has too many possible states" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 328 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701451025704 "|controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(328) " "Verilog HDL Case Statement warning at controller.v(328): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 328 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701451025704 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 controller.v(368) " "Verilog HDL assignment warning at controller.v(368): truncated value with size 32 to match size of target (10)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451025708 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 controller.v(390) " "Verilog HDL assignment warning at controller.v(390): truncated value with size 32 to match size of target (10)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451025710 "|controller"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "controller.v(385) " "Verilog HDL Case Statement warning at controller.v(385): can't check case statement for completeness because the case expression has too many possible states" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 385 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701451025712 "|controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(385) " "Verilog HDL Case Statement warning at controller.v(385): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 385 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701451025713 "|controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(174) " "Verilog HDL Case Statement warning at controller.v(174): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 174 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701451025714 "|controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(174) " "Verilog HDL Case Statement information at controller.v(174): all case item expressions in this case statement are onehot" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 174 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701451025715 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pll_reset controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"pll_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025722 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025722 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_read_addr controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"ram_read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025723 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_read_en controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"ram_read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025723 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "filtering controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"filtering\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025723 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025723 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025724 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"reset\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025725 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025725 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "filt_read_addr controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"filt_read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025725 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "filt_read_en controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"filt_read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025725 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "proc_ram_data_in controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"proc_ram_data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025725 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "proc_write_addr controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"proc_write_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025726 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "proc_write_en controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"proc_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025726 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "proc_read_en controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"proc_read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025726 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"p\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025726 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "delay_read_addr controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"delay_read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025727 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "delay_read_en controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"delay_read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025727 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "delay_write_en controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"delay_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025727 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "internal_state controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"internal_state\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025727 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "proc_read_addr controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"proc_read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025727 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_ram_data_in controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"output_ram_data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025727 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_write_addr controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"output_write_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025728 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_write_en controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"output_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025728 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_read_en controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"output_read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025728 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025728 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"l\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025729 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_read_addr controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"output_read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025729 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"s\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025729 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_1 controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"data_1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025729 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_2 controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"data_2\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025730 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_3 controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"data_3\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025730 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_4 controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"data_4\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025731 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_5 controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"data_5\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025731 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_6 controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"data_6\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025731 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_7 controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"data_7\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025732 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_8 controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"data_8\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025732 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025732 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_ram_data_in controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"sum_ram_data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025732 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_write_addr controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"sum_write_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025733 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_write_en controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"sum_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025733 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_read_en controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"sum_read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025733 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"t\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025733 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "com_tx_en controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"com_tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025733 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_read_addr controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"sum_read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025734 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "com_tx_data controller.v(173) " "Verilog HDL Always Construct warning at controller.v(173): inferring latch(es) for variable \"com_tx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701451025734 "|controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_data_in 0 controller.v(32) " "Net \"ram_data_in\" at controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701451025752 "|controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "delay_ram_data_in 0 controller.v(50) " "Net \"delay_ram_data_in\" at controller.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701451025752 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[0\] controller.v(173) " "Inferred latch for \"com_tx_data\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025772 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[1\] controller.v(173) " "Inferred latch for \"com_tx_data\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025772 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[2\] controller.v(173) " "Inferred latch for \"com_tx_data\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025772 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[3\] controller.v(173) " "Inferred latch for \"com_tx_data\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025772 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[4\] controller.v(173) " "Inferred latch for \"com_tx_data\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025772 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[5\] controller.v(173) " "Inferred latch for \"com_tx_data\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025773 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[6\] controller.v(173) " "Inferred latch for \"com_tx_data\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025773 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_data\[7\] controller.v(173) " "Inferred latch for \"com_tx_data\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025773 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[0\] controller.v(173) " "Inferred latch for \"sum_read_addr\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025773 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[1\] controller.v(173) " "Inferred latch for \"sum_read_addr\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025773 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[2\] controller.v(173) " "Inferred latch for \"sum_read_addr\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025773 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[3\] controller.v(173) " "Inferred latch for \"sum_read_addr\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025773 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[4\] controller.v(173) " "Inferred latch for \"sum_read_addr\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025774 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[5\] controller.v(173) " "Inferred latch for \"sum_read_addr\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025774 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[6\] controller.v(173) " "Inferred latch for \"sum_read_addr\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025774 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[7\] controller.v(173) " "Inferred latch for \"sum_read_addr\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025774 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[8\] controller.v(173) " "Inferred latch for \"sum_read_addr\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025774 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_addr\[9\] controller.v(173) " "Inferred latch for \"sum_read_addr\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025774 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_tx_en controller.v(173) " "Inferred latch for \"com_tx_en\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025774 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\] controller.v(173) " "Inferred latch for \"t\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025774 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\] controller.v(173) " "Inferred latch for \"t\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025775 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\] controller.v(173) " "Inferred latch for \"t\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025775 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\] controller.v(173) " "Inferred latch for \"t\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025775 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\] controller.v(173) " "Inferred latch for \"t\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025775 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\] controller.v(173) " "Inferred latch for \"t\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025775 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\] controller.v(173) " "Inferred latch for \"t\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025775 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\] controller.v(173) " "Inferred latch for \"t\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025776 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[8\] controller.v(173) " "Inferred latch for \"t\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025776 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[9\] controller.v(173) " "Inferred latch for \"t\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025776 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[10\] controller.v(173) " "Inferred latch for \"t\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025776 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[11\] controller.v(173) " "Inferred latch for \"t\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025776 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[12\] controller.v(173) " "Inferred latch for \"t\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025776 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[13\] controller.v(173) " "Inferred latch for \"t\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025777 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[14\] controller.v(173) " "Inferred latch for \"t\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025777 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[15\] controller.v(173) " "Inferred latch for \"t\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025777 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[16\] controller.v(173) " "Inferred latch for \"t\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025777 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[17\] controller.v(173) " "Inferred latch for \"t\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025777 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[18\] controller.v(173) " "Inferred latch for \"t\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025777 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[19\] controller.v(173) " "Inferred latch for \"t\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025777 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[20\] controller.v(173) " "Inferred latch for \"t\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025778 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[21\] controller.v(173) " "Inferred latch for \"t\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025778 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[22\] controller.v(173) " "Inferred latch for \"t\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025779 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[23\] controller.v(173) " "Inferred latch for \"t\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025779 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[24\] controller.v(173) " "Inferred latch for \"t\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025780 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[25\] controller.v(173) " "Inferred latch for \"t\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025780 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[26\] controller.v(173) " "Inferred latch for \"t\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025780 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[27\] controller.v(173) " "Inferred latch for \"t\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025780 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[28\] controller.v(173) " "Inferred latch for \"t\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025780 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[29\] controller.v(173) " "Inferred latch for \"t\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025780 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[30\] controller.v(173) " "Inferred latch for \"t\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025780 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[31\] controller.v(173) " "Inferred latch for \"t\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025780 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_read_en controller.v(173) " "Inferred latch for \"sum_read_en\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025780 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_en controller.v(173) " "Inferred latch for \"sum_write_en\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025781 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[0\] controller.v(173) " "Inferred latch for \"sum_write_addr\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025781 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[1\] controller.v(173) " "Inferred latch for \"sum_write_addr\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025781 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[2\] controller.v(173) " "Inferred latch for \"sum_write_addr\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025781 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[3\] controller.v(173) " "Inferred latch for \"sum_write_addr\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025781 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[4\] controller.v(173) " "Inferred latch for \"sum_write_addr\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025781 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[5\] controller.v(173) " "Inferred latch for \"sum_write_addr\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025781 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[6\] controller.v(173) " "Inferred latch for \"sum_write_addr\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025781 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[7\] controller.v(173) " "Inferred latch for \"sum_write_addr\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025781 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[8\] controller.v(173) " "Inferred latch for \"sum_write_addr\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025781 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_write_addr\[9\] controller.v(173) " "Inferred latch for \"sum_write_addr\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025782 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[0\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025782 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[1\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025782 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[2\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025782 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[3\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025782 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[4\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025782 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[5\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025783 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[6\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025783 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[7\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025783 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[8\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025783 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[9\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025783 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[10\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025788 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[11\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025788 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[12\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025788 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[13\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025788 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[14\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025788 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[15\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025788 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[16\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025788 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[17\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025789 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[18\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025789 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[19\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025789 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[20\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025789 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[21\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025789 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[22\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025789 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[23\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025791 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[24\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025791 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[25\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025791 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[26\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025791 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[27\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025792 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[28\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025792 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[29\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025792 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[30\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025792 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[31\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025792 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[32\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[32\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025792 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[33\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[33\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025792 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[34\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[34\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025792 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[35\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[35\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025792 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[36\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[36\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025792 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[37\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[37\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025793 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[38\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[38\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025793 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_ram_data_in\[39\] controller.v(173) " "Inferred latch for \"sum_ram_data_in\[39\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025793 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] controller.v(173) " "Inferred latch for \"sum\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025793 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] controller.v(173) " "Inferred latch for \"sum\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025793 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] controller.v(173) " "Inferred latch for \"sum\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025793 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] controller.v(173) " "Inferred latch for \"sum\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025793 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] controller.v(173) " "Inferred latch for \"sum\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025793 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] controller.v(173) " "Inferred latch for \"sum\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025793 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] controller.v(173) " "Inferred latch for \"sum\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025793 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] controller.v(173) " "Inferred latch for \"sum\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025793 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[8\] controller.v(173) " "Inferred latch for \"sum\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025794 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[9\] controller.v(173) " "Inferred latch for \"sum\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025794 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[10\] controller.v(173) " "Inferred latch for \"sum\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025794 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[11\] controller.v(173) " "Inferred latch for \"sum\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025794 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[12\] controller.v(173) " "Inferred latch for \"sum\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025794 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[13\] controller.v(173) " "Inferred latch for \"sum\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025794 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[14\] controller.v(173) " "Inferred latch for \"sum\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025794 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[15\] controller.v(173) " "Inferred latch for \"sum\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025794 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[16\] controller.v(173) " "Inferred latch for \"sum\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025794 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[17\] controller.v(173) " "Inferred latch for \"sum\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025795 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[18\] controller.v(173) " "Inferred latch for \"sum\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025795 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[19\] controller.v(173) " "Inferred latch for \"sum\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025795 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[20\] controller.v(173) " "Inferred latch for \"sum\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025795 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[21\] controller.v(173) " "Inferred latch for \"sum\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025795 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[22\] controller.v(173) " "Inferred latch for \"sum\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025795 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[23\] controller.v(173) " "Inferred latch for \"sum\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025795 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[24\] controller.v(173) " "Inferred latch for \"sum\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025795 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[25\] controller.v(173) " "Inferred latch for \"sum\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025795 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[26\] controller.v(173) " "Inferred latch for \"sum\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025796 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[27\] controller.v(173) " "Inferred latch for \"sum\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025796 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[28\] controller.v(173) " "Inferred latch for \"sum\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025796 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[29\] controller.v(173) " "Inferred latch for \"sum\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025796 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[30\] controller.v(173) " "Inferred latch for \"sum\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025796 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[31\] controller.v(173) " "Inferred latch for \"sum\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025796 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[32\] controller.v(173) " "Inferred latch for \"sum\[32\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025796 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[33\] controller.v(173) " "Inferred latch for \"sum\[33\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025796 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[34\] controller.v(173) " "Inferred latch for \"sum\[34\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025796 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[35\] controller.v(173) " "Inferred latch for \"sum\[35\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025796 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[36\] controller.v(173) " "Inferred latch for \"sum\[36\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025797 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[37\] controller.v(173) " "Inferred latch for \"sum\[37\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025797 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[38\] controller.v(173) " "Inferred latch for \"sum\[38\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025805 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[39\] controller.v(173) " "Inferred latch for \"sum\[39\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025805 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[0\] controller.v(173) " "Inferred latch for \"data_8\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025808 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[1\] controller.v(173) " "Inferred latch for \"data_8\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025808 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[2\] controller.v(173) " "Inferred latch for \"data_8\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025808 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[3\] controller.v(173) " "Inferred latch for \"data_8\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025808 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[4\] controller.v(173) " "Inferred latch for \"data_8\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025808 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[5\] controller.v(173) " "Inferred latch for \"data_8\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025808 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[6\] controller.v(173) " "Inferred latch for \"data_8\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025809 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[7\] controller.v(173) " "Inferred latch for \"data_8\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025809 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[8\] controller.v(173) " "Inferred latch for \"data_8\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025809 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[9\] controller.v(173) " "Inferred latch for \"data_8\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025809 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[10\] controller.v(173) " "Inferred latch for \"data_8\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025809 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[11\] controller.v(173) " "Inferred latch for \"data_8\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025809 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[12\] controller.v(173) " "Inferred latch for \"data_8\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025809 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[13\] controller.v(173) " "Inferred latch for \"data_8\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025809 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[14\] controller.v(173) " "Inferred latch for \"data_8\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025809 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[15\] controller.v(173) " "Inferred latch for \"data_8\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025809 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[16\] controller.v(173) " "Inferred latch for \"data_8\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025810 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[17\] controller.v(173) " "Inferred latch for \"data_8\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025810 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[18\] controller.v(173) " "Inferred latch for \"data_8\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025810 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[19\] controller.v(173) " "Inferred latch for \"data_8\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025810 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[20\] controller.v(173) " "Inferred latch for \"data_8\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025810 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[21\] controller.v(173) " "Inferred latch for \"data_8\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025810 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[22\] controller.v(173) " "Inferred latch for \"data_8\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025810 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[23\] controller.v(173) " "Inferred latch for \"data_8\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025810 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[24\] controller.v(173) " "Inferred latch for \"data_8\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025810 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[25\] controller.v(173) " "Inferred latch for \"data_8\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025810 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[26\] controller.v(173) " "Inferred latch for \"data_8\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025811 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[27\] controller.v(173) " "Inferred latch for \"data_8\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025811 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[28\] controller.v(173) " "Inferred latch for \"data_8\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025811 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[29\] controller.v(173) " "Inferred latch for \"data_8\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025811 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[30\] controller.v(173) " "Inferred latch for \"data_8\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025811 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_8\[31\] controller.v(173) " "Inferred latch for \"data_8\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025811 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[0\] controller.v(173) " "Inferred latch for \"data_7\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025811 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[1\] controller.v(173) " "Inferred latch for \"data_7\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025811 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[2\] controller.v(173) " "Inferred latch for \"data_7\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025811 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[3\] controller.v(173) " "Inferred latch for \"data_7\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025811 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[4\] controller.v(173) " "Inferred latch for \"data_7\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025818 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[5\] controller.v(173) " "Inferred latch for \"data_7\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025819 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[6\] controller.v(173) " "Inferred latch for \"data_7\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025819 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[7\] controller.v(173) " "Inferred latch for \"data_7\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025819 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[8\] controller.v(173) " "Inferred latch for \"data_7\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025819 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[9\] controller.v(173) " "Inferred latch for \"data_7\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025820 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[10\] controller.v(173) " "Inferred latch for \"data_7\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025820 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[11\] controller.v(173) " "Inferred latch for \"data_7\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025820 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[12\] controller.v(173) " "Inferred latch for \"data_7\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025820 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[13\] controller.v(173) " "Inferred latch for \"data_7\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025821 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[14\] controller.v(173) " "Inferred latch for \"data_7\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025821 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[15\] controller.v(173) " "Inferred latch for \"data_7\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025821 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[16\] controller.v(173) " "Inferred latch for \"data_7\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025821 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[17\] controller.v(173) " "Inferred latch for \"data_7\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025821 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[18\] controller.v(173) " "Inferred latch for \"data_7\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025821 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[19\] controller.v(173) " "Inferred latch for \"data_7\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025821 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[20\] controller.v(173) " "Inferred latch for \"data_7\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025822 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[21\] controller.v(173) " "Inferred latch for \"data_7\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025822 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[22\] controller.v(173) " "Inferred latch for \"data_7\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025822 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[23\] controller.v(173) " "Inferred latch for \"data_7\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025822 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[24\] controller.v(173) " "Inferred latch for \"data_7\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025822 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[25\] controller.v(173) " "Inferred latch for \"data_7\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025822 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[26\] controller.v(173) " "Inferred latch for \"data_7\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025822 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[27\] controller.v(173) " "Inferred latch for \"data_7\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025822 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[28\] controller.v(173) " "Inferred latch for \"data_7\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025822 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[29\] controller.v(173) " "Inferred latch for \"data_7\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025823 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[30\] controller.v(173) " "Inferred latch for \"data_7\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025823 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_7\[31\] controller.v(173) " "Inferred latch for \"data_7\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025823 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[0\] controller.v(173) " "Inferred latch for \"data_6\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025823 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[1\] controller.v(173) " "Inferred latch for \"data_6\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025823 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[2\] controller.v(173) " "Inferred latch for \"data_6\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025823 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[3\] controller.v(173) " "Inferred latch for \"data_6\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025823 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[4\] controller.v(173) " "Inferred latch for \"data_6\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025824 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[5\] controller.v(173) " "Inferred latch for \"data_6\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025824 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[6\] controller.v(173) " "Inferred latch for \"data_6\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025824 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[7\] controller.v(173) " "Inferred latch for \"data_6\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025824 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[8\] controller.v(173) " "Inferred latch for \"data_6\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025824 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[9\] controller.v(173) " "Inferred latch for \"data_6\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025824 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[10\] controller.v(173) " "Inferred latch for \"data_6\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025824 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[11\] controller.v(173) " "Inferred latch for \"data_6\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025824 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[12\] controller.v(173) " "Inferred latch for \"data_6\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025824 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[13\] controller.v(173) " "Inferred latch for \"data_6\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025825 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[14\] controller.v(173) " "Inferred latch for \"data_6\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025825 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[15\] controller.v(173) " "Inferred latch for \"data_6\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025825 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[16\] controller.v(173) " "Inferred latch for \"data_6\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025825 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[17\] controller.v(173) " "Inferred latch for \"data_6\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025825 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[18\] controller.v(173) " "Inferred latch for \"data_6\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025825 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[19\] controller.v(173) " "Inferred latch for \"data_6\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025825 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[20\] controller.v(173) " "Inferred latch for \"data_6\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025825 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[21\] controller.v(173) " "Inferred latch for \"data_6\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025825 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[22\] controller.v(173) " "Inferred latch for \"data_6\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025826 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[23\] controller.v(173) " "Inferred latch for \"data_6\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025826 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[24\] controller.v(173) " "Inferred latch for \"data_6\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025826 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[25\] controller.v(173) " "Inferred latch for \"data_6\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025826 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[26\] controller.v(173) " "Inferred latch for \"data_6\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025826 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[27\] controller.v(173) " "Inferred latch for \"data_6\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025826 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[28\] controller.v(173) " "Inferred latch for \"data_6\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025826 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[29\] controller.v(173) " "Inferred latch for \"data_6\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025826 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[30\] controller.v(173) " "Inferred latch for \"data_6\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025827 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_6\[31\] controller.v(173) " "Inferred latch for \"data_6\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025838 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[0\] controller.v(173) " "Inferred latch for \"data_5\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025838 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[1\] controller.v(173) " "Inferred latch for \"data_5\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025839 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[2\] controller.v(173) " "Inferred latch for \"data_5\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025839 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[3\] controller.v(173) " "Inferred latch for \"data_5\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025839 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[4\] controller.v(173) " "Inferred latch for \"data_5\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025839 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[5\] controller.v(173) " "Inferred latch for \"data_5\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025839 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[6\] controller.v(173) " "Inferred latch for \"data_5\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025839 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[7\] controller.v(173) " "Inferred latch for \"data_5\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025839 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[8\] controller.v(173) " "Inferred latch for \"data_5\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025839 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[9\] controller.v(173) " "Inferred latch for \"data_5\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025839 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[10\] controller.v(173) " "Inferred latch for \"data_5\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025840 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[11\] controller.v(173) " "Inferred latch for \"data_5\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025840 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[12\] controller.v(173) " "Inferred latch for \"data_5\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025840 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[13\] controller.v(173) " "Inferred latch for \"data_5\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025840 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[14\] controller.v(173) " "Inferred latch for \"data_5\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025840 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[15\] controller.v(173) " "Inferred latch for \"data_5\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025840 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[16\] controller.v(173) " "Inferred latch for \"data_5\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025840 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[17\] controller.v(173) " "Inferred latch for \"data_5\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025840 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[18\] controller.v(173) " "Inferred latch for \"data_5\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025840 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[19\] controller.v(173) " "Inferred latch for \"data_5\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025841 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[20\] controller.v(173) " "Inferred latch for \"data_5\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025841 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[21\] controller.v(173) " "Inferred latch for \"data_5\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025841 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[22\] controller.v(173) " "Inferred latch for \"data_5\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025841 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[23\] controller.v(173) " "Inferred latch for \"data_5\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025841 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[24\] controller.v(173) " "Inferred latch for \"data_5\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025841 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[25\] controller.v(173) " "Inferred latch for \"data_5\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025841 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[26\] controller.v(173) " "Inferred latch for \"data_5\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025841 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[27\] controller.v(173) " "Inferred latch for \"data_5\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025841 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[28\] controller.v(173) " "Inferred latch for \"data_5\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025846 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[29\] controller.v(173) " "Inferred latch for \"data_5\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025846 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[30\] controller.v(173) " "Inferred latch for \"data_5\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025846 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_5\[31\] controller.v(173) " "Inferred latch for \"data_5\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025846 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[0\] controller.v(173) " "Inferred latch for \"data_4\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025846 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[1\] controller.v(173) " "Inferred latch for \"data_4\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025846 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[2\] controller.v(173) " "Inferred latch for \"data_4\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025847 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[3\] controller.v(173) " "Inferred latch for \"data_4\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025847 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[4\] controller.v(173) " "Inferred latch for \"data_4\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025847 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[5\] controller.v(173) " "Inferred latch for \"data_4\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025847 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[6\] controller.v(173) " "Inferred latch for \"data_4\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025848 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[7\] controller.v(173) " "Inferred latch for \"data_4\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025848 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[8\] controller.v(173) " "Inferred latch for \"data_4\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025848 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[9\] controller.v(173) " "Inferred latch for \"data_4\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025848 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[10\] controller.v(173) " "Inferred latch for \"data_4\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025848 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[11\] controller.v(173) " "Inferred latch for \"data_4\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025848 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[12\] controller.v(173) " "Inferred latch for \"data_4\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025848 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[13\] controller.v(173) " "Inferred latch for \"data_4\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025849 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[14\] controller.v(173) " "Inferred latch for \"data_4\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025849 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[15\] controller.v(173) " "Inferred latch for \"data_4\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025849 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[16\] controller.v(173) " "Inferred latch for \"data_4\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025850 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[17\] controller.v(173) " "Inferred latch for \"data_4\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025850 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[18\] controller.v(173) " "Inferred latch for \"data_4\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025850 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[19\] controller.v(173) " "Inferred latch for \"data_4\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025851 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[20\] controller.v(173) " "Inferred latch for \"data_4\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025852 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[21\] controller.v(173) " "Inferred latch for \"data_4\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025852 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[22\] controller.v(173) " "Inferred latch for \"data_4\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025852 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[23\] controller.v(173) " "Inferred latch for \"data_4\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025852 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[24\] controller.v(173) " "Inferred latch for \"data_4\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025852 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[25\] controller.v(173) " "Inferred latch for \"data_4\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025852 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[26\] controller.v(173) " "Inferred latch for \"data_4\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025852 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[27\] controller.v(173) " "Inferred latch for \"data_4\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025852 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[28\] controller.v(173) " "Inferred latch for \"data_4\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025853 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[29\] controller.v(173) " "Inferred latch for \"data_4\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025853 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[30\] controller.v(173) " "Inferred latch for \"data_4\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025853 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_4\[31\] controller.v(173) " "Inferred latch for \"data_4\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025853 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[0\] controller.v(173) " "Inferred latch for \"data_3\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025853 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[1\] controller.v(173) " "Inferred latch for \"data_3\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025853 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[2\] controller.v(173) " "Inferred latch for \"data_3\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025854 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[3\] controller.v(173) " "Inferred latch for \"data_3\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025854 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[4\] controller.v(173) " "Inferred latch for \"data_3\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025854 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[5\] controller.v(173) " "Inferred latch for \"data_3\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025854 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[6\] controller.v(173) " "Inferred latch for \"data_3\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025854 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[7\] controller.v(173) " "Inferred latch for \"data_3\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025854 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[8\] controller.v(173) " "Inferred latch for \"data_3\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025855 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[9\] controller.v(173) " "Inferred latch for \"data_3\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025855 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[10\] controller.v(173) " "Inferred latch for \"data_3\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025855 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[11\] controller.v(173) " "Inferred latch for \"data_3\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025855 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[12\] controller.v(173) " "Inferred latch for \"data_3\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025855 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[13\] controller.v(173) " "Inferred latch for \"data_3\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025855 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[14\] controller.v(173) " "Inferred latch for \"data_3\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025855 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[15\] controller.v(173) " "Inferred latch for \"data_3\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025856 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[16\] controller.v(173) " "Inferred latch for \"data_3\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025856 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[17\] controller.v(173) " "Inferred latch for \"data_3\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025856 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[18\] controller.v(173) " "Inferred latch for \"data_3\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025856 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[19\] controller.v(173) " "Inferred latch for \"data_3\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025856 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[20\] controller.v(173) " "Inferred latch for \"data_3\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025856 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[21\] controller.v(173) " "Inferred latch for \"data_3\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025856 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[22\] controller.v(173) " "Inferred latch for \"data_3\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025857 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[23\] controller.v(173) " "Inferred latch for \"data_3\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025857 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[24\] controller.v(173) " "Inferred latch for \"data_3\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025857 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[25\] controller.v(173) " "Inferred latch for \"data_3\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025858 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[26\] controller.v(173) " "Inferred latch for \"data_3\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025858 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[27\] controller.v(173) " "Inferred latch for \"data_3\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025858 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[28\] controller.v(173) " "Inferred latch for \"data_3\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025858 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[29\] controller.v(173) " "Inferred latch for \"data_3\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025858 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[30\] controller.v(173) " "Inferred latch for \"data_3\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025859 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_3\[31\] controller.v(173) " "Inferred latch for \"data_3\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025859 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[0\] controller.v(173) " "Inferred latch for \"data_2\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025859 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[1\] controller.v(173) " "Inferred latch for \"data_2\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025859 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[2\] controller.v(173) " "Inferred latch for \"data_2\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025859 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[3\] controller.v(173) " "Inferred latch for \"data_2\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025859 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[4\] controller.v(173) " "Inferred latch for \"data_2\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025859 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[5\] controller.v(173) " "Inferred latch for \"data_2\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025860 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[6\] controller.v(173) " "Inferred latch for \"data_2\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025860 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[7\] controller.v(173) " "Inferred latch for \"data_2\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025860 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[8\] controller.v(173) " "Inferred latch for \"data_2\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025860 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[9\] controller.v(173) " "Inferred latch for \"data_2\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025860 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[10\] controller.v(173) " "Inferred latch for \"data_2\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025860 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[11\] controller.v(173) " "Inferred latch for \"data_2\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025860 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[12\] controller.v(173) " "Inferred latch for \"data_2\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025861 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[13\] controller.v(173) " "Inferred latch for \"data_2\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025861 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[14\] controller.v(173) " "Inferred latch for \"data_2\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025861 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[15\] controller.v(173) " "Inferred latch for \"data_2\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025861 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[16\] controller.v(173) " "Inferred latch for \"data_2\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025861 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[17\] controller.v(173) " "Inferred latch for \"data_2\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025861 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[18\] controller.v(173) " "Inferred latch for \"data_2\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025861 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[19\] controller.v(173) " "Inferred latch for \"data_2\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025862 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[20\] controller.v(173) " "Inferred latch for \"data_2\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025862 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[21\] controller.v(173) " "Inferred latch for \"data_2\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025862 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[22\] controller.v(173) " "Inferred latch for \"data_2\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025862 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[23\] controller.v(173) " "Inferred latch for \"data_2\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025862 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[24\] controller.v(173) " "Inferred latch for \"data_2\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025862 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[25\] controller.v(173) " "Inferred latch for \"data_2\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025862 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[26\] controller.v(173) " "Inferred latch for \"data_2\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025863 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[27\] controller.v(173) " "Inferred latch for \"data_2\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025863 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[28\] controller.v(173) " "Inferred latch for \"data_2\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025863 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[29\] controller.v(173) " "Inferred latch for \"data_2\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025863 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[30\] controller.v(173) " "Inferred latch for \"data_2\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025863 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[31\] controller.v(173) " "Inferred latch for \"data_2\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025863 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] controller.v(173) " "Inferred latch for \"data_1\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025863 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] controller.v(173) " "Inferred latch for \"data_1\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025864 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] controller.v(173) " "Inferred latch for \"data_1\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025864 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] controller.v(173) " "Inferred latch for \"data_1\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025864 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] controller.v(173) " "Inferred latch for \"data_1\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025864 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] controller.v(173) " "Inferred latch for \"data_1\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025864 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] controller.v(173) " "Inferred latch for \"data_1\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025864 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] controller.v(173) " "Inferred latch for \"data_1\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025865 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] controller.v(173) " "Inferred latch for \"data_1\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025865 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] controller.v(173) " "Inferred latch for \"data_1\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025865 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] controller.v(173) " "Inferred latch for \"data_1\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025866 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] controller.v(173) " "Inferred latch for \"data_1\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025866 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] controller.v(173) " "Inferred latch for \"data_1\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025866 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] controller.v(173) " "Inferred latch for \"data_1\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025866 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] controller.v(173) " "Inferred latch for \"data_1\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025866 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] controller.v(173) " "Inferred latch for \"data_1\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025867 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[16\] controller.v(173) " "Inferred latch for \"data_1\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025867 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[17\] controller.v(173) " "Inferred latch for \"data_1\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025867 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[18\] controller.v(173) " "Inferred latch for \"data_1\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025867 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[19\] controller.v(173) " "Inferred latch for \"data_1\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025867 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[20\] controller.v(173) " "Inferred latch for \"data_1\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025867 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[21\] controller.v(173) " "Inferred latch for \"data_1\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025867 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[22\] controller.v(173) " "Inferred latch for \"data_1\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025868 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[23\] controller.v(173) " "Inferred latch for \"data_1\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025868 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[24\] controller.v(173) " "Inferred latch for \"data_1\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025868 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[25\] controller.v(173) " "Inferred latch for \"data_1\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025868 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[26\] controller.v(173) " "Inferred latch for \"data_1\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025868 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[27\] controller.v(173) " "Inferred latch for \"data_1\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025868 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[28\] controller.v(173) " "Inferred latch for \"data_1\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025868 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[29\] controller.v(173) " "Inferred latch for \"data_1\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025869 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[30\] controller.v(173) " "Inferred latch for \"data_1\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025869 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[31\] controller.v(173) " "Inferred latch for \"data_1\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025869 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] controller.v(173) " "Inferred latch for \"s\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025869 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] controller.v(173) " "Inferred latch for \"s\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025869 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] controller.v(173) " "Inferred latch for \"s\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025869 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] controller.v(173) " "Inferred latch for \"s\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025869 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] controller.v(173) " "Inferred latch for \"s\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025870 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] controller.v(173) " "Inferred latch for \"s\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025870 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] controller.v(173) " "Inferred latch for \"s\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025870 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] controller.v(173) " "Inferred latch for \"s\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025870 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] controller.v(173) " "Inferred latch for \"s\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025870 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] controller.v(173) " "Inferred latch for \"s\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025870 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[10\] controller.v(173) " "Inferred latch for \"s\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025871 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[11\] controller.v(173) " "Inferred latch for \"s\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025871 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[12\] controller.v(173) " "Inferred latch for \"s\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025871 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[13\] controller.v(173) " "Inferred latch for \"s\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025871 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[14\] controller.v(173) " "Inferred latch for \"s\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025871 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[15\] controller.v(173) " "Inferred latch for \"s\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025871 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[16\] controller.v(173) " "Inferred latch for \"s\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025871 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[17\] controller.v(173) " "Inferred latch for \"s\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025871 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[18\] controller.v(173) " "Inferred latch for \"s\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025872 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[19\] controller.v(173) " "Inferred latch for \"s\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025872 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[20\] controller.v(173) " "Inferred latch for \"s\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025872 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[21\] controller.v(173) " "Inferred latch for \"s\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025872 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[22\] controller.v(173) " "Inferred latch for \"s\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025873 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[23\] controller.v(173) " "Inferred latch for \"s\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025873 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[24\] controller.v(173) " "Inferred latch for \"s\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025873 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[25\] controller.v(173) " "Inferred latch for \"s\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025873 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[26\] controller.v(173) " "Inferred latch for \"s\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025873 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[27\] controller.v(173) " "Inferred latch for \"s\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025874 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[28\] controller.v(173) " "Inferred latch for \"s\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025874 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[29\] controller.v(173) " "Inferred latch for \"s\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025874 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[30\] controller.v(173) " "Inferred latch for \"s\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025874 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[31\] controller.v(173) " "Inferred latch for \"s\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025874 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[0\] controller.v(173) " "Inferred latch for \"output_read_addr\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025874 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[1\] controller.v(173) " "Inferred latch for \"output_read_addr\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025874 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[2\] controller.v(173) " "Inferred latch for \"output_read_addr\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025875 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[3\] controller.v(173) " "Inferred latch for \"output_read_addr\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025875 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[4\] controller.v(173) " "Inferred latch for \"output_read_addr\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025875 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[5\] controller.v(173) " "Inferred latch for \"output_read_addr\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025875 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[6\] controller.v(173) " "Inferred latch for \"output_read_addr\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025875 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[7\] controller.v(173) " "Inferred latch for \"output_read_addr\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025875 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[8\] controller.v(173) " "Inferred latch for \"output_read_addr\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025875 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[9\] controller.v(173) " "Inferred latch for \"output_read_addr\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025876 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[10\] controller.v(173) " "Inferred latch for \"output_read_addr\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025876 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[11\] controller.v(173) " "Inferred latch for \"output_read_addr\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025876 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_addr\[12\] controller.v(173) " "Inferred latch for \"output_read_addr\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025876 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[0\] controller.v(173) " "Inferred latch for \"l\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025876 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[1\] controller.v(173) " "Inferred latch for \"l\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025876 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[2\] controller.v(173) " "Inferred latch for \"l\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025877 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[3\] controller.v(173) " "Inferred latch for \"l\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025877 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[4\] controller.v(173) " "Inferred latch for \"l\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025877 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[5\] controller.v(173) " "Inferred latch for \"l\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025877 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[6\] controller.v(173) " "Inferred latch for \"l\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025877 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[7\] controller.v(173) " "Inferred latch for \"l\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025877 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[8\] controller.v(173) " "Inferred latch for \"l\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025877 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[9\] controller.v(173) " "Inferred latch for \"l\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025878 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[10\] controller.v(173) " "Inferred latch for \"l\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025878 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[11\] controller.v(173) " "Inferred latch for \"l\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025878 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[12\] controller.v(173) " "Inferred latch for \"l\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025878 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[13\] controller.v(173) " "Inferred latch for \"l\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025878 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[14\] controller.v(173) " "Inferred latch for \"l\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025878 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[15\] controller.v(173) " "Inferred latch for \"l\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025878 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[16\] controller.v(173) " "Inferred latch for \"l\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025879 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[17\] controller.v(173) " "Inferred latch for \"l\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025879 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[18\] controller.v(173) " "Inferred latch for \"l\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025879 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[19\] controller.v(173) " "Inferred latch for \"l\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025879 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[20\] controller.v(173) " "Inferred latch for \"l\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025879 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[21\] controller.v(173) " "Inferred latch for \"l\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025880 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[22\] controller.v(173) " "Inferred latch for \"l\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025880 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[23\] controller.v(173) " "Inferred latch for \"l\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025880 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[24\] controller.v(173) " "Inferred latch for \"l\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025881 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[25\] controller.v(173) " "Inferred latch for \"l\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025881 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[26\] controller.v(173) " "Inferred latch for \"l\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025881 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[27\] controller.v(173) " "Inferred latch for \"l\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025881 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[28\] controller.v(173) " "Inferred latch for \"l\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025881 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[29\] controller.v(173) " "Inferred latch for \"l\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025881 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[30\] controller.v(173) " "Inferred latch for \"l\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025881 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[31\] controller.v(173) " "Inferred latch for \"l\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025882 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[0\] controller.v(173) " "Inferred latch for \"k\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025882 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[1\] controller.v(173) " "Inferred latch for \"k\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025882 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[2\] controller.v(173) " "Inferred latch for \"k\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025882 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[3\] controller.v(173) " "Inferred latch for \"k\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025882 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[4\] controller.v(173) " "Inferred latch for \"k\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025882 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[5\] controller.v(173) " "Inferred latch for \"k\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025883 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[6\] controller.v(173) " "Inferred latch for \"k\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025883 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[7\] controller.v(173) " "Inferred latch for \"k\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025883 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[8\] controller.v(173) " "Inferred latch for \"k\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025883 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[9\] controller.v(173) " "Inferred latch for \"k\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025883 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[10\] controller.v(173) " "Inferred latch for \"k\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025883 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[11\] controller.v(173) " "Inferred latch for \"k\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025884 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[12\] controller.v(173) " "Inferred latch for \"k\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025884 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[13\] controller.v(173) " "Inferred latch for \"k\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025884 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[14\] controller.v(173) " "Inferred latch for \"k\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025884 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[15\] controller.v(173) " "Inferred latch for \"k\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025884 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[16\] controller.v(173) " "Inferred latch for \"k\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025884 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[17\] controller.v(173) " "Inferred latch for \"k\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025885 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[18\] controller.v(173) " "Inferred latch for \"k\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025885 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[19\] controller.v(173) " "Inferred latch for \"k\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025885 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[20\] controller.v(173) " "Inferred latch for \"k\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025885 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[21\] controller.v(173) " "Inferred latch for \"k\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025885 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[22\] controller.v(173) " "Inferred latch for \"k\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025885 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[23\] controller.v(173) " "Inferred latch for \"k\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025886 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[24\] controller.v(173) " "Inferred latch for \"k\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025886 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[25\] controller.v(173) " "Inferred latch for \"k\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025886 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[26\] controller.v(173) " "Inferred latch for \"k\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025886 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[27\] controller.v(173) " "Inferred latch for \"k\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025886 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[28\] controller.v(173) " "Inferred latch for \"k\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025886 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[29\] controller.v(173) " "Inferred latch for \"k\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025887 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[30\] controller.v(173) " "Inferred latch for \"k\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025887 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[31\] controller.v(173) " "Inferred latch for \"k\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025888 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_read_en controller.v(173) " "Inferred latch for \"output_read_en\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025888 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_en controller.v(173) " "Inferred latch for \"output_write_en\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025888 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[0\] controller.v(173) " "Inferred latch for \"output_write_addr\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025888 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[1\] controller.v(173) " "Inferred latch for \"output_write_addr\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025889 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[2\] controller.v(173) " "Inferred latch for \"output_write_addr\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025889 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[3\] controller.v(173) " "Inferred latch for \"output_write_addr\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025889 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[4\] controller.v(173) " "Inferred latch for \"output_write_addr\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025889 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[5\] controller.v(173) " "Inferred latch for \"output_write_addr\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025889 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[6\] controller.v(173) " "Inferred latch for \"output_write_addr\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025889 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[7\] controller.v(173) " "Inferred latch for \"output_write_addr\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025890 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[8\] controller.v(173) " "Inferred latch for \"output_write_addr\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025890 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[9\] controller.v(173) " "Inferred latch for \"output_write_addr\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025890 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[10\] controller.v(173) " "Inferred latch for \"output_write_addr\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025890 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[11\] controller.v(173) " "Inferred latch for \"output_write_addr\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025890 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_write_addr\[12\] controller.v(173) " "Inferred latch for \"output_write_addr\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025890 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[0\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025890 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[1\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025891 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[2\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025891 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[3\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025891 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[4\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025891 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[5\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025891 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[6\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025891 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[7\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025891 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[8\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025892 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[9\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025892 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[10\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025892 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[11\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025892 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[12\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025892 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[13\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025892 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[14\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025893 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[15\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025893 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[16\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025893 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[17\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025893 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[18\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025893 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[19\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025893 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[20\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025893 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[21\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025894 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[22\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025894 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[23\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025894 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[24\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025894 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[25\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025895 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[26\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025895 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[27\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025896 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[28\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025896 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[29\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025896 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[30\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025896 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_ram_data_in\[31\] controller.v(173) " "Inferred latch for \"output_ram_data_in\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025896 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[0\] controller.v(173) " "Inferred latch for \"proc_read_addr\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025896 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[1\] controller.v(173) " "Inferred latch for \"proc_read_addr\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025897 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[2\] controller.v(173) " "Inferred latch for \"proc_read_addr\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025897 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[3\] controller.v(173) " "Inferred latch for \"proc_read_addr\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025897 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[4\] controller.v(173) " "Inferred latch for \"proc_read_addr\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025897 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[5\] controller.v(173) " "Inferred latch for \"proc_read_addr\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025897 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[6\] controller.v(173) " "Inferred latch for \"proc_read_addr\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025897 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[7\] controller.v(173) " "Inferred latch for \"proc_read_addr\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025897 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[8\] controller.v(173) " "Inferred latch for \"proc_read_addr\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025898 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[9\] controller.v(173) " "Inferred latch for \"proc_read_addr\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025898 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[10\] controller.v(173) " "Inferred latch for \"proc_read_addr\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025898 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[11\] controller.v(173) " "Inferred latch for \"proc_read_addr\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025898 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_addr\[12\] controller.v(173) " "Inferred latch for \"proc_read_addr\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025899 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[0\] controller.v(173) " "Inferred latch for \"internal_state\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025899 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[1\] controller.v(173) " "Inferred latch for \"internal_state\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025899 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[2\] controller.v(173) " "Inferred latch for \"internal_state\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025900 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[3\] controller.v(173) " "Inferred latch for \"internal_state\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025900 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[4\] controller.v(173) " "Inferred latch for \"internal_state\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025900 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[5\] controller.v(173) " "Inferred latch for \"internal_state\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025901 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[6\] controller.v(173) " "Inferred latch for \"internal_state\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025901 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[7\] controller.v(173) " "Inferred latch for \"internal_state\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025901 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[8\] controller.v(173) " "Inferred latch for \"internal_state\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025902 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[9\] controller.v(173) " "Inferred latch for \"internal_state\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025902 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[10\] controller.v(173) " "Inferred latch for \"internal_state\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025903 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[11\] controller.v(173) " "Inferred latch for \"internal_state\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025904 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[12\] controller.v(173) " "Inferred latch for \"internal_state\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025904 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[13\] controller.v(173) " "Inferred latch for \"internal_state\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025904 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[14\] controller.v(173) " "Inferred latch for \"internal_state\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025904 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[15\] controller.v(173) " "Inferred latch for \"internal_state\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025905 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[16\] controller.v(173) " "Inferred latch for \"internal_state\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025905 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[17\] controller.v(173) " "Inferred latch for \"internal_state\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025905 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[18\] controller.v(173) " "Inferred latch for \"internal_state\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025906 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[19\] controller.v(173) " "Inferred latch for \"internal_state\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025906 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[20\] controller.v(173) " "Inferred latch for \"internal_state\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025906 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[21\] controller.v(173) " "Inferred latch for \"internal_state\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025907 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[22\] controller.v(173) " "Inferred latch for \"internal_state\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025907 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[23\] controller.v(173) " "Inferred latch for \"internal_state\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025907 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[24\] controller.v(173) " "Inferred latch for \"internal_state\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025908 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[25\] controller.v(173) " "Inferred latch for \"internal_state\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025908 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[26\] controller.v(173) " "Inferred latch for \"internal_state\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025908 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[27\] controller.v(173) " "Inferred latch for \"internal_state\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025909 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[28\] controller.v(173) " "Inferred latch for \"internal_state\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025909 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[29\] controller.v(173) " "Inferred latch for \"internal_state\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025910 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[30\] controller.v(173) " "Inferred latch for \"internal_state\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025910 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state\[31\] controller.v(173) " "Inferred latch for \"internal_state\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025911 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_write_en controller.v(173) " "Inferred latch for \"delay_write_en\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025911 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_en controller.v(173) " "Inferred latch for \"delay_read_en\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025911 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[0\] controller.v(173) " "Inferred latch for \"delay_read_addr\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025911 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[1\] controller.v(173) " "Inferred latch for \"delay_read_addr\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025912 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[2\] controller.v(173) " "Inferred latch for \"delay_read_addr\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025912 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[3\] controller.v(173) " "Inferred latch for \"delay_read_addr\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025912 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[4\] controller.v(173) " "Inferred latch for \"delay_read_addr\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025912 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[5\] controller.v(173) " "Inferred latch for \"delay_read_addr\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025912 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[6\] controller.v(173) " "Inferred latch for \"delay_read_addr\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025912 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[7\] controller.v(173) " "Inferred latch for \"delay_read_addr\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025913 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[8\] controller.v(173) " "Inferred latch for \"delay_read_addr\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025913 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[9\] controller.v(173) " "Inferred latch for \"delay_read_addr\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025913 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[10\] controller.v(173) " "Inferred latch for \"delay_read_addr\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025913 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[11\] controller.v(173) " "Inferred latch for \"delay_read_addr\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025913 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_read_addr\[12\] controller.v(173) " "Inferred latch for \"delay_read_addr\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025913 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[0\] controller.v(173) " "Inferred latch for \"p\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025914 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[1\] controller.v(173) " "Inferred latch for \"p\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025914 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[2\] controller.v(173) " "Inferred latch for \"p\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025914 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[3\] controller.v(173) " "Inferred latch for \"p\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025914 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[4\] controller.v(173) " "Inferred latch for \"p\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025914 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[5\] controller.v(173) " "Inferred latch for \"p\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025915 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[6\] controller.v(173) " "Inferred latch for \"p\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025915 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[7\] controller.v(173) " "Inferred latch for \"p\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025915 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[8\] controller.v(173) " "Inferred latch for \"p\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025915 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[9\] controller.v(173) " "Inferred latch for \"p\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025915 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[10\] controller.v(173) " "Inferred latch for \"p\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025915 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[11\] controller.v(173) " "Inferred latch for \"p\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025916 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[12\] controller.v(173) " "Inferred latch for \"p\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025916 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[13\] controller.v(173) " "Inferred latch for \"p\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025916 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[14\] controller.v(173) " "Inferred latch for \"p\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025916 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[15\] controller.v(173) " "Inferred latch for \"p\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025916 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[16\] controller.v(173) " "Inferred latch for \"p\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025917 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[17\] controller.v(173) " "Inferred latch for \"p\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025917 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[18\] controller.v(173) " "Inferred latch for \"p\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025918 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[19\] controller.v(173) " "Inferred latch for \"p\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025918 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[20\] controller.v(173) " "Inferred latch for \"p\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025918 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[21\] controller.v(173) " "Inferred latch for \"p\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025918 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[22\] controller.v(173) " "Inferred latch for \"p\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025919 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[23\] controller.v(173) " "Inferred latch for \"p\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025919 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[24\] controller.v(173) " "Inferred latch for \"p\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025919 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[25\] controller.v(173) " "Inferred latch for \"p\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025919 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[26\] controller.v(173) " "Inferred latch for \"p\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025919 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[27\] controller.v(173) " "Inferred latch for \"p\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025919 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[28\] controller.v(173) " "Inferred latch for \"p\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025919 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[29\] controller.v(173) " "Inferred latch for \"p\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025920 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[30\] controller.v(173) " "Inferred latch for \"p\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025920 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[31\] controller.v(173) " "Inferred latch for \"p\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025920 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_read_en controller.v(173) " "Inferred latch for \"proc_read_en\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025920 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_en controller.v(173) " "Inferred latch for \"proc_write_en\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025920 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[0\] controller.v(173) " "Inferred latch for \"proc_write_addr\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025921 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[1\] controller.v(173) " "Inferred latch for \"proc_write_addr\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025921 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[2\] controller.v(173) " "Inferred latch for \"proc_write_addr\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025921 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[3\] controller.v(173) " "Inferred latch for \"proc_write_addr\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025921 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[4\] controller.v(173) " "Inferred latch for \"proc_write_addr\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025921 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[5\] controller.v(173) " "Inferred latch for \"proc_write_addr\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025922 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[6\] controller.v(173) " "Inferred latch for \"proc_write_addr\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025922 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[7\] controller.v(173) " "Inferred latch for \"proc_write_addr\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025922 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[8\] controller.v(173) " "Inferred latch for \"proc_write_addr\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025922 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[9\] controller.v(173) " "Inferred latch for \"proc_write_addr\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025922 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[10\] controller.v(173) " "Inferred latch for \"proc_write_addr\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025922 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[11\] controller.v(173) " "Inferred latch for \"proc_write_addr\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025923 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_write_addr\[12\] controller.v(173) " "Inferred latch for \"proc_write_addr\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025923 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[0\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025923 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[1\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025924 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[2\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025924 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[3\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025925 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[4\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025925 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[5\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025926 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[6\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025926 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[7\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025926 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[8\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025926 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[9\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025927 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[10\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025927 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[11\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025927 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[12\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025927 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[13\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025927 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[14\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025928 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[15\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025928 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[16\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025928 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[17\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025928 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[18\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025928 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[19\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025928 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[20\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025929 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[21\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025929 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[22\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025929 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[23\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025929 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[24\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025929 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[25\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025929 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[26\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025929 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[27\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025930 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[28\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025930 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[29\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025930 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[30\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025930 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proc_ram_data_in\[31\] controller.v(173) " "Inferred latch for \"proc_ram_data_in\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025930 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_en controller.v(173) " "Inferred latch for \"filt_read_en\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025931 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[0\] controller.v(173) " "Inferred latch for \"filt_read_addr\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025931 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[1\] controller.v(173) " "Inferred latch for \"filt_read_addr\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025931 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[2\] controller.v(173) " "Inferred latch for \"filt_read_addr\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025931 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[3\] controller.v(173) " "Inferred latch for \"filt_read_addr\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025931 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[4\] controller.v(173) " "Inferred latch for \"filt_read_addr\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025931 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[5\] controller.v(173) " "Inferred latch for \"filt_read_addr\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025932 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[6\] controller.v(173) " "Inferred latch for \"filt_read_addr\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025932 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[7\] controller.v(173) " "Inferred latch for \"filt_read_addr\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025932 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[8\] controller.v(173) " "Inferred latch for \"filt_read_addr\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025932 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[9\] controller.v(173) " "Inferred latch for \"filt_read_addr\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025933 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filt_read_addr\[10\] controller.v(173) " "Inferred latch for \"filt_read_addr\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025933 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] controller.v(173) " "Inferred latch for \"q\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025933 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] controller.v(173) " "Inferred latch for \"q\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025933 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] controller.v(173) " "Inferred latch for \"q\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025933 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] controller.v(173) " "Inferred latch for \"q\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025934 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] controller.v(173) " "Inferred latch for \"q\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025934 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] controller.v(173) " "Inferred latch for \"q\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025934 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] controller.v(173) " "Inferred latch for \"q\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025934 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] controller.v(173) " "Inferred latch for \"q\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025934 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] controller.v(173) " "Inferred latch for \"q\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025934 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] controller.v(173) " "Inferred latch for \"q\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025935 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] controller.v(173) " "Inferred latch for \"q\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025935 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] controller.v(173) " "Inferred latch for \"q\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025935 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] controller.v(173) " "Inferred latch for \"q\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025935 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] controller.v(173) " "Inferred latch for \"q\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025935 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] controller.v(173) " "Inferred latch for \"q\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025935 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] controller.v(173) " "Inferred latch for \"q\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025935 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] controller.v(173) " "Inferred latch for \"q\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025936 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] controller.v(173) " "Inferred latch for \"q\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025936 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] controller.v(173) " "Inferred latch for \"q\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025936 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] controller.v(173) " "Inferred latch for \"q\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025936 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] controller.v(173) " "Inferred latch for \"q\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025936 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] controller.v(173) " "Inferred latch for \"q\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025937 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] controller.v(173) " "Inferred latch for \"q\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025937 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] controller.v(173) " "Inferred latch for \"q\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025937 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] controller.v(173) " "Inferred latch for \"q\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025937 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] controller.v(173) " "Inferred latch for \"q\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025937 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] controller.v(173) " "Inferred latch for \"q\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025938 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] controller.v(173) " "Inferred latch for \"q\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025938 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] controller.v(173) " "Inferred latch for \"q\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025938 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] controller.v(173) " "Inferred latch for \"q\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025938 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] controller.v(173) " "Inferred latch for \"q\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025938 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] controller.v(173) " "Inferred latch for \"q\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025939 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset controller.v(173) " "Inferred latch for \"reset\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025939 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] controller.v(173) " "Inferred latch for \"i\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025939 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] controller.v(173) " "Inferred latch for \"i\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025940 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] controller.v(173) " "Inferred latch for \"i\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025940 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] controller.v(173) " "Inferred latch for \"i\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025941 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] controller.v(173) " "Inferred latch for \"i\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025941 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] controller.v(173) " "Inferred latch for \"i\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025941 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] controller.v(173) " "Inferred latch for \"i\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025941 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] controller.v(173) " "Inferred latch for \"i\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025942 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] controller.v(173) " "Inferred latch for \"i\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025942 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] controller.v(173) " "Inferred latch for \"i\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025942 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] controller.v(173) " "Inferred latch for \"i\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025942 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] controller.v(173) " "Inferred latch for \"i\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] controller.v(173) " "Inferred latch for \"i\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] controller.v(173) " "Inferred latch for \"i\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] controller.v(173) " "Inferred latch for \"i\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] controller.v(173) " "Inferred latch for \"i\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025944 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[16\] controller.v(173) " "Inferred latch for \"i\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025944 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[17\] controller.v(173) " "Inferred latch for \"i\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025944 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[18\] controller.v(173) " "Inferred latch for \"i\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025944 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[19\] controller.v(173) " "Inferred latch for \"i\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025945 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[20\] controller.v(173) " "Inferred latch for \"i\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025945 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[21\] controller.v(173) " "Inferred latch for \"i\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025945 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[22\] controller.v(173) " "Inferred latch for \"i\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025945 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[23\] controller.v(173) " "Inferred latch for \"i\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025946 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[24\] controller.v(173) " "Inferred latch for \"i\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025946 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[25\] controller.v(173) " "Inferred latch for \"i\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025946 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[26\] controller.v(173) " "Inferred latch for \"i\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025946 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[27\] controller.v(173) " "Inferred latch for \"i\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025947 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[28\] controller.v(173) " "Inferred latch for \"i\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025947 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[29\] controller.v(173) " "Inferred latch for \"i\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025947 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[30\] controller.v(173) " "Inferred latch for \"i\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025948 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] controller.v(173) " "Inferred latch for \"i\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025948 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[0\] controller.v(173) " "Inferred latch for \"j\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025948 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[1\] controller.v(173) " "Inferred latch for \"j\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025948 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[2\] controller.v(173) " "Inferred latch for \"j\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025949 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[3\] controller.v(173) " "Inferred latch for \"j\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025949 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[4\] controller.v(173) " "Inferred latch for \"j\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025949 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[5\] controller.v(173) " "Inferred latch for \"j\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025949 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[6\] controller.v(173) " "Inferred latch for \"j\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025949 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[7\] controller.v(173) " "Inferred latch for \"j\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025949 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[8\] controller.v(173) " "Inferred latch for \"j\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025950 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[9\] controller.v(173) " "Inferred latch for \"j\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025950 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[10\] controller.v(173) " "Inferred latch for \"j\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025950 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[11\] controller.v(173) " "Inferred latch for \"j\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025950 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[12\] controller.v(173) " "Inferred latch for \"j\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025950 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[13\] controller.v(173) " "Inferred latch for \"j\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025951 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[14\] controller.v(173) " "Inferred latch for \"j\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025951 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[15\] controller.v(173) " "Inferred latch for \"j\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025951 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[16\] controller.v(173) " "Inferred latch for \"j\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025951 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[17\] controller.v(173) " "Inferred latch for \"j\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025951 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[18\] controller.v(173) " "Inferred latch for \"j\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025951 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[19\] controller.v(173) " "Inferred latch for \"j\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025952 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[20\] controller.v(173) " "Inferred latch for \"j\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025952 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[21\] controller.v(173) " "Inferred latch for \"j\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025952 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[22\] controller.v(173) " "Inferred latch for \"j\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025952 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[23\] controller.v(173) " "Inferred latch for \"j\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025952 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[24\] controller.v(173) " "Inferred latch for \"j\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025952 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[25\] controller.v(173) " "Inferred latch for \"j\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025953 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[26\] controller.v(173) " "Inferred latch for \"j\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025953 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[27\] controller.v(173) " "Inferred latch for \"j\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025953 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[28\] controller.v(173) " "Inferred latch for \"j\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025953 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[29\] controller.v(173) " "Inferred latch for \"j\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025953 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[30\] controller.v(173) " "Inferred latch for \"j\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025954 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[31\] controller.v(173) " "Inferred latch for \"j\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025954 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[0\] controller.v(173) " "Inferred latch for \"filtering\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025954 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[1\] controller.v(173) " "Inferred latch for \"filtering\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025955 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[2\] controller.v(173) " "Inferred latch for \"filtering\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025955 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[3\] controller.v(173) " "Inferred latch for \"filtering\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025956 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[4\] controller.v(173) " "Inferred latch for \"filtering\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025956 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[5\] controller.v(173) " "Inferred latch for \"filtering\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025956 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[6\] controller.v(173) " "Inferred latch for \"filtering\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025956 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[7\] controller.v(173) " "Inferred latch for \"filtering\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025956 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[8\] controller.v(173) " "Inferred latch for \"filtering\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025956 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[9\] controller.v(173) " "Inferred latch for \"filtering\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025957 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[10\] controller.v(173) " "Inferred latch for \"filtering\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025957 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[11\] controller.v(173) " "Inferred latch for \"filtering\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025957 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[12\] controller.v(173) " "Inferred latch for \"filtering\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025957 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[13\] controller.v(173) " "Inferred latch for \"filtering\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025957 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[14\] controller.v(173) " "Inferred latch for \"filtering\[14\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025958 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[15\] controller.v(173) " "Inferred latch for \"filtering\[15\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025958 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[16\] controller.v(173) " "Inferred latch for \"filtering\[16\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025958 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[17\] controller.v(173) " "Inferred latch for \"filtering\[17\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025958 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[18\] controller.v(173) " "Inferred latch for \"filtering\[18\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025958 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[19\] controller.v(173) " "Inferred latch for \"filtering\[19\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025959 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[20\] controller.v(173) " "Inferred latch for \"filtering\[20\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025959 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[21\] controller.v(173) " "Inferred latch for \"filtering\[21\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025959 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[22\] controller.v(173) " "Inferred latch for \"filtering\[22\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025959 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[23\] controller.v(173) " "Inferred latch for \"filtering\[23\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025959 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[24\] controller.v(173) " "Inferred latch for \"filtering\[24\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025959 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[25\] controller.v(173) " "Inferred latch for \"filtering\[25\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025960 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[26\] controller.v(173) " "Inferred latch for \"filtering\[26\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025960 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[27\] controller.v(173) " "Inferred latch for \"filtering\[27\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025960 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[28\] controller.v(173) " "Inferred latch for \"filtering\[28\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025960 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[29\] controller.v(173) " "Inferred latch for \"filtering\[29\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025960 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[30\] controller.v(173) " "Inferred latch for \"filtering\[30\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025961 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filtering\[31\] controller.v(173) " "Inferred latch for \"filtering\[31\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025961 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_en controller.v(173) " "Inferred latch for \"ram_read_en\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025961 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[0\] controller.v(173) " "Inferred latch for \"ram_read_addr\[0\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025961 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[1\] controller.v(173) " "Inferred latch for \"ram_read_addr\[1\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025962 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[2\] controller.v(173) " "Inferred latch for \"ram_read_addr\[2\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025962 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[3\] controller.v(173) " "Inferred latch for \"ram_read_addr\[3\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025962 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[4\] controller.v(173) " "Inferred latch for \"ram_read_addr\[4\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025963 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[5\] controller.v(173) " "Inferred latch for \"ram_read_addr\[5\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025963 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[6\] controller.v(173) " "Inferred latch for \"ram_read_addr\[6\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025963 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[7\] controller.v(173) " "Inferred latch for \"ram_read_addr\[7\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025963 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[8\] controller.v(173) " "Inferred latch for \"ram_read_addr\[8\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025963 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[9\] controller.v(173) " "Inferred latch for \"ram_read_addr\[9\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025964 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[10\] controller.v(173) " "Inferred latch for \"ram_read_addr\[10\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025964 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[11\] controller.v(173) " "Inferred latch for \"ram_read_addr\[11\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025964 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[12\] controller.v(173) " "Inferred latch for \"ram_read_addr\[12\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025964 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read_addr\[13\] controller.v(173) " "Inferred latch for \"ram_read_addr\[13\]\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025964 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.1001 controller.v(173) " "Inferred latch for \"state.1001\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025964 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.1000 controller.v(173) " "Inferred latch for \"state.1000\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025965 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.0111 controller.v(173) " "Inferred latch for \"state.0111\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025965 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.0110 controller.v(173) " "Inferred latch for \"state.0110\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025965 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.0101 controller.v(173) " "Inferred latch for \"state.0101\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025966 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.0100 controller.v(173) " "Inferred latch for \"state.0100\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025966 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.0011 controller.v(173) " "Inferred latch for \"state.0011\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025966 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.0010 controller.v(173) " "Inferred latch for \"state.0010\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025966 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.0001 controller.v(173) " "Inferred latch for \"state.0001\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025967 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.phaselock_s controller.v(173) " "Inferred latch for \"state.phaselock_s\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025967 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pll_reset controller.v(173) " "Inferred latch for \"pll_reset\" at controller.v(173)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451025967 "|controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll1\"" {  } { { "controller.v" "pll1" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll1\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll1\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll1\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026220 ""}  } { { "PLL.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451026219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/PLL_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451026304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451026304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "communication communication:com " "Elaborating entity \"communication\" for hierarchy \"communication:com\"" {  } { { "controller.v" "com" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DATA_BUFF communication.v(21) " "Verilog HDL or VHDL warning at communication.v(21): object \"DATA_BUFF\" assigned a value but never read" {  } { { "communication.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/communication.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701451026310 "|controller|communication:com"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 communication.v(56) " "Verilog HDL assignment warning at communication.v(56): truncated value with size 32 to match size of target (14)" {  } { { "communication.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/communication.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451026310 "|controller|communication:com"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wr_address communication.v(12) " "Output port \"wr_address\" at communication.v(12) has no driver" {  } { { "communication.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/communication.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701451026310 "|controller|communication:com"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX communication:com\|TX:C1 " "Elaborating entity \"TX\" for hierarchy \"communication:com\|TX:C1\"" {  } { { "communication.v" "C1" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/communication.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TX.v(26) " "Verilog HDL assignment warning at TX.v(26): truncated value with size 32 to match size of target (13)" {  } { { "TX.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/TX.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451026312 "|controller|communication:com|TX:C1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TX.v(34) " "Verilog HDL assignment warning at TX.v(34): truncated value with size 32 to match size of target (4)" {  } { { "TX.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/TX.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451026312 "|controller|communication:com|TX:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX communication:com\|RX:C2 " "Elaborating entity \"RX\" for hierarchy \"communication:com\|RX:C2\"" {  } { { "communication.v" "C2" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/communication.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RX.v(25) " "Verilog HDL assignment warning at RX.v(25): truncated value with size 32 to match size of target (13)" {  } { { "RX.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/RX.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451026314 "|controller|communication:com|RX:C2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RX.v(33) " "Verilog HDL assignment warning at RX.v(33): truncated value with size 32 to match size of target (4)" {  } { { "RX.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/RX.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701451026314 "|controller|communication:com|RX:C2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:rr1 " "Elaborating entity \"ram\" for hierarchy \"ram:rr1\"" {  } { { "controller.v" "rr1" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:rr1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:rr1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:rr1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:rr1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:rr1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:rr1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/manav/intelFPGA_lite/Projects/IC_design/Beamformer/beamformer/raw_data.mif " "Parameter \"init_file\" = \"/home/manav/intelFPGA_lite/Projects/IC_design/Beamformer/beamformer/raw_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026353 ""}  } { { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451026353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fj32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fj32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fj32 " "Found entity 1: altsyncram_fj32" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451026439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451026439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fj32 ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated " "Elaborating entity \"altsyncram_fj32\" for hierarchy \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451026504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451026504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_fj32.tdf" "decode2" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mux_iob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451026566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451026566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|mux_iob:mux3 " "Elaborating entity \"mux_iob\" for hierarchy \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|mux_iob:mux3\"" {  } { { "db/altsyncram_fj32.tdf" "mux3" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_test filter_test:ff1 " "Elaborating entity \"filter_test\" for hierarchy \"filter_test:ff1\"" {  } { { "controller.v" "ff1" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LP filter_test:ff1\|LP:lp1 " "Elaborating entity \"LP\" for hierarchy \"filter_test:ff1\|LP:lp1\"" {  } { { "filter_test.v" "lp1" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LP_0002 filter_test:ff1\|LP:lp1\|LP_0002:lp_inst " "Elaborating entity \"LP_0002\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\"" {  } { { "LP.v" "lp_inst" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026578 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig LP_0002.vhd(54) " "Verilog HDL or VHDL warning at LP_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "LP/LP_0002.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701451026579 "|filter_test|LP:lp1|LP_0002:lp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LP_0002_ast filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst " "Elaborating entity \"LP_0002_ast\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\"" {  } { { "LP/LP_0002.vhd" "LP_0002_ast_inst" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026580 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core LP_0002_ast.vhd(210) " "VHDL Signal Declaration warning at LP_0002_ast.vhd(210): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LP/LP_0002_ast.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 210 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701451026582 "|filter_test|LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "LP/LP_0002_ast.vhd" "sink" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "LP/LP_0002_ast.vhd" "source" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "LP/LP_0002_ast.vhd" "intf_ctrl" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LP_0002_rtl_core filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"LP_0002_rtl_core\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "LP/LP_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11\"" {  } { { "LP/LP_0002_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_phasedelay0_q_11" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_20_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026685 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451026685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2eu " "Found entity 1: mult_2eu" {  } { { "db/mult_2eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_2eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451026746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451026746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component\|mult_2eu:auto_generated " "Elaborating entity \"mult_2eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component\|mult_2eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_14_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1537 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026775 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1537 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451026775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6eu " "Found entity 1: mult_6eu" {  } { { "db/mult_6eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_6eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451026837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451026837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\|mult_6eu:auto_generated " "Elaborating entity \"mult_6eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\|mult_6eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_12_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1639 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026848 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1639 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451026848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1eu " "Found entity 1: mult_1eu" {  } { { "db/mult_1eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_1eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451026909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451026909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\|mult_1eu:auto_generated " "Elaborating entity \"mult_1eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\|mult_1eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_10_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1725 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026923 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1725 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451026923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8eu " "Found entity 1: mult_8eu" {  } { { "db/mult_8eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_8eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451026983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451026983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_8eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component\|mult_8eu:auto_generated " "Elaborating entity \"mult_8eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component\|mult_8eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_9_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1771 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451026993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451026994 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1771 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451026994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_8_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1804 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027005 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1804 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451027005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4eu " "Found entity 1: mult_4eu" {  } { { "db/mult_4eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_4eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451027066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451027066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component\|mult_4eu:auto_generated " "Elaborating entity \"mult_4eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component\|mult_4eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_7_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1876 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027078 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1876 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451027078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_11\"" {  } { { "LP/LP_0002_rtl_core.vhd" "d_u0_m0_wo0_memread_q_11" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 3403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_sym_add0_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_sym_add0_q_13\"" {  } { { "LP/LP_0002_rtl_core.vhd" "d_u0_m0_wo0_sym_add0_q_13" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 3431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_6_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 3777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 3777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027177 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 3777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451027177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5eu " "Found entity 1: mult_5eu" {  } { { "db/mult_5eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_5eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451027240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451027240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component\|mult_5eu:auto_generated " "Elaborating entity \"mult_5eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component\|mult_5eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_2_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4053 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027250 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4053 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451027250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9eu " "Found entity 1: mult_9eu" {  } { { "db/mult_9eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_9eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451027311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451027311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component\|mult_9eu:auto_generated " "Elaborating entity \"mult_9eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component\|mult_9eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4171 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027319 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4171 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451027319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3eu " "Found entity 1: mult_3eu" {  } { { "db/mult_3eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_3eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451027408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451027408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\|mult_3eu:auto_generated " "Elaborating entity \"mult_3eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\|mult_3eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16\"" {  } { { "LP/LP_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_16" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:2:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:2:outp_blk\"" {  } { { "LP/LP_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:2:outp_blk" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filtered_ram filtered_ram:rr2 " "Elaborating entity \"filtered_ram\" for hierarchy \"filtered_ram:rr2\"" {  } { { "controller.v" "rr2" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram filtered_ram:rr2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"filtered_ram:rr2\|altsyncram:altsyncram_component\"" {  } { { "filtered_ram.v" "altsyncram_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filtered_ram:rr2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"filtered_ram:rr2\|altsyncram:altsyncram_component\"" {  } { { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filtered_ram:rr2\|altsyncram:altsyncram_component " "Instantiated megafunction \"filtered_ram:rr2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 96 " "Parameter \"width_a\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 96 " "Parameter \"width_b\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027466 ""}  } { { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451027466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ulq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ulq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ulq1 " "Found entity 1: altsyncram_ulq1" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451027704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451027704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ulq1 filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated " "Elaborating entity \"altsyncram_ulq1\" for hierarchy \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processed_ram processed_ram:rr3 " "Elaborating entity \"processed_ram\" for hierarchy \"processed_ram:rr3\"" {  } { { "controller.v" "rr3" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processed_ram:rr3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processed_ram:rr3\|altsyncram:altsyncram_component\"" {  } { { "processed_ram.v" "altsyncram_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processed_ram:rr3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processed_ram:rr3\|altsyncram:altsyncram_component\"" {  } { { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processed_ram:rr3\|altsyncram:altsyncram_component " "Instantiated megafunction \"processed_ram:rr3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 6144 " "Parameter \"numwords_b\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027778 ""}  } { { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451027778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_glq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_glq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_glq1 " "Found entity 1: altsyncram_glq1" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451027903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451027903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_glq1 processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated " "Elaborating entity \"altsyncram_glq1\" for hierarchy \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delays_ram delays_ram:rr4 " "Elaborating entity \"delays_ram\" for hierarchy \"delays_ram:rr4\"" {  } { { "controller.v" "rr4" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram delays_ram:rr4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"delays_ram:rr4\|altsyncram:altsyncram_component\"" {  } { { "delays_ram.v" "altsyncram_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "delays_ram:rr4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"delays_ram:rr4\|altsyncram:altsyncram_component\"" {  } { { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451027931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "delays_ram:rr4\|altsyncram:altsyncram_component " "Instantiated megafunction \"delays_ram:rr4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/manav/intelFPGA_lite/Projects/IC_design/delays.mif " "Parameter \"init_file\" = \"/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 6144 " "Parameter \"numwords_b\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451027931 ""}  } { { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451027931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q412.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q412.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q412 " "Found entity 1: altsyncram_q412" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451027999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451027999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q412 delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated " "Elaborating entity \"altsyncram_q412\" for hierarchy \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451028000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_ram output_ram:rr5 " "Elaborating entity \"output_ram\" for hierarchy \"output_ram:rr5\"" {  } { { "controller.v" "rr5" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451028020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_ram sum_ram:rr6 " "Elaborating entity \"sum_ram\" for hierarchy \"sum_ram:rr6\"" {  } { { "controller.v" "rr6" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451028043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sum_ram:rr6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sum_ram:rr6\|altsyncram:altsyncram_component\"" {  } { { "sum_ram.v" "altsyncram_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451028052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sum_ram:rr6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sum_ram:rr6\|altsyncram:altsyncram_component\"" {  } { { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451028054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sum_ram:rr6\|altsyncram:altsyncram_component " "Instantiated megafunction \"sum_ram:rr6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 768 " "Parameter \"numwords_a\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 768 " "Parameter \"numwords_b\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 40 " "Parameter \"width_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701451028054 ""}  } { { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701451028054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kiq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kiq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kiq1 " "Found entity 1: altsyncram_kiq1" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701451028131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451028131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kiq1 sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated " "Elaborating entity \"altsyncram_kiq1\" for hierarchy \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451028132 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[0\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[1\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[2\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[3\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[4\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[5\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[6\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[7\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[8\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[9\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[10\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[11\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[12\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[13\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[14\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[15\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[16\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[17\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[18\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[19\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[20\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[21\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[22\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[23\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 799 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[24\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[25\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 865 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[26\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[27\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 931 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[28\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 964 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[29\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[30\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[31\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[32\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 1096 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[33\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 1129 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[34\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 1162 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[35\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 1195 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[36\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[37\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 1261 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[38\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 1294 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[39\] " "Synthesized away node \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 1327 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[0\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[1\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[2\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[3\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[4\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[5\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[6\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[7\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[8\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[9\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[10\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[11\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[12\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[13\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[14\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[15\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[16\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[17\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[18\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[19\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[20\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[21\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[22\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[23\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 799 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[24\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[25\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 865 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[26\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[27\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 931 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[28\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 964 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[29\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[30\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[31\] " "Synthesized away node \"output_ram:rr5\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[0\] " "Synthesized away node \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[1\] " "Synthesized away node \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 75 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[2\] " "Synthesized away node \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[3\] " "Synthesized away node \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[4\] " "Synthesized away node \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[5\] " "Synthesized away node \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[6\] " "Synthesized away node \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[7\] " "Synthesized away node \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[8\] " "Synthesized away node \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[9\] " "Synthesized away node \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[10\] " "Synthesized away node \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[11\] " "Synthesized away node \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 425 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[12\] " "Synthesized away node \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[0\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[1\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[2\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[3\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[4\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[5\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[6\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[7\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[8\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[9\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[10\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[11\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[12\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[13\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[14\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[15\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[16\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[17\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[18\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[19\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[20\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[21\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[22\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[23\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 799 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[24\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[25\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 865 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[26\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[27\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 931 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[28\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 964 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[29\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[30\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[31\] " "Synthesized away node \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[0\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[1\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[2\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[3\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[4\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[5\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[6\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[7\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[8\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[9\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[10\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[11\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[12\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[13\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[14\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[15\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[16\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[17\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[18\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[19\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[20\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[21\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[22\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[23\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 799 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[24\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[25\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 865 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[26\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[27\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 931 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[28\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 964 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[29\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[30\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[31\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[32\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1096 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[33\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1129 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[34\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1162 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[35\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1195 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[36\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[37\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1261 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[38\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1294 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[39\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1327 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[40\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1360 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[41\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1393 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[42\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1426 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[43\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1459 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[44\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1492 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[45\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1525 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[46\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1558 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[47\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1591 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[48\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1624 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[49\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1657 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[50\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1690 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[51\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1723 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[52\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1756 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[53\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1789 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[54\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1822 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[55\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1855 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[56\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1888 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[57\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1921 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[58\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1954 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[59\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 1987 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[60\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2020 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[61\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2053 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[62\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2086 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[63\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2119 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[64\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2152 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[65\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2185 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[66\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2218 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[67\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[68\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2284 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[69\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2317 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[70\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2350 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[71\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2383 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[72\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2416 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[73\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2449 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[74\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2482 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[75\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2515 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[76\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2548 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[77\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2581 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[78\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2614 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[79\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2647 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[80\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2680 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[81\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2713 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[82\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2746 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[83\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2779 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[84\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2812 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[85\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2845 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[86\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2878 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[87\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2911 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[88\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2944 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[89\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 2977 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[90\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 3010 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[91\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 3043 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[92\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 3076 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[93\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 3109 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[94\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 3142 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[95\] " "Synthesized away node \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 3175 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a0 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 50 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a1 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a2 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a3 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a4 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a5 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a6 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 260 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a7 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a8 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a9 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a10 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a11 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a12 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a13 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a14 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a15 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a16 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a17 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a18 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a19 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a20 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a21 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a22 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a23 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a24 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 890 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a25 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 925 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a26 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 960 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a27 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a28 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a29 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 1065 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a30 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 1100 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a31 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 1135 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451030073 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701451030073 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701451030073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.0110_14084 " "Latch state.0110_14084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0101_14104 " "Ports D and ENA on the latch are fed by the same signal state.0101_14104" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032629 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.0101_14104 " "Latch state.0101_14104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0100_14124 " "Ports D and ENA on the latch are fed by the same signal state.0100_14124" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032629 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.0100_14124 " "Latch state.0100_14124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0011_14144 " "Ports D and ENA on the latch are fed by the same signal state.0011_14144" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032630 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.0011_14144 " "Latch state.0011_14144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0010_14164 " "Ports D and ENA on the latch are fed by the same signal state.0010_14164" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032630 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.0010_14164 " "Latch state.0010_14164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0100_14124 " "Ports D and ENA on the latch are fed by the same signal state.0100_14124" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032630 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.0111_14064 " "Latch state.0111_14064 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032630 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[0\] " "Latch i\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032630 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[1\] " "Latch i\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032631 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[2\] " "Latch i\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032631 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[3\] " "Latch i\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032631 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[4\] " "Latch i\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032631 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[5\] " "Latch i\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032631 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[6\] " "Latch i\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032631 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[7\] " "Latch i\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032631 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[8\] " "Latch i\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032632 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[9\] " "Latch i\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032632 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[10\] " "Latch i\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032632 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[11\] " "Latch i\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032632 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[12\] " "Latch i\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032632 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[13\] " "Latch i\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032632 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[14\] " "Latch i\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032632 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[15\] " "Latch i\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032633 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[16\] " "Latch i\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032633 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[17\] " "Latch i\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032633 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[18\] " "Latch i\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032633 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[19\] " "Latch i\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032633 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[20\] " "Latch i\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032633 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[21\] " "Latch i\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032633 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[22\] " "Latch i\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032634 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[23\] " "Latch i\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032634 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[24\] " "Latch i\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032634 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[25\] " "Latch i\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032634 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[26\] " "Latch i\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032634 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[27\] " "Latch i\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032634 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[28\] " "Latch i\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032634 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[29\] " "Latch i\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032635 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[30\] " "Latch i\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032635 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[31\] " "Latch i\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032635 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[0\] " "Latch j\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032635 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[1\] " "Latch j\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032635 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[2\] " "Latch j\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032635 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[3\] " "Latch j\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032635 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[4\] " "Latch j\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032635 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[5\] " "Latch j\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032635 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[6\] " "Latch j\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032636 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[7\] " "Latch j\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032636 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[8\] " "Latch j\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032636 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[9\] " "Latch j\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032636 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[10\] " "Latch j\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032636 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[11\] " "Latch j\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032636 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[12\] " "Latch j\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032637 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[13\] " "Latch j\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032637 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[14\] " "Latch j\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032637 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[15\] " "Latch j\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032637 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[16\] " "Latch j\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032637 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[17\] " "Latch j\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032637 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[18\] " "Latch j\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032637 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[19\] " "Latch j\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032638 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[20\] " "Latch j\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032638 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[21\] " "Latch j\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032638 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[22\] " "Latch j\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032638 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[23\] " "Latch j\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032639 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[24\] " "Latch j\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032639 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[25\] " "Latch j\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032639 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[26\] " "Latch j\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032639 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[27\] " "Latch j\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032639 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[28\] " "Latch j\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032639 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[29\] " "Latch j\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032639 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[30\] " "Latch j\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032639 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "j\[31\] " "Latch j\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032640 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "internal_state\[0\] " "Latch internal_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA internal_state\[0\] " "Ports D and ENA on the latch are fed by the same signal internal_state\[0\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032640 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "internal_state\[1\] " "Latch internal_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0110_14084 " "Ports D and ENA on the latch are fed by the same signal state.0110_14084" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032640 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "internal_state\[2\] " "Latch internal_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0110_14084 " "Ports D and ENA on the latch are fed by the same signal state.0110_14084" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032640 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t\[9\] " "Latch t\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t\[31\] " "Ports D and ENA on the latch are fed by the same signal t\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032640 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t\[8\] " "Latch t\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t\[31\] " "Ports D and ENA on the latch are fed by the same signal t\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032641 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t\[0\] " "Latch t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t\[31\] " "Ports D and ENA on the latch are fed by the same signal t\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032641 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "k\[0\] " "Latch k\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[0\] " "Ports D and ENA on the latch are fed by the same signal k\[0\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032641 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "k\[8\] " "Latch k\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[0\] " "Ports D and ENA on the latch are fed by the same signal k\[0\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032641 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "k\[9\] " "Latch k\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[0\] " "Ports D and ENA on the latch are fed by the same signal k\[0\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032641 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[31\] " "Latch p\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032642 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[11\] " "Latch p\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032642 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[12\] " "Latch p\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032642 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[13\] " "Latch p\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032642 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[14\] " "Latch p\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032642 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[15\] " "Latch p\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032642 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[16\] " "Latch p\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032642 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[17\] " "Latch p\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032642 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[18\] " "Latch p\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032643 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[19\] " "Latch p\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032643 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[20\] " "Latch p\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032643 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[21\] " "Latch p\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032643 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[22\] " "Latch p\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032643 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[23\] " "Latch p\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032643 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[24\] " "Latch p\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032643 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[25\] " "Latch p\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032643 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[26\] " "Latch p\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032644 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[27\] " "Latch p\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032644 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[28\] " "Latch p\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032644 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[29\] " "Latch p\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032644 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[30\] " "Latch p\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032644 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "com_tx_data\[3\] " "Latch com_tx_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA internal_state\[0\] " "Ports D and ENA on the latch are fed by the same signal internal_state\[0\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032645 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "com_tx_data\[1\] " "Latch com_tx_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA internal_state\[1\] " "Ports D and ENA on the latch are fed by the same signal internal_state\[1\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032645 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "com_tx_data\[5\] " "Latch com_tx_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA internal_state\[0\] " "Ports D and ENA on the latch are fed by the same signal internal_state\[0\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032645 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "com_tx_data\[0\] " "Latch com_tx_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA internal_state\[0\] " "Ports D and ENA on the latch are fed by the same signal internal_state\[0\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032645 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "com_tx_data\[2\] " "Latch com_tx_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA internal_state\[1\] " "Ports D and ENA on the latch are fed by the same signal internal_state\[1\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032646 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[10\] " "Latch p\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032646 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[9\] " "Latch p\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032646 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[8\] " "Latch p\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032646 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[7\] " "Latch p\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032646 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[6\] " "Latch p\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032646 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[5\] " "Latch p\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032646 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[4\] " "Latch p\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032647 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[3\] " "Latch p\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032647 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[2\] " "Latch p\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032647 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[1\] " "Latch p\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032647 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\[0\] " "Latch p\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p\[31\] " "Ports D and ENA on the latch are fed by the same signal p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032647 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[0\] " "Latch q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0011_14144 " "Ports D and ENA on the latch are fed by the same signal state.0011_14144" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032647 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[1\] " "Latch q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0011_14144 " "Ports D and ENA on the latch are fed by the same signal state.0011_14144" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032647 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[2\] " "Latch q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0011_14144 " "Ports D and ENA on the latch are fed by the same signal state.0011_14144" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032648 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "com_tx_en " "Latch com_tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0111_14064 " "Ports D and ENA on the latch are fed by the same signal state.0111_14064" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701451032648 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701451032648 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701451033113 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4853 " "4853 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701451034693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_files/filter_test.map.smsg " "Generated suppressed messages file /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_files/filter_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451034918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701451035113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701451035113 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "com_start " "No output dependent on input pin \"com_start\"" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451035292 "|controller|com_start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "com_stop " "No output dependent on input pin \"com_stop\"" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451035292 "|controller|com_stop"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_key " "No output dependent on input pin \"reset_key\"" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451035292 "|controller|reset_key"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "com_UART_RXD " "No output dependent on input pin \"com_UART_RXD\"" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701451035292 "|controller|com_UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701451035292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "734 " "Implemented 734 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701451035293 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701451035293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "706 " "Implemented 706 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701451035293 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701451035293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701451035293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 580 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 580 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701451035363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  1 13:17:15 2023 " "Processing ended: Fri Dec  1 13:17:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701451035363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701451035363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701451035363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701451035363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701451036410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701451036410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 13:17:16 2023 " "Processing started: Fri Dec  1 13:17:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701451036410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701451036410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off filter_test -c filter_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off filter_test -c filter_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701451036411 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701451036457 ""}
{ "Info" "0" "" "Project  = filter_test" {  } {  } 0 0 "Project  = filter_test" 0 0 "Fitter" 0 0 1701451036458 ""}
{ "Info" "0" "" "Revision = filter_test" {  } {  } 0 0 "Revision = filter_test" 0 0 "Fitter" 0 0 1701451036458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701451036548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701451036548 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "filter_test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"filter_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701451036557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701451036648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701451036648 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:pll1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:pll1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:pll1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1701451036731 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701451036731 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701451037057 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701451037063 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701451037142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701451037142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701451037142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701451037142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701451037142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701451037142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701451037142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701451037142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701451037142 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701451037142 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 1271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701451037155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 1273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701451037155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 1275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701451037155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701451037155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 1279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701451037155 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701451037155 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701451037158 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "214 " "The Timing Analyzer is analyzing 214 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701451038487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "filter_test.sdc " "Synopsys Design Constraints File file not found: 'filter_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701451038488 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701451038488 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701451038491 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.0101_14104 state.0101_14104 " "Clock target state.0101_14104 of clock state.0101_14104 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1701451038494 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "internal_state\[0\] internal_state\[0\] " "Clock target internal_state\[0\] of clock internal_state\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1701451038494 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "k\[0\] k\[0\] " "Clock target k\[0\] of clock k\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1701451038495 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "i\[0\] i\[0\] " "Clock target i\[0\] of clock i\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1701451038495 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "p\[11\] p\[11\] " "Clock target p\[11\] of clock p\[11\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1701451038495 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector121~1  from: dataa  to: combout " "Cell: Selector121~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451038495 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector123~0  from: datab  to: combout " "Cell: Selector123~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451038495 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701451038495 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701451038498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701451038499 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701451038500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:pll1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701451038571 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/PLL_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701451038571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector188~3  " "Automatically promoted node Selector188~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i\[9\] " "Destination node i\[9\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i\[31\] " "Destination node i\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701451038571 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701451038571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p\[0\]~1  " "Automatically promoted node p\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p\[31\] " "Destination node p\[31\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p\[27\] " "Destination node p\[27\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p\[28\] " "Destination node p\[28\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p\[29\] " "Destination node p\[29\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p\[30\] " "Destination node p\[30\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p\[12\] " "Destination node p\[12\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p\[13\] " "Destination node p\[13\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p\[14\] " "Destination node p\[14\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p\[15\] " "Destination node p\[15\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p\[16\] " "Destination node p\[16\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701451038571 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701451038571 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701451038571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "com_tx_data\[7\]~0  " "Automatically promoted node com_tx_data\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701451038571 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 1195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701451038571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector191~5  " "Automatically promoted node Selector191~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.0010_14164 " "Destination node state.0010_14164" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.0100_14124 " "Destination node state.0100_14124" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.0011_14144 " "Destination node state.0011_14144" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038571 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701451038571 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701451038571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state.0101_14104  " "Automatically promoted node state.0101_14104 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701451038572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr6 " "Destination node WideOr6" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg~0 " "Destination node seg~0" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector191~2 " "Destination node Selector191~2" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t\[31\]~0 " "Destination node t\[31\]~0" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 1179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector121~0 " "Destination node Selector121~0" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 1188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr10~0 " "Destination node WideOr10~0" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector33~0 " "Destination node Selector33~0" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.0110_14084 " "Destination node state.0110_14084" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.0101_14104 " "Destination node state.0101_14104" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s\[3\] " "Destination node s\[3\]" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701451038572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701451038572 ""}  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701451038572 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701451038858 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701451038859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701451038859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701451038860 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701451038861 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701451038862 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701451038862 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701451038862 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701451038964 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701451038965 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701451038965 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701451039119 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701451039123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701451042772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701451043158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701451043205 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701451050104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701451050104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701451050520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 12 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701451057693 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701451057693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701451065371 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701451065371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701451065372 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.30 " "Total time spent on timing analysis during the Fitter is 2.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701451065499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701451065510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701451065861 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701451065862 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701451066199 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701451066716 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "com_start 3.3-V LVTTL N21 " "Pin com_start uses I/O standard 3.3-V LVTTL at N21" {  } { { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { com_start } } } { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/manav/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "com_start" } } } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701451067221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "com_stop 3.3-V LVTTL R24 " "Pin com_stop uses I/O standard 3.3-V LVTTL at R24" {  } { { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { com_stop } } } { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/manav/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "com_stop" } } } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701451067221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_key 3.3-V LVTTL M21 " "Pin reset_key uses I/O standard 3.3-V LVTTL at M21" {  } { { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { reset_key } } } { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/manav/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset_key" } } } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701451067221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "com_UART_RXD 3.3-V LVTTL G12 " "Pin com_UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { com_UART_RXD } } } { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/manav/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "com_UART_RXD" } } } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701451067221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL Y2 " "Pin clk50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/manav/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { clk50 } } } { "/home/manav/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/manav/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701451067221 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1701451067221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_files/filter_test.fit.smsg " "Generated suppressed messages file /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_files/filter_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701451067291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "897 " "Peak virtual memory: 897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701451067571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  1 13:17:47 2023 " "Processing ended: Fri Dec  1 13:17:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701451067571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701451067571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701451067571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701451067571 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701451068580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701451068580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 13:17:48 2023 " "Processing started: Fri Dec  1 13:17:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701451068580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701451068580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off filter_test -c filter_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off filter_test -c filter_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701451068580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701451068885 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701451071581 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701451071678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701451071958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  1 13:17:51 2023 " "Processing ended: Fri Dec  1 13:17:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701451071958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701451071958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701451071958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701451071958 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701451072054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701451072888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701451072888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 13:17:52 2023 " "Processing started: Fri Dec  1 13:17:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701451072888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701451072888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta filter_test -c filter_test " "Command: quartus_sta filter_test -c filter_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701451072888 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701451072936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701451073069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701451073069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451073164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451073164 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "214 " "The Timing Analyzer is analyzing 214 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701451073785 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "filter_test.sdc " "Synopsys Design Constraints File file not found: 'filter_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701451073801 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451073801 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701451073803 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701451073803 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701451073803 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451073803 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.0101_14104 state.0101_14104 " "create_clock -period 1.000 -name state.0101_14104 state.0101_14104" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701451073805 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name communication:com\|TX:C1\|TX_FLG communication:com\|TX:C1\|TX_FLG " "create_clock -period 1.000 -name communication:com\|TX:C1\|TX_FLG communication:com\|TX:C1\|TX_FLG" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701451073805 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i\[0\] i\[0\] " "create_clock -period 1.000 -name i\[0\] i\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701451073805 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name k\[0\] k\[0\] " "create_clock -period 1.000 -name k\[0\] k\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701451073805 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name p\[11\] p\[11\] " "create_clock -period 1.000 -name p\[11\] p\[11\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701451073805 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name internal_state\[0\] internal_state\[0\] " "create_clock -period 1.000 -name internal_state\[0\] internal_state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701451073805 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701451073805 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.0101_14104 state.0101_14104 " "Clock target state.0101_14104 of clock state.0101_14104 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451073806 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "i\[0\] i\[0\] " "Clock target i\[0\] of clock i\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451073807 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "k\[0\] k\[0\] " "Clock target k\[0\] of clock k\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451073807 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "p\[11\] p\[11\] " "Clock target p\[11\] of clock p\[11\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451073807 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "internal_state\[0\] internal_state\[0\] " "Clock target internal_state\[0\] of clock internal_state\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451073808 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector121~1  from: dataa  to: combout " "Cell: Selector121~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451073808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector123~0  from: datab  to: combout " "Cell: Selector123~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451073808 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701451073808 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701451073809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701451073812 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701451073813 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701451073822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701451073918 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701451073918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.168 " "Worst-case setup slack is -15.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.168            -641.629 state.0101_14104  " "  -15.168            -641.629 state.0101_14104 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.112            -767.429 internal_state\[0\]  " "  -15.112            -767.429 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.947            -551.725 communication:com\|TX:C1\|TX_FLG  " "  -14.947            -551.725 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.056            -667.868 i\[0\]  " "  -13.056            -667.868 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.037            -225.662 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -12.037            -225.662 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.413            -587.162 k\[0\]  " "  -11.413            -587.162 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.041            -292.090 p\[11\]  " "   -9.041            -292.090 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451073919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.700 " "Worst-case hold slack is -2.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.700             -10.279 k\[0\]  " "   -2.700             -10.279 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.105              -1.826 p\[11\]  " "   -1.105              -1.826 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 state.0101_14104  " "    0.393               0.000 state.0101_14104 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 internal_state\[0\]  " "    0.399               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.797               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.619               0.000 i\[0\]  " "    1.619               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451073932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701451073933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701451073934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.329 " "Worst-case minimum pulse width slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 k\[0\]  " "    0.329               0.000 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.353               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 i\[0\]  " "    0.372               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 state.0101_14104  " "    0.383               0.000 state.0101_14104 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 p\[11\]  " "    0.407               0.000 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 internal_state\[0\]  " "    0.418               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.707               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.707               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 clk50  " "    9.819               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451073935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451073935 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701451074099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701451074126 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701451074733 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.0101_14104 state.0101_14104 " "Clock target state.0101_14104 of clock state.0101_14104 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451074797 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "i\[0\] i\[0\] " "Clock target i\[0\] of clock i\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451074798 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "k\[0\] k\[0\] " "Clock target k\[0\] of clock k\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451074798 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "p\[11\] p\[11\] " "Clock target p\[11\] of clock p\[11\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451074799 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "internal_state\[0\] internal_state\[0\] " "Clock target internal_state\[0\] of clock internal_state\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451074799 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector121~1  from: dataa  to: combout " "Cell: Selector121~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451074799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector123~0  from: datab  to: combout " "Cell: Selector123~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451074799 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701451074799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701451074802 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701451074848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701451074848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.790 " "Worst-case setup slack is -13.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.790            -578.132 state.0101_14104  " "  -13.790            -578.132 state.0101_14104 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.755            -695.391 internal_state\[0\]  " "  -13.755            -695.391 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.508            -497.168 communication:com\|TX:C1\|TX_FLG  " "  -13.508            -497.168 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.752            -595.795 i\[0\]  " "  -11.752            -595.795 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.611            -195.131 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.611            -195.131 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.386            -527.406 k\[0\]  " "  -10.386            -527.406 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.045            -262.057 p\[11\]  " "   -8.045            -262.057 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451074855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.390 " "Worst-case hold slack is -2.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.390              -8.296 k\[0\]  " "   -2.390              -8.296 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.049              -2.788 p\[11\]  " "   -1.049              -2.788 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 internal_state\[0\]  " "    0.361               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 state.0101_14104  " "    0.361               0.000 state.0101_14104 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.853               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.440               0.000 i\[0\]  " "    1.440               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451074883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701451074889 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701451074893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.065 " "Worst-case minimum pulse width slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 k\[0\]  " "    0.065               0.000 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 state.0101_14104  " "    0.258               0.000 state.0101_14104 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 p\[11\]  " "    0.282               0.000 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 i\[0\]  " "    0.285               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 internal_state\[0\]  " "    0.291               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.325               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.694               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.694               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 clk50  " "    9.799               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451074897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451074897 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701451075120 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.0101_14104 state.0101_14104 " "Clock target state.0101_14104 of clock state.0101_14104 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451075211 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "i\[0\] i\[0\] " "Clock target i\[0\] of clock i\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451075211 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "k\[0\] k\[0\] " "Clock target k\[0\] of clock k\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451075212 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "p\[11\] p\[11\] " "Clock target p\[11\] of clock p\[11\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451075212 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "internal_state\[0\] internal_state\[0\] " "Clock target internal_state\[0\] of clock internal_state\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451075212 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector121~1  from: dataa  to: combout " "Cell: Selector121~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451075212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector123~0  from: datab  to: combout " "Cell: Selector123~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451075212 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701451075212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701451075216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701451075231 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701451075231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.477 " "Worst-case setup slack is -7.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.477            -296.169 state.0101_14104  " "   -7.477            -296.169 state.0101_14104 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.447            -365.098 internal_state\[0\]  " "   -7.447            -365.098 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.169            -262.553 communication:com\|TX:C1\|TX_FLG  " "   -7.169            -262.553 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.337            -325.350 i\[0\]  " "   -6.337            -325.350 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.818            -108.503 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.818            -108.503 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.308            -245.656 k\[0\]  " "   -5.308            -245.656 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.139            -135.228 p\[11\]  " "   -4.139            -135.228 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451075238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.669 " "Worst-case hold slack is -1.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.669              -7.523 k\[0\]  " "   -1.669              -7.523 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704              -0.860 p\[11\]  " "   -0.704              -0.860 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 internal_state\[0\]  " "    0.135               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.182               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 state.0101_14104  " "    0.209               0.000 state.0101_14104 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.250               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 i\[0\]  " "    0.730               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451075271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701451075283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701451075294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.148 " "Worst-case minimum pulse width slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 k\[0\]  " "    0.148               0.000 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 internal_state\[0\]  " "    0.244               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 state.0101_14104  " "    0.307               0.000 state.0101_14104 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 p\[11\]  " "    0.316               0.000 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 i\[0\]  " "    0.352               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.402               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.781               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.781               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 clk50  " "    9.400               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451075307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451075307 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701451075989 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701451075989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701451076105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  1 13:17:56 2023 " "Processing ended: Fri Dec  1 13:17:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701451076105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701451076105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701451076105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701451076105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701451077212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701451077213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 13:17:57 2023 " "Processing started: Fri Dec  1 13:17:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701451077213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701451077213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off filter_test -c filter_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off filter_test -c filter_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701451077213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701451077585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "filter_test.vo /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/simulation/modelsim/ simulation " "Generated file filter_test.vo in folder \"/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701451077694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701451077719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  1 13:17:57 2023 " "Processing ended: Fri Dec  1 13:17:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701451077719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701451077719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701451077719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701451077719 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 614 s " "Quartus Prime Full Compilation was successful. 0 errors, 614 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701451077798 ""}
