--
-- VHDL ARCHITECTURE ECE411.ADD16.UNTITLED
--
-- DO NOT EDIT THIS FILE!
--
-- CREATED:
--          BY - HERSTAD.STDT (REMSUN2.EWS.UIUC.EDU)
--          AT - 17:22:55 02/18/03
--
-- GENERATED BY MENTOR GRAPHICS' HDL DESIGNER(TM) 2001.5 (BUILD 170)
--
-- HDS INTERFACE_START
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
LIBRARY ECE411;
USE ECE411.LC3B_TYPES.ALL;

ENTITY ADD16 IS
PORT( 
	A : IN     LC3B_WORD;
	B : IN     LC3B_WORD;
	F : OUT    LC3B_WORD
);
-- DECLARATIONS
END ADD16 ;

-- HDS INTERFACE_END
ARCHITECTURE UNTITLED OF ADD16 IS
BEGIN
	ADD16: PROCESS(A,B)
	BEGIN
		F <= STD_LOGIC_VECTOR(SIGNED(A) + SIGNED(B)) AFTER DELAY_ADDER;
	END PROCESS ADD16;
END UNTITLED;