v 20100214 2
C 40000 40000 0 0 0 title-B.sym
C 49200 49000 1 90 0 gnd-1.sym
N 48900 49100 48700 49100 4
N 46700 49100 46500 49100 4
{
T 46400 49200 5 8 1 1 180 0 1
netname=VDD
}
C 48900 44900 1 90 0 header6-small.sym
{
T 49150 45150 5 10 0 1 90 0 1
device=HEADER10
T 47800 45500 5 10 1 1 90 0 1
refdes=J1
T 48900 44900 5 10 0 0 0 0 1
footprint=HEADER3x2
}
N 48400 46100 48400 46400 4
N 48700 46100 48700 47300 4
N 48700 44900 48700 44500 4
{
T 48700 44400 5 8 1 1 90 6 1
netname=VDD
}
N 48100 44500 48100 44900 4
N 46400 48200 46700 48200 4
C 48000 44200 1 0 0 gnd-1.sym
C 45500 48100 1 0 0 resistor-1.sym
{
T 45800 48500 5 10 0 0 0 0 1
device=RESISTOR
T 45700 48300 5 10 1 1 0 0 1
refdes=R70
T 45500 48100 5 10 0 0 0 0 1
footprint=0402
}
N 45500 48200 45300 48200 4
{
T 45200 48200 5 8 1 1 0 6 1
VDD
}
N 48700 48800 49200 48800 4
{
T 49300 48800 5 8 1 1 0 0 1
netname=4360_DATA
}
N 48700 48500 49200 48500 4
{
T 49300 48500 5 8 1 1 0 0 1
netname=4360_LE
}
N 46200 44700 46200 47300 4
N 48100 46100 46500 46100 4
N 46500 46100 46500 48200 4
C 46700 46900 1 0 0 attiny44A.sym
{
T 47395 46900 5 8 1 1 0 0 1
device=ATtiny44A
T 47595 49400 5 10 1 1 0 0 1
refdes=U5
T 46700 46900 5 10 0 0 0 0 1
footprint=14S1
}
N 48400 46400 49100 46400 4
N 49100 46400 49100 47600 4
N 49100 47600 48700 47600 4
N 48400 44900 48400 44700 4
N 48400 44700 46200 44700 4
N 48700 48200 49200 48200 4
{
T 49300 48200 5 8 1 1 0 0 1
netname=4360_CE
}
N 48700 47900 49200 47900 4
{
T 49300 47900 5 8 1 1 0 0 1
netname=SCLK
}
N 46700 47900 45300 47900 4
{
T 45200 47900 5 8 1 1 0 6 1
netname=9516_SDO
}
N 46700 47600 45300 47600 4
{
T 45200 47600 5 8 1 1 0 6 1
netname=9516_SDIO
}
C 46100 48700 1 0 0 nc-left-1.sym
{
T 46100 49100 5 10 0 0 0 0 1
value=NoConnection
T 46100 49500 5 10 0 0 0 0 1
device=DRC_Directive
}
N 45300 48500 46700 48500 4
{
T 45200 48500 5 8 1 1 0 6 1
netname=9516_CS
}
N 46600 48800 46700 48800 4
N 46200 47300 46700 47300 4
