#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep 12 13:46:37 2024
# Process ID: 15864
# Current directory: E:/zynq_project/SDCard/SDCard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent360 E:\zynq_project\SDCard\SDCard\SDCard.xpr
# Log file: E:/zynq_project/SDCard/SDCard/vivado.log
# Journal file: E:/zynq_project/SDCard/SDCard\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/Xilinx/Vivado/2019.1/scripts/Vivado_init.tcl'
start_gui
open_project E:/zynq_project/SDCard/SDCard/SDCard.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 910.246 ; gain = 166.004
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace E:/zynq_project/SDCard/SDCard/SDCard.sdk -hwspec E:/zynq_project/SDCard/SDCard/SDCard.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/zynq_project/SDCard/SDCard/SDCard.sdk -hwspec E:/zynq_project/SDCard/SDCard/SDCard.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <system> from BD file <E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/system.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]'
INFO: [Common 17-17] undo 'startgroup'
save_bd_design
Wrote  : <E:\zynq_project\SDCard\SDCard\SDCard.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
close_bd_design [get_bd_designs system]
open_bd_design {E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <system> from BD file <E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/system.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <E:\zynq_project\SDCard\SDCard\SDCard.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
generate_target all [get_files  E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
export_ip_user_files -of_objects [get_files E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_xbar_0_synth_1
[Thu Sep 12 14:04:05 2024] Launched system_xbar_0_synth_1...
Run output will be captured here: E:/zynq_project/SDCard/SDCard/SDCard.runs/system_xbar_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/system.bd] -directory E:/zynq_project/SDCard/SDCard/SDCard.ip_user_files/sim_scripts -ip_user_files_dir E:/zynq_project/SDCard/SDCard/SDCard.ip_user_files -ipstatic_source_dir E:/zynq_project/SDCard/SDCard/SDCard.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/zynq_project/SDCard/SDCard/SDCard.cache/compile_simlib/modelsim} {questa=E:/zynq_project/SDCard/SDCard/SDCard.cache/compile_simlib/questa} {riviera=E:/zynq_project/SDCard/SDCard/SDCard.cache/compile_simlib/riviera} {activehdl=E:/zynq_project/SDCard/SDCard/SDCard.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/zynq_project/SDCard/SDCard/SDCard.srcs/sources_1/bd/system/system.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 12 14:05:22 2024] Launched synth_1...
Run output will be captured here: E:/zynq_project/SDCard/SDCard/SDCard.runs/synth_1/runme.log
[Thu Sep 12 14:05:22 2024] Launched impl_1...
Run output will be captured here: E:/zynq_project/SDCard/SDCard/SDCard.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 12 23:03:50 2024...
