(edif pipeline
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 1 19 12 23 56)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure pipeline.ngc pipeline.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library pipeline_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell pipeline
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port btn
              (direction INPUT)
            )
            (port (array (rename led "led<7:0>") 8)
              (direction OUTPUT))
            (designator "xc6slx16-3-csg324")
            (property TYPE (string "pipeline") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:led<7:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "pipeline_pipeline") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance PcIN_0
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance PcIN_1
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Mcount_PcIN_cy_0__ "Mcount_PcIN_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_PcIN_xor_0__ "Mcount_PcIN_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_PcIN_xor_1__ "Mcount_PcIN_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename callInstruccionMem_Mram_memory12 "callInstruccionMem/Mram_memory12")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___callInstruccionMem/Mram_memory12") (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename callInstruccionMem_Mram_memory111 "callInstruccionMem/Mram_memory111")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___callInstruccionMem/Mram_memory12") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename led_7_OBUF_renamed_0 "led_7_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename led_1_OBUF_renamed_1 "led_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename led_0_OBUF_renamed_2 "led_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_PcIN_xor_1__rt_renamed_3 "Mcount_PcIN_xor<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename btn_BUFGP_renamed_4 "btn_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_PcIN_lut_0__INV_0 "Mcount_PcIN_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net btn_BUFGP
              (joined
                (portRef C (instanceRef PcIN_0))
                (portRef C (instanceRef PcIN_1))
                (portRef O (instanceRef btn_BUFGP_renamed_4))
              )
            )
            (net (rename PcIN_0_ "PcIN<0>")
              (joined
                (portRef Q (instanceRef PcIN_0))
                (portRef I0 (instanceRef callInstruccionMem_Mram_memory12))
                (portRef I0 (instanceRef callInstruccionMem_Mram_memory111))
                (portRef I (instanceRef Mcount_PcIN_lut_0__INV_0))
              )
            )
            (net led_7_OBUF
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CI (instanceRef Mcount_PcIN_cy_0__))
                (portRef CI (instanceRef Mcount_PcIN_xor_0__))
                (portRef I (instanceRef led_7_OBUF_renamed_0))
                (portRef I (instanceRef led_6_OBUF))
                (portRef I (instanceRef led_5_OBUF))
                (portRef I (instanceRef led_4_OBUF))
                (portRef I (instanceRef led_3_OBUF))
              )
            )
            (net (rename PcIN_1_ "PcIN<1>")
              (joined
                (portRef Q (instanceRef PcIN_1))
                (portRef I1 (instanceRef callInstruccionMem_Mram_memory12))
                (portRef I1 (instanceRef callInstruccionMem_Mram_memory111))
                (portRef I (instanceRef led_2_OBUF))
                (portRef I0 (instanceRef Mcount_PcIN_xor_1__rt_renamed_3))
              )
            )
            (net led_1_OBUF
              (joined
                (portRef O (instanceRef callInstruccionMem_Mram_memory111))
                (portRef I (instanceRef led_1_OBUF_renamed_1))
              )
            )
            (net led_0_OBUF
              (joined
                (portRef O (instanceRef callInstruccionMem_Mram_memory12))
                (portRef I (instanceRef led_0_OBUF_renamed_2))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef DI (instanceRef Mcount_PcIN_cy_0__))
              )
            )
            (net (rename Result_0_ "Result<0>")
              (joined
                (portRef D (instanceRef PcIN_0))
                (portRef O (instanceRef Mcount_PcIN_xor_0__))
              )
            )
            (net (rename Result_1_ "Result<1>")
              (joined
                (portRef D (instanceRef PcIN_1))
                (portRef O (instanceRef Mcount_PcIN_xor_1__))
              )
            )
            (net (rename Mcount_PcIN_lut_0_ "Mcount_PcIN_lut<0>")
              (joined
                (portRef S (instanceRef Mcount_PcIN_cy_0__))
                (portRef LI (instanceRef Mcount_PcIN_xor_0__))
                (portRef O (instanceRef Mcount_PcIN_lut_0__INV_0))
              )
            )
            (net (rename Mcount_PcIN_cy_0_ "Mcount_PcIN_cy<0>")
              (joined
                (portRef O (instanceRef Mcount_PcIN_cy_0__))
                (portRef CI (instanceRef Mcount_PcIN_xor_1__))
              )
            )
            (net btn
              (joined
                (portRef btn)
                (portRef I (instanceRef btn_BUFGP_renamed_4))
              )
            )
            (net (rename led_7_ "led<7>")
              (joined
                (portRef (member led 0))
                (portRef O (instanceRef led_7_OBUF_renamed_0))
              )
            )
            (net (rename led_6_ "led<6>")
              (joined
                (portRef (member led 1))
                (portRef O (instanceRef led_6_OBUF))
              )
            )
            (net (rename led_5_ "led<5>")
              (joined
                (portRef (member led 2))
                (portRef O (instanceRef led_5_OBUF))
              )
            )
            (net (rename led_4_ "led<4>")
              (joined
                (portRef (member led 3))
                (portRef O (instanceRef led_4_OBUF))
              )
            )
            (net (rename led_3_ "led<3>")
              (joined
                (portRef (member led 4))
                (portRef O (instanceRef led_3_OBUF))
              )
            )
            (net (rename led_2_ "led<2>")
              (joined
                (portRef (member led 5))
                (portRef O (instanceRef led_2_OBUF))
              )
            )
            (net (rename led_1_ "led<1>")
              (joined
                (portRef (member led 6))
                (portRef O (instanceRef led_1_OBUF_renamed_1))
              )
            )
            (net (rename led_0_ "led<0>")
              (joined
                (portRef (member led 7))
                (portRef O (instanceRef led_0_OBUF_renamed_2))
              )
            )
            (net (rename Mcount_PcIN_xor_1__rt "Mcount_PcIN_xor<1>_rt")
              (joined
                (portRef O (instanceRef Mcount_PcIN_xor_1__rt_renamed_3))
                (portRef LI (instanceRef Mcount_PcIN_xor_1__))
              )
            )
          )
      )
    )
  )

  (design pipeline
    (cellRef pipeline
      (libraryRef pipeline_lib)
    )
    (property PART (string "xc6slx16-3-csg324") (owner "Xilinx"))
  )
)

