
---------- Begin Simulation Statistics ----------
final_tick                               1359317393500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 417262                       # Simulator instruction rate (inst/s)
host_mem_usage                                4574856                       # Number of bytes of host memory used
host_op_rate                                   808539                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3115.55                       # Real time elapsed on the host
host_tick_rate                               33166312                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000006                       # Number of instructions simulated
sim_ops                                    2519041831                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.103331                       # Number of seconds simulated
sim_ticks                                103331238250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        47413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         94371                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          408                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      6185256                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     86895871                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     25227457                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     40189861                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     14962404                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      94946782                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3141256                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5042210                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       354377942                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      185190443                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      6227156                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         58832436                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     28965484                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          239                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    175280618                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485171795                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    180222433                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.692072                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.902447                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     60594501     33.62%     33.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     27344577     15.17%     48.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17183081      9.53%     58.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     20540282     11.40%     69.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      9740366      5.40%     75.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7315788      4.06%     79.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5192544      2.88%     82.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3345810      1.86%     83.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     28965484     16.07%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    180222433                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          2509809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2333728                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       481181977                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            55985773                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2560040      0.53%      0.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    390902642     80.57%     81.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       420287      0.09%     81.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      3933063      0.81%     81.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       374648      0.08%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       303362      0.06%     82.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       231180      0.05%     82.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       231810      0.05%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt        57742      0.01%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     55336528     11.41%     93.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     29509516      6.08%     99.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       649245      0.13%     99.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       661732      0.14%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485171795                       # Class of committed instruction
system.switch_cpus_1.commit.refs             86157021                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485171795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.826650                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.826650                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     31362397                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    753060141                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       55756433                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       107788777                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      6236108                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      5457137                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          69128921                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              230112                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          33528252                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               36097                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          94946782                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        55684064                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           139402856                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1686035                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          198                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            415190927                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        36604                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       331401                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      12472216                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                8                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.459429                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     60593687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     28368713                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.009029                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    206600862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.829130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.627958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       83420069     40.38%     40.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6022782      2.92%     43.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8269400      4.00%     47.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6881928      3.33%     50.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6654423      3.22%     53.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        8346867      4.04%     57.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5758337      2.79%     60.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4984304      2.41%     63.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       76262752     36.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    206600862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         2412009                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        1673026                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 61614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      8577050                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       67207577                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.830252                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          102648077                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         33528252                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      20162429                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     77451353                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        27526                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       626064                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     39456174                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    660463240                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     69119825                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     15678325                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    584906830                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         2695                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       603614                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      6236108                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       607588                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked          222                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8943033                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        34813                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        33536                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        30280                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     21465573                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      9284923                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        33536                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8131223                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       445827                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       683158803                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           578750039                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.622793                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       425466507                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.800460                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            581420373                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      855754520                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     483636275                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.209702                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.209702                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      4869504      0.81%      0.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    482828546     80.39%     81.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       430892      0.07%     81.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4185231      0.70%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       431901      0.07%     82.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          672      0.00%     82.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       390090      0.06%     82.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       231227      0.04%     82.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       231824      0.04%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        57742      0.01%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult          409      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     71437653     11.89%     94.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     34032683      5.67%     99.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       696697      0.12%     99.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       760091      0.13%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    600585162                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       2819581                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      5620875                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      2640621                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      4042323                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          12916442                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.021506                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11849023     91.74%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           86      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       972458      7.53%     99.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        76123      0.59%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        18752      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    605812519                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1417463475                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    576109418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    831722032                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        660381152                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       600585162                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        82088                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    175291400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2396729                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved        81849                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    262018688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    206600862                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.906983                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.591254                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     65088520     31.50%     31.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15280777      7.40%     38.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     19971791      9.67%     48.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18969615      9.18%     57.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21026529     10.18%     67.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     21471409     10.39%     78.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     23780489     11.51%     89.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13787993      6.67%     96.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7223739      3.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    206600862                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.906116                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          55742198                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               58179                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5776548                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      3421757                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     77451353                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     39456174                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     243361849                       # number of misc regfile reads
system.switch_cpus_1.numCycles              206662476                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      20480080                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    563070586                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1011795                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       59954320                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents         5952                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        20326                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1865170375                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    723600131                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    836792195                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       108143717                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     10137246                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      6236108                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     11782714                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      273721545                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      4100019                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1094254145                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         3914                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          271                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         7897230                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          271                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          811699885                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1347719761                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 25740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1100                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       195355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          344                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       376712                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            344                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests        57094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         1623                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       113543                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           1623                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                260                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46764                       # Transaction distribution
system.membus.trans_dist::CleanEvict              150                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              497                       # Transaction distribution
system.membus.trans_dist::ReadExReq             46700                       # Transaction distribution
system.membus.trans_dist::ReadExResp            46700                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           260                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       141331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       141331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 141331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      5998336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      5998336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5998336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47457                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47457    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47457                       # Request fanout histogram
system.membus.reqLayer2.occupancy           289014499                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          247262500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1359317393500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1359317393500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       115985                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       101903                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11329                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15573                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            53759                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           53759                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        127057                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       306198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       266406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                572604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     13043328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9431936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22475264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           49391                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3041792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           245283                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005903                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.076607                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 243835     99.41%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1448      0.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             245283                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          359213499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         125446939                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         153594998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       101592                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        22275                       # number of demand (read+write) hits
system.l2.demand_hits::total                   123867                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       101592                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        22275                       # number of overall hits
system.l2.overall_hits::total                  123867                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          307                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data        56145                       # number of demand (read+write) misses
system.l2.demand_misses::total                  56452                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          307                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data        56145                       # number of overall misses
system.l2.overall_misses::total                 56452                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     25172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   4916972000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4942144500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     25172500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   4916972000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4942144500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       101899                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data        78420                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               180319                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       101899                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data        78420                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              180319                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003013                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.715953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.313067                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003013                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.715953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.313067                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 81995.114007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87576.311337                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87545.959399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 81995.114007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87576.311337                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87545.959399                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47031                       # number of writebacks
system.l2.writebacks::total                     47031                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data        56145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             56452                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data        56145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            56452                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     22102500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   4355522000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4377624500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     22102500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   4355522000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4377624500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.715953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.313067                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.715953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.313067                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 71995.114007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77576.311337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77545.959399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 71995.114007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77576.311337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77545.959399                       # average overall mshr miss latency
system.l2.replacements                          47271                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68954                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68954                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68954                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68954                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       101900                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           101900                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       101900                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       101900                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9310                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9310                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        15063                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15063                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data          510                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                510                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        15573                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15573                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.032749                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.032749                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          510                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           510                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     19096999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     19096999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.032749                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.032749                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 37445.096078                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 37445.096078                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         7058                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7058                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        46701                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               46701                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   4644093500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4644093500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        53759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             53759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.868710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.868710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 99443.127556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99443.127556                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        46701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   4177083500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4177083500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.868710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.868710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 89443.127556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89443.127556                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       101592                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        15217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             116809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data         9444                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     25172500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data    272878500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    298051000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       101899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data        24661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         126560                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.382953                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.077046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 81995.114007                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28894.377382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 30566.198339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          307                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data         9444                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9751                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     22102500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    178438500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    200541000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.382953                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.077046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 71995.114007                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18894.377382                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 20566.198339                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3919.915919                       # Cycle average of tags in use
system.l2.tags.total_refs                      314396                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    174913                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.797442                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3919.915919                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.957011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.957011                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2775                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3180526                       # Number of tag accesses
system.l2.tags.data_accesses                  3180526                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           93                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data         9398                       # number of demand (read+write) hits
system.l3.demand_hits::total                     9491                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           93                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data         9398                       # number of overall hits
system.l3.overall_hits::total                    9491                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          214                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        46746                       # number of demand (read+write) misses
system.l3.demand_misses::total                  46960                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          214                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        46746                       # number of overall misses
system.l3.overall_misses::total                 46960                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     19092000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   3899865500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       3918957500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     19092000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   3899865500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      3918957500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          307                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data        56144                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                56451                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          307                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data        56144                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               56451                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.697068                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.832609                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.831872                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.697068                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.832609                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.831872                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 89214.953271                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83426.721003                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83453.098382                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 89214.953271                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83426.721003                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83453.098382                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               46764                       # number of writebacks
system.l3.writebacks::total                     46764                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          214                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        46746                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             46960                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          214                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        46746                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            46960                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     16524000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   3338913500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3355437500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     16524000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   3338913500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3355437500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.697068                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.832609                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.831872                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.697068                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.832609                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.831872                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77214.953271                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71426.721003                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71453.098382                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77214.953271                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71426.721003                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71453.098382                       # average overall mshr miss latency
system.l3.replacements                          48402                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        47031                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            47031                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        47031                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        47031                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          135                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           135                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           14                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          497                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                497                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data          511                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              511                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.972603                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.972603                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          497                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           497                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      9463500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      9463500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.972603                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.972603                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19041.247485                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19041.247485                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_misses::.switch_cpus_1.data        46700                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               46700                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   3895845000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3895845000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        46700                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             46700                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83422.805139                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83422.805139                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        46700                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          46700                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   3335445000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3335445000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71422.805139                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71422.805139                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           93                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data         9398                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total               9491                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          214                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data           46                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total              260                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     19092000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data      4020500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     23112500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          307                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data         9444                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total           9751                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.697068                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.004871                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.026664                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89214.953271                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 87402.173913                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 88894.230769                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          214                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data           46                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total          260                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     16524000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data      3468500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     19992500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.697068                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.004871                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.026664                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77214.953271                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 75402.173913                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 76894.230769                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      211727                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     81170                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.608439                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     217.142624                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         6.795007                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      6504.580390                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  5633.357086                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    73.963543                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 20332.161351                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.006627                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000207                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.198504                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.171916                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.002257                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.620488                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1020                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         4051                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        27696                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1865090                       # Number of tag accesses
system.l3.tags.data_accesses                  1865090                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp              9751                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        93795                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           11188                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             511                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            511                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            46700                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           46700                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq          9751                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       170505                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      6622848                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           48402                       # Total snoops (count)
system.tol3bus.snoopTraffic                   2992896                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           105364                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.015404                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.123153                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 103741     98.46%     98.46% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1623      1.54%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             105364                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          103802501                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          84932000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        13696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      2991744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3005440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        13696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         13696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2992896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2992896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        46746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46764                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46764                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       132545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     28952948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29085493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       132545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           132545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28964097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28964097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28964097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       132545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     28952948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             58049590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     46746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004731774500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2915                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2915                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              164230                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43888                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46960                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46764                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46764                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2948                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    553164000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  234800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1433664000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11779.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30529.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    42396                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   40952                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46960                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46764                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    578.990539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   377.098941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.989025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1994     19.25%     19.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1357     13.10%     32.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          646      6.24%     38.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          540      5.21%     43.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          524      5.06%     48.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          574      5.54%     54.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          617      5.96%     60.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1115     10.76%     71.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2991     28.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10358                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.109434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.095387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      0.714611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             2      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             7      0.24%      0.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15           119      4.08%      4.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          2713     93.07%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            60      2.06%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21            10      0.34%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23             2      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2915                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.036364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.033970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.290637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2866     98.32%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.24%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               27      0.93%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2915                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3005440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2991744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3005440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2992896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  103268672500                       # Total gap between requests
system.mem_ctrls.avgGap                    1101838.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        13696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      2991744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2991744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 132544.622826098755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 28952948.311349593103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28952948.311349593103                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        46746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        46764                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      7692750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   1425971250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2469277174250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35947.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30504.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  52802950.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             37606380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             19988265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           168868140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          122602140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8156887440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2955365070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37190489280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48651806715                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.833482                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  96635911000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3450388250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3244939000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             36349740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             19320345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           166426260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          121411980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8156887440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2901313680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37236006240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        48637715685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.697115                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96756579250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3450388250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3124270750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1399285974                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69491978                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     55565006                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1524342958                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1399285974                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69491978                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     55565006                       # number of overall hits
system.cpu.icache.overall_hits::total      1524342958                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          258                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       119052                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         124646                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5336                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          258                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       119052                       # number of overall misses
system.cpu.icache.overall_misses::total        124646                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3354000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   1467748499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1471102499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3354000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   1467748499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1471102499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1399291310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69492236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     55684058                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1524467604                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1399291310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69492236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     55684058                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1524467604                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.002138                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.002138                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12328.633698                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11802.243947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12328.633698                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11802.243947                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1286                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.928571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       106985                       # number of writebacks
system.cpu.icache.writebacks::total            106985                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        16656                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        16656                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        16656                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        16656                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       102396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       102654                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       102396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       102654                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   1246631999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1249727999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   1246631999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1249727999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001839                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001839                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12174.616186                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12174.177324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12174.616186                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12174.177324                       # average overall mshr miss latency
system.cpu.icache.replacements                 106985                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1399285974                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69491978                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     55565006                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1524342958                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          258                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       119052                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        124646                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3354000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   1467748499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1471102499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1399291310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69492236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     55684058                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1524467604                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.002138                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        13000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12328.633698                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11802.243947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        16656                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        16656                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       102396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       102654                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   1246631999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1249727999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.001839                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12174.616186                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12174.177324                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.958241                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1524450948                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            107990                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14116.593648                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.110058                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.915760                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    17.932422                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.035024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6097978406                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6097978406                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    367777443                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17360308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     89989655                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        475127406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    367777443                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17360308                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     89989655                       # number of overall hits
system.cpu.dcache.overall_hits::total       475127406                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       232807                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       107140                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         358044                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       232807                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18097                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       107140                       # number of overall misses
system.cpu.dcache.overall_misses::total        358044                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1105514000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data   5817881965                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6923395965                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1105514000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data   5817881965                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6923395965                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    368010250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17378405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     90096795                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    475485450                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    368010250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17378405                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     90096795                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    475485450                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000633                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001041                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.001189                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000633                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001041                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.001189                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000753                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61088.246671                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 54301.679718                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19336.718294                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61088.246671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 54301.679718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19336.718294                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3596                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               324                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.098765                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       267222                       # number of writebacks
system.cpu.dcache.writebacks::total            267222                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data        20600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data        20600                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20600                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        18097                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data        86540                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104637                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        18097                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data        86540                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104637                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1087417000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   5461020465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6548437465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1087417000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   5461020465                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6548437465                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.000961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001041                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.000961                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60088.246671                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 63104.003524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62582.427487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60088.246671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 63104.003524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62582.427487                       # average overall mshr miss latency
system.cpu.dcache.replacements                 309445                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231035047                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11297769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     59887742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       302220558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        48225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         3953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data        37808                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         89986                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     79267500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data    757604500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    836872000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231083272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11301722                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     59925550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    302310544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.000631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20052.491778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 20038.206200                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9300.024448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data        13147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         3953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data        24661                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     75314500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data    470075000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    545389500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000412                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19052.491778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 19061.473582                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19060.232753                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    136742396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6062539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     30101913                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      172906848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       184582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        69332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       268058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1026246500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   5060277465                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6086523965                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    136926978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6076683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     30171245                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    173174906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001348                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.002298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001548                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72557.020645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 72986.174710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22705.996333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         7453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        61879                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1012102500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   4990945465                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6003047965                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.002328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.002051                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71557.020645                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 80656.530729                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78963.576352                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.992132                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           475465046                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            309957                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1533.970990                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   441.914983                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    31.647836                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    38.429313                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.863115                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.061812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.075057                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1902251757                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1902251757                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359317393500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1168016829000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 191300564500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
