version 3
D:/3.Facultad/3ero/Sistemas Digitales I/TP/TP1-2/TP1_2/TP1_2.vhd
TP1_2
VHDL
VHDL
D:/3.Facultad/3ero/Sistemas Digitales I/TP/TP1-2/TP1_2/TestTP1_2v3.xwv
Clocked
-
-
10000000000000000
ms
GSR:true
PRLD:false
100000000000000
CLOCK_LIST_BEGIN
Clk
62000000000000
62000000000000
1000000000000
1000000000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
L
Clk
P1
Clk
P2
Clk
R
Clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
L_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
Clk
P1
P2
R
L
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
