// Seed: 1708722157
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_7(
      id_4, id_6 != 1, 1, 1
  );
  wire id_8 = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
  wire id_6, id_7;
  wire id_8;
  wire id_9;
  module_0(
      id_4, id_2, id_2, id_9, id_6, id_6
  );
endmodule
