#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Mar  2 07:51:35 2025
# Process ID: 1692259
# Current directory: /home/jzmoolman/src/_-languages/verilog/test-cases/project_1.runs/synth_1
# Command line: vivado -log counter0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter0.tcl
# Log file: /home/jzmoolman/src/_-languages/verilog/test-cases/project_1.runs/synth_1/counter0.vds
# Journal file: /home/jzmoolman/src/_-languages/verilog/test-cases/project_1.runs/synth_1/vivado.jou
# Running On        :jzmoolman-thinkpad
# Platform          :Linuxmint
# Operating System  :LMDE 6 (faye)
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :3643.002 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16450 MB
# Swap memory       :34359 MB
# Total Virtual     :50810 MB
# Available Virtual :39132 MB
#-----------------------------------------------------------
source counter0.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/jzmoolman/src/_-languages/verilog/test-cases/project_1.srcs/utils_1/imports/synth_1/test2.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jzmoolman/src/_-languages/verilog/test-cases/project_1.srcs/utils_1/imports/synth_1/test2.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top counter0 -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1686] The version limit for your license is '2025.03' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1692292
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.262 ; gain = 418.598 ; free physical = 1843 ; free virtual = 36198
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter0' [/home/jzmoolman/src/_-languages/verilog/test-cases/project_1.srcs/sources_1/new/counter.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'counter0' (0#1) [/home/jzmoolman/src/_-languages/verilog/test-cases/project_1.srcs/sources_1/new/counter.sv:18]
WARNING: [Synth 8-7137] Register cnt_reg in module counter0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jzmoolman/src/_-languages/verilog/test-cases/project_1.srcs/sources_1/new/counter.sv:28]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1965.230 ; gain = 493.566 ; free physical = 1747 ; free virtual = 36103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1980.074 ; gain = 508.410 ; free physical = 1747 ; free virtual = 36103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1988.078 ; gain = 516.414 ; free physical = 1747 ; free virtual = 36103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint /home/jzmoolman/src/_-languages/verilog/test-cases/project_1.srcs/utils_1/imports/synth_1/test2.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1991.047 ; gain = 519.383 ; free physical = 1745 ; free virtual = 36102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1991.047 ; gain = 519.383 ; free physical = 1745 ; free virtual = 36102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1999.055 ; gain = 527.391 ; free physical = 1738 ; free virtual = 36094
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2165.094 ; gain = 693.430 ; free physical = 1565 ; free virtual = 35924
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2165.094 ; gain = 693.430 ; free physical = 1562 ; free virtual = 35921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2165.094 ; gain = 693.430 ; free physical = 1562 ; free virtual = 35921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2165.094 ; gain = 693.430 ; free physical = 1561 ; free virtual = 35920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2165.094 ; gain = 693.430 ; free physical = 1561 ; free virtual = 35920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2165.094 ; gain = 693.430 ; free physical = 1561 ; free virtual = 35920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2165.094 ; gain = 693.430 ; free physical = 1561 ; free virtual = 35920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2165.094 ; gain = 693.430 ; free physical = 1561 ; free virtual = 35920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2165.094 ; gain = 693.430 ; free physical = 1561 ; free virtual = 35920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |FDCE |     3|
|6     |FDRE |     3|
|7     |IBUF |     2|
|8     |OBUF |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2165.094 ; gain = 693.430 ; free physical = 1561 ; free virtual = 35920
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2165.094 ; gain = 693.430 ; free physical = 1561 ; free virtual = 35920
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2165.102 ; gain = 693.430 ; free physical = 1561 ; free virtual = 35920
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2173.031 ; gain = 0.000 ; free physical = 1856 ; free virtual = 36215
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.715 ; gain = 0.000 ; free physical = 1781 ; free virtual = 36140
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 11c88c4c
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2312.715 ; gain = 857.961 ; free physical = 1780 ; free virtual = 36140
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1518.258; main = 1518.258; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2312.715; main = 2312.715; forked = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.727 ; gain = 0.000 ; free physical = 1780 ; free virtual = 36140
INFO: [Common 17-1381] The checkpoint '/home/jzmoolman/src/_-languages/verilog/test-cases/project_1.runs/synth_1/counter0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file counter0_utilization_synth.rpt -pb counter0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  2 07:51:50 2025...
