import_files \
         -convert_EDN_to_HDL 0 \
         -library {work} \
         -hdl_source {./script_support/hdl/AXI4_STREAM_DATA_GENERATOR/AXI4_STREAM_DATA_GENERATOR.v} \
         -hdl_source {./script_support/hdl/AXI4_STREAM_DATA_GENERATOR/AXI4_STREAM_DATA_GENERATOR_gen.v} \
         -hdl_source {./script_support/hdl/AXI4_STREAM_DATA_GENERATOR/AXI4_STREAM_DATA_GENERATOR_FSM.v} \
         -hdl_source {./script_support/hdl/AXI4_STREAM_DATA_GENERATOR/AXI4_STREAM_DATA_GENERATOR_ABP_Reg.v}
	 
#	updating the dma controller to include the axi stream inputs


open_smartdesign -sd_name {FIC_0_PERIPHERALS} 
sd_update_instance -sd_name {FIC_0_PERIPHERALS} -instance_name {DMA_CONTROLLER} 
update_component_version -component_name {DMA_CONTROLLER} -new_version {*} -download_core 

puts " =============updated DMA controller to latest version"

configure_core -component_name {DMA_CONTROLLER} -params {"AXI4_STREAM_IF:true" "AXI_DMA_DWIDTH:64" "DSCRPTR_0_INT_ASSOC:0" "DSCRPTR_0_PRI_LVL:0" "DSCRPTR_10_INT_ASSOC:0" "DSCRPTR_10_PRI_LVL:0" "DSCRPTR_11_INT_ASSOC:0" "DSCRPTR_11_PRI_LVL:0" "DSCRPTR_12_INT_ASSOC:0" "DSCRPTR_12_PRI_LVL:0" "DSCRPTR_13_INT_ASSOC:0" "DSCRPTR_13_PRI_LVL:0" "DSCRPTR_14_INT_ASSOC:0" "DSCRPTR_14_PRI_LVL:0" "DSCRPTR_15_INT_ASSOC:0" "DSCRPTR_15_PRI_LVL:0" "DSCRPTR_16_INT_ASSOC:0" "DSCRPTR_16_PRI_LVL:0" "DSCRPTR_17_INT_ASSOC:0" "DSCRPTR_17_PRI_LVL:0" "DSCRPTR_18_INT_ASSOC:0" "DSCRPTR_18_PRI_LVL:0" "DSCRPTR_19_INT_ASSOC:0" "DSCRPTR_19_PRI_LVL:0" "DSCRPTR_1_INT_ASSOC:0" "DSCRPTR_1_PRI_LVL:0" "DSCRPTR_20_INT_ASSOC:0" "DSCRPTR_20_PRI_LVL:0" "DSCRPTR_21_INT_ASSOC:0" "DSCRPTR_21_PRI_LVL:0" "DSCRPTR_22_INT_ASSOC:0" "DSCRPTR_22_PRI_LVL:0" "DSCRPTR_23_INT_ASSOC:0" "DSCRPTR_23_PRI_LVL:0" "DSCRPTR_24_INT_ASSOC:0" "DSCRPTR_24_PRI_LVL:0" "DSCRPTR_25_INT_ASSOC:0" "DSCRPTR_25_PRI_LVL:0" "DSCRPTR_26_INT_ASSOC:0" "DSCRPTR_26_PRI_LVL:0" "DSCRPTR_27_INT_ASSOC:0" "DSCRPTR_27_PRI_LVL:0" "DSCRPTR_28_INT_ASSOC:0" "DSCRPTR_28_PRI_LVL:0" "DSCRPTR_29_INT_ASSOC:0" "DSCRPTR_29_PRI_LVL:0" "DSCRPTR_2_INT_ASSOC:0" "DSCRPTR_2_PRI_LVL:0" "DSCRPTR_30_INT_ASSOC:0" "DSCRPTR_30_PRI_LVL:0" "DSCRPTR_31_INT_ASSOC:0" "DSCRPTR_31_PRI_LVL:0" "DSCRPTR_3_INT_ASSOC:0" "DSCRPTR_3_PRI_LVL:0" "DSCRPTR_4_INT_ASSOC:0" "DSCRPTR_4_PRI_LVL:0" "DSCRPTR_5_INT_ASSOC:0" "DSCRPTR_5_PRI_LVL:0" "DSCRPTR_6_INT_ASSOC:0" "DSCRPTR_6_PRI_LVL:0" "DSCRPTR_7_INT_ASSOC:0" "DSCRPTR_7_PRI_LVL:0" "DSCRPTR_8_INT_ASSOC:0" "DSCRPTR_8_PRI_LVL:0" "DSCRPTR_9_INT_ASSOC:0" "DSCRPTR_9_PRI_LVL:0" "ECC:false" "ID_WIDTH:8" "INT_0_QUEUE_DEPTH:1" "INT_1_QUEUE_DEPTH:1" "INT_2_QUEUE_DEPTH:1" "INT_3_QUEUE_DEPTH:1" "NUM_INT_BDS:4" "NUM_OF_INTS:1" "NUM_PRI_LVLS:1" "PRI_0_NUM_OF_BEATS:256" "PRI_1_NUM_OF_BEATS:128" "PRI_2_NUM_OF_BEATS:64" "PRI_3_NUM_OF_BEATS:32" "PRI_4_NUM_OF_BEATS:16" "PRI_5_NUM_OF_BEATS:8" "PRI_6_NUM_OF_BEATS:4" "PRI_7_NUM_OF_BEATS:1"} 
sd_update_instance -sd_name {FIC_0_PERIPHERALS} -instance_name {DMA_CONTROLLER} 

configure_core -component_name {DMA_INITIATOR} -params {"ADDR_WIDTH:32" "CROSSBAR_MODE:0" "DATA_WIDTH:64" "DWC_ADDR_FIFO_DEPTH_CEILING:64" "ID_WIDTH:8" "MASTER0_CHAN_RS:true" "MASTER0_CLOCK_DOMAIN_CROSSING:false" "MASTER0_DATA_WIDTH:64" "MASTER0_DWC_DATA_FIFO_DEPTH:16" "MASTER0_READ_INTERLEAVE:false" "MASTER0_READ_SLAVE0:true" "MASTER0_READ_SLAVE10:true" "MASTER0_READ_SLAVE11:true" "MASTER0_READ_SLAVE12:true" "MASTER0_READ_SLAVE13:true" "MASTER0_READ_SLAVE14:true" "MASTER0_READ_SLAVE15:true" "MASTER0_READ_SLAVE16:true" "MASTER0_READ_SLAVE17:true" "MASTER0_READ_SLAVE18:true" "MASTER0_READ_SLAVE19:true" "MASTER0_READ_SLAVE1:true" "MASTER0_READ_SLAVE20:true" "MASTER0_READ_SLAVE21:true" "MASTER0_READ_SLAVE22:true" "MASTER0_READ_SLAVE23:true" "MASTER0_READ_SLAVE24:true" "MASTER0_READ_SLAVE25:true" "MASTER0_READ_SLAVE26:true" "MASTER0_READ_SLAVE27:true" "MASTER0_READ_SLAVE28:true" "MASTER0_READ_SLAVE29:true" "MASTER0_READ_SLAVE2:true" "MASTER0_READ_SLAVE30:true" "MASTER0_READ_SLAVE31:true" "MASTER0_READ_SLAVE3:true" "MASTER0_READ_SLAVE4:true" "MASTER0_READ_SLAVE5:true" "MASTER0_READ_SLAVE6:true" "MASTER0_READ_SLAVE7:true" "MASTER0_READ_SLAVE8:true" "MASTER0_READ_SLAVE9:true" "MASTER0_TYPE:0" "MASTER0_WRITE_SLAVE0:true" "MASTER0_WRITE_SLAVE10:true" "MASTER0_WRITE_SLAVE11:true" "MASTER0_WRITE_SLAVE12:true" "MASTER0_WRITE_SLAVE13:true" "MASTER0_WRITE_SLAVE14:true" "MASTER0_WRITE_SLAVE15:true" "MASTER0_WRITE_SLAVE16:true" "MASTER0_WRITE_SLAVE17:true" "MASTER0_WRITE_SLAVE18:true" "MASTER0_WRITE_SLAVE19:true" "MASTER0_WRITE_SLAVE1:true" "MASTER0_WRITE_SLAVE20:true" "MASTER0_WRITE_SLAVE21:true" "MASTER0_WRITE_SLAVE22:true" "MASTER0_WRITE_SLAVE23:true" "MASTER0_WRITE_SLAVE24:true" "MASTER0_WRITE_SLAVE25:true" "MASTER0_WRITE_SLAVE26:true" "MASTER0_WRITE_SLAVE27:true" "MASTER0_WRITE_SLAVE28:true" "MASTER0_WRITE_SLAVE29:true" "MASTER0_WRITE_SLAVE2:true" "MASTER0_WRITE_SLAVE30:true" "MASTER0_WRITE_SLAVE31:true" "MASTER0_WRITE_SLAVE3:true" "MASTER0_WRITE_SLAVE4:true" "MASTER0_WRITE_SLAVE5:true" "MASTER0_WRITE_SLAVE6:true" "MASTER0_WRITE_SLAVE7:true" "MASTER0_WRITE_SLAVE8:true" "MASTER0_WRITE_SLAVE9:true" "MASTER10_CHAN_RS:true" "MASTER10_CLOCK_DOMAIN_CROSSING:false" "MASTER10_DATA_WIDTH:64" "MASTER10_DWC_DATA_FIFO_DEPTH:16" "MASTER10_READ_INTERLEAVE:false" "MASTER10_READ_SLAVE0:true" "MASTER10_READ_SLAVE10:true" "MASTER10_READ_SLAVE11:true" "MASTER10_READ_SLAVE12:true" "MASTER10_READ_SLAVE13:true" "MASTER10_READ_SLAVE14:true" "MASTER10_READ_SLAVE15:true" "MASTER10_READ_SLAVE16:true" "MASTER10_READ_SLAVE17:true" "MASTER10_READ_SLAVE18:true" "MASTER10_READ_SLAVE19:true" "MASTER10_READ_SLAVE1:true" "MASTER10_READ_SLAVE20:true" "MASTER10_READ_SLAVE21:true" "MASTER10_READ_SLAVE22:true" "MASTER10_READ_SLAVE23:true" "MASTER10_READ_SLAVE24:true" "MASTER10_READ_SLAVE25:true" "MASTER10_READ_SLAVE26:true" "MASTER10_READ_SLAVE27:true" "MASTER10_READ_SLAVE28:true" "MASTER10_READ_SLAVE29:true" "MASTER10_READ_SLAVE2:true" "MASTER10_READ_SLAVE30:true" "MASTER10_READ_SLAVE31:true" "MASTER10_READ_SLAVE3:true" "MASTER10_READ_SLAVE4:true" "MASTER10_READ_SLAVE5:true" "MASTER10_READ_SLAVE6:true" "MASTER10_READ_SLAVE7:true" "MASTER10_READ_SLAVE8:true" "MASTER10_READ_SLAVE9:true" "MASTER10_TYPE:0" "MASTER10_WRITE_SLAVE0:true" "MASTER10_WRITE_SLAVE10:true" "MASTER10_WRITE_SLAVE11:true" "MASTER10_WRITE_SLAVE12:true" "MASTER10_WRITE_SLAVE13:true" "MASTER10_WRITE_SLAVE14:true" "MASTER10_WRITE_SLAVE15:true" "MASTER10_WRITE_SLAVE16:true" "MASTER10_WRITE_SLAVE17:true" "MASTER10_WRITE_SLAVE18:true" "MASTER10_WRITE_SLAVE19:true" "MASTER10_WRITE_SLAVE1:true" "MASTER10_WRITE_SLAVE20:true" "MASTER10_WRITE_SLAVE21:true" "MASTER10_WRITE_SLAVE22:true" "MASTER10_WRITE_SLAVE23:true" "MASTER10_WRITE_SLAVE24:true" "MASTER10_WRITE_SLAVE25:true" "MASTER10_WRITE_SLAVE26:true" "MASTER10_WRITE_SLAVE27:true" "MASTER10_WRITE_SLAVE28:true" "MASTER10_WRITE_SLAVE29:true" "MASTER10_WRITE_SLAVE2:true" "MASTER10_WRITE_SLAVE30:true" "MASTER10_WRITE_SLAVE31:true" "MASTER10_WRITE_SLAVE3:true" "MASTER10_WRITE_SLAVE4:true" "MASTER10_WRITE_SLAVE5:true" "MASTER10_WRITE_SLAVE6:true" "MASTER10_WRITE_SLAVE7:true" "MASTER10_WRITE_SLAVE8:true" "MASTER10_WRITE_SLAVE9:true" "MASTER11_CHAN_RS:true" "MASTER11_CLOCK_DOMAIN_CROSSING:false" "MASTER11_DATA_WIDTH:64" "MASTER11_DWC_DATA_FIFO_DEPTH:16" "MASTER11_READ_INTERLEAVE:false" "MASTER11_READ_SLAVE0:true" "MASTER11_READ_SLAVE10:true" "MASTER11_READ_SLAVE11:true" "MASTER11_READ_SLAVE12:true" "MASTER11_READ_SLAVE13:true" "MASTER11_READ_SLAVE14:true" "MASTER11_READ_SLAVE15:true" "MASTER11_READ_SLAVE16:true" "MASTER11_READ_SLAVE17:true" "MASTER11_READ_SLAVE18:true" "MASTER11_READ_SLAVE19:true" "MASTER11_READ_SLAVE1:true" "MASTER11_READ_SLAVE20:true" "MASTER11_READ_SLAVE21:true" "MASTER11_READ_SLAVE22:true" "MASTER11_READ_SLAVE23:true" "MASTER11_READ_SLAVE24:true" "MASTER11_READ_SLAVE25:true" "MASTER11_READ_SLAVE26:true" "MASTER11_READ_SLAVE27:true" "MASTER11_READ_SLAVE28:true" "MASTER11_READ_SLAVE29:true" "MASTER11_READ_SLAVE2:true" "MASTER11_READ_SLAVE30:true" "MASTER11_READ_SLAVE31:true" "MASTER11_READ_SLAVE3:true" "MASTER11_READ_SLAVE4:true" "MASTER11_READ_SLAVE5:true" "MASTER11_READ_SLAVE6:true" "MASTER11_READ_SLAVE7:true" "MASTER11_READ_SLAVE8:true" "MASTER11_READ_SLAVE9:true" "MASTER11_TYPE:0" "MASTER11_WRITE_SLAVE0:true" "MASTER11_WRITE_SLAVE10:true" "MASTER11_WRITE_SLAVE11:true" "MASTER11_WRITE_SLAVE12:true" "MASTER11_WRITE_SLAVE13:true" "MASTER11_WRITE_SLAVE14:true" "MASTER11_WRITE_SLAVE15:true" "MASTER11_WRITE_SLAVE16:true" "MASTER11_WRITE_SLAVE17:true" "MASTER11_WRITE_SLAVE18:true" "MASTER11_WRITE_SLAVE19:true" "MASTER11_WRITE_SLAVE1:true" "MASTER11_WRITE_SLAVE20:true" "MASTER11_WRITE_SLAVE21:true" "MASTER11_WRITE_SLAVE22:true" "MASTER11_WRITE_SLAVE23:true" "MASTER11_WRITE_SLAVE24:true" "MASTER11_WRITE_SLAVE25:true" "MASTER11_WRITE_SLAVE26:true" "MASTER11_WRITE_SLAVE27:true" "MASTER11_WRITE_SLAVE28:true" "MASTER11_WRITE_SLAVE29:true" "MASTER11_WRITE_SLAVE2:true" "MASTER11_WRITE_SLAVE30:true" "MASTER11_WRITE_SLAVE31:true" "MASTER11_WRITE_SLAVE3:true" "MASTER11_WRITE_SLAVE4:true" "MASTER11_WRITE_SLAVE5:true" "MASTER11_WRITE_SLAVE6:true" "MASTER11_WRITE_SLAVE7:true" "MASTER11_WRITE_SLAVE8:true" "MASTER11_WRITE_SLAVE9:true" "MASTER12_CHAN_RS:true" "MASTER12_CLOCK_DOMAIN_CROSSING:false" "MASTER12_DATA_WIDTH:64" "MASTER12_DWC_DATA_FIFO_DEPTH:16" "MASTER12_READ_INTERLEAVE:false" "MASTER12_READ_SLAVE0:true" "MASTER12_READ_SLAVE10:true" "MASTER12_READ_SLAVE11:true" "MASTER12_READ_SLAVE12:true" "MASTER12_READ_SLAVE13:true" "MASTER12_READ_SLAVE14:true" "MASTER12_READ_SLAVE15:true" "MASTER12_READ_SLAVE16:true" "MASTER12_READ_SLAVE17:true" "MASTER12_READ_SLAVE18:true" "MASTER12_READ_SLAVE19:true" "MASTER12_READ_SLAVE1:true" "MASTER12_READ_SLAVE20:true" "MASTER12_READ_SLAVE21:true" "MASTER12_READ_SLAVE22:true" "MASTER12_READ_SLAVE23:true" "MASTER12_READ_SLAVE24:true" "MASTER12_READ_SLAVE25:true" "MASTER12_READ_SLAVE26:true" "MASTER12_READ_SLAVE27:true" "MASTER12_READ_SLAVE28:true" "MASTER12_READ_SLAVE29:true" "MASTER12_READ_SLAVE2:true" "MASTER12_READ_SLAVE30:true" "MASTER12_READ_SLAVE31:true" "MASTER12_READ_SLAVE3:true" "MASTER12_READ_SLAVE4:true" "MASTER12_READ_SLAVE5:true" "MASTER12_READ_SLAVE6:true" "MASTER12_READ_SLAVE7:true" "MASTER12_READ_SLAVE8:true" "MASTER12_READ_SLAVE9:true" "MASTER12_TYPE:0" "MASTER12_WRITE_SLAVE0:true" "MASTER12_WRITE_SLAVE10:true" "MASTER12_WRITE_SLAVE11:true" "MASTER12_WRITE_SLAVE12:true" "MASTER12_WRITE_SLAVE13:true" "MASTER12_WRITE_SLAVE14:true" "MASTER12_WRITE_SLAVE15:true" "MASTER12_WRITE_SLAVE16:true" "MASTER12_WRITE_SLAVE17:true" "MASTER12_WRITE_SLAVE18:true" "MASTER12_WRITE_SLAVE19:true" "MASTER12_WRITE_SLAVE1:true" "MASTER12_WRITE_SLAVE20:true" "MASTER12_WRITE_SLAVE21:true" "MASTER12_WRITE_SLAVE22:true" "MASTER12_WRITE_SLAVE23:true" "MASTER12_WRITE_SLAVE24:true" "MASTER12_WRITE_SLAVE25:true" "MASTER12_WRITE_SLAVE26:true" "MASTER12_WRITE_SLAVE27:true" "MASTER12_WRITE_SLAVE28:true" "MASTER12_WRITE_SLAVE29:true" "MASTER12_WRITE_SLAVE2:true" "MASTER12_WRITE_SLAVE30:true" "MASTER12_WRITE_SLAVE31:true" "MASTER12_WRITE_SLAVE3:true" "MASTER12_WRITE_SLAVE4:true" "MASTER12_WRITE_SLAVE5:true" "MASTER12_WRITE_SLAVE6:true" "MASTER12_WRITE_SLAVE7:true" "MASTER12_WRITE_SLAVE8:true" "MASTER12_WRITE_SLAVE9:true" "MASTER13_CHAN_RS:true" "MASTER13_CLOCK_DOMAIN_CROSSING:false" "MASTER13_DATA_WIDTH:64" "MASTER13_DWC_DATA_FIFO_DEPTH:16" "MASTER13_READ_INTERLEAVE:false" "MASTER13_READ_SLAVE0:true" "MASTER13_READ_SLAVE10:true" "MASTER13_READ_SLAVE11:true" "MASTER13_READ_SLAVE12:true" "MASTER13_READ_SLAVE13:true" "MASTER13_READ_SLAVE14:true" "MASTER13_READ_SLAVE15:true" "MASTER13_READ_SLAVE16:true" "MASTER13_READ_SLAVE17:true" "MASTER13_READ_SLAVE18:true" "MASTER13_READ_SLAVE19:true" "MASTER13_READ_SLAVE1:true" "MASTER13_READ_SLAVE20:true" "MASTER13_READ_SLAVE21:true" "MASTER13_READ_SLAVE22:true" "MASTER13_READ_SLAVE23:true" "MASTER13_READ_SLAVE24:true" "MASTER13_READ_SLAVE25:true" "MASTER13_READ_SLAVE26:true" "MASTER13_READ_SLAVE27:true" "MASTER13_READ_SLAVE28:true" "MASTER13_READ_SLAVE29:true" "MASTER13_READ_SLAVE2:true" "MASTER13_READ_SLAVE30:true" "MASTER13_READ_SLAVE31:true" "MASTER13_READ_SLAVE3:true" "MASTER13_READ_SLAVE4:true" "MASTER13_READ_SLAVE5:true" "MASTER13_READ_SLAVE6:true" "MASTER13_READ_SLAVE7:true" "MASTER13_READ_SLAVE8:true" "MASTER13_READ_SLAVE9:true" "MASTER13_TYPE:0" "MASTER13_WRITE_SLAVE0:true" "MASTER13_WRITE_SLAVE10:true" "MASTER13_WRITE_SLAVE11:true" "MASTER13_WRITE_SLAVE12:true" "MASTER13_WRITE_SLAVE13:true" "MASTER13_WRITE_SLAVE14:true" "MASTER13_WRITE_SLAVE15:true" "MASTER13_WRITE_SLAVE16:true" "MASTER13_WRITE_SLAVE17:true" "MASTER13_WRITE_SLAVE18:true" "MASTER13_WRITE_SLAVE19:true" "MASTER13_WRITE_SLAVE1:true" "MASTER13_WRITE_SLAVE20:true" "MASTER13_WRITE_SLAVE21:true" "MASTER13_WRITE_SLAVE22:true" "MASTER13_WRITE_SLAVE23:true" "MASTER13_WRITE_SLAVE24:true" "MASTER13_WRITE_SLAVE25:true" "MASTER13_WRITE_SLAVE26:true" "MASTER13_WRITE_SLAVE27:true" "MASTER13_WRITE_SLAVE28:true" "MASTER13_WRITE_SLAVE29:true" "MASTER13_WRITE_SLAVE2:true" "MASTER13_WRITE_SLAVE30:true" "MASTER13_WRITE_SLAVE31:true" "MASTER13_WRITE_SLAVE3:true" "MASTER13_WRITE_SLAVE4:true" "MASTER13_WRITE_SLAVE5:true" "MASTER13_WRITE_SLAVE6:true" "MASTER13_WRITE_SLAVE7:true" "MASTER13_WRITE_SLAVE8:true" "MASTER13_WRITE_SLAVE9:true" "MASTER14_CHAN_RS:true" "MASTER14_CLOCK_DOMAIN_CROSSING:false" "MASTER14_DATA_WIDTH:64" "MASTER14_DWC_DATA_FIFO_DEPTH:16" "MASTER14_READ_INTERLEAVE:false" "MASTER14_READ_SLAVE0:true" "MASTER14_READ_SLAVE10:true" "MASTER14_READ_SLAVE11:true" "MASTER14_READ_SLAVE12:true" "MASTER14_READ_SLAVE13:true" "MASTER14_READ_SLAVE14:true" "MASTER14_READ_SLAVE15:true" "MASTER14_READ_SLAVE16:true" "MASTER14_READ_SLAVE17:true" "MASTER14_READ_SLAVE18:true" "MASTER14_READ_SLAVE19:true" "MASTER14_READ_SLAVE1:true" "MASTER14_READ_SLAVE20:true" "MASTER14_READ_SLAVE21:true" "MASTER14_READ_SLAVE22:true" "MASTER14_READ_SLAVE23:true" "MASTER14_READ_SLAVE24:true" "MASTER14_READ_SLAVE25:true" "MASTER14_READ_SLAVE26:true" "MASTER14_READ_SLAVE27:true" "MASTER14_READ_SLAVE28:true" "MASTER14_READ_SLAVE29:true" "MASTER14_READ_SLAVE2:true" "MASTER14_READ_SLAVE30:true" "MASTER14_READ_SLAVE31:true" "MASTER14_READ_SLAVE3:true" "MASTER14_READ_SLAVE4:true" "MASTER14_READ_SLAVE5:true" "MASTER14_READ_SLAVE6:true" "MASTER14_READ_SLAVE7:true" "MASTER14_READ_SLAVE8:true" "MASTER14_READ_SLAVE9:true" "MASTER14_TYPE:0" "MASTER14_WRITE_SLAVE0:true" "MASTER14_WRITE_SLAVE10:true" "MASTER14_WRITE_SLAVE11:true" "MASTER14_WRITE_SLAVE12:true" "MASTER14_WRITE_SLAVE13:true" "MASTER14_WRITE_SLAVE14:true" "MASTER14_WRITE_SLAVE15:true" "MASTER14_WRITE_SLAVE16:true" "MASTER14_WRITE_SLAVE17:true" "MASTER14_WRITE_SLAVE18:true" "MASTER14_WRITE_SLAVE19:true" "MASTER14_WRITE_SLAVE1:true" "MASTER14_WRITE_SLAVE20:true" "MASTER14_WRITE_SLAVE21:true" "MASTER14_WRITE_SLAVE22:true" "MASTER14_WRITE_SLAVE23:true" "MASTER14_WRITE_SLAVE24:true" "MASTER14_WRITE_SLAVE25:true" "MASTER14_WRITE_SLAVE26:true" "MASTER14_WRITE_SLAVE27:true" "MASTER14_WRITE_SLAVE28:true" "MASTER14_WRITE_SLAVE29:true" "MASTER14_WRITE_SLAVE2:true" "MASTER14_WRITE_SLAVE30:true" "MASTER14_WRITE_SLAVE31:true" "MASTER14_WRITE_SLAVE3:true" "MASTER14_WRITE_SLAVE4:true" "MASTER14_WRITE_SLAVE5:true" "MASTER14_WRITE_SLAVE6:true" "MASTER14_WRITE_SLAVE7:true" "MASTER14_WRITE_SLAVE8:true" "MASTER14_WRITE_SLAVE9:true" "MASTER15_CHAN_RS:true" "MASTER15_CLOCK_DOMAIN_CROSSING:false" "MASTER15_DATA_WIDTH:64" "MASTER15_DWC_DATA_FIFO_DEPTH:16" "MASTER15_READ_INTERLEAVE:false" "MASTER15_READ_SLAVE0:true" "MASTER15_READ_SLAVE10:true" "MASTER15_READ_SLAVE11:true" "MASTER15_READ_SLAVE12:true" "MASTER15_READ_SLAVE13:true" "MASTER15_READ_SLAVE14:true" "MASTER15_READ_SLAVE15:true" "MASTER15_READ_SLAVE16:true" "MASTER15_READ_SLAVE17:true" "MASTER15_READ_SLAVE18:true" "MASTER15_READ_SLAVE19:true" "MASTER15_READ_SLAVE1:true" "MASTER15_READ_SLAVE20:true" "MASTER15_READ_SLAVE21:true" "MASTER15_READ_SLAVE22:true" "MASTER15_READ_SLAVE23:true" "MASTER15_READ_SLAVE24:true" "MASTER15_READ_SLAVE25:true" "MASTER15_READ_SLAVE26:true" "MASTER15_READ_SLAVE27:true" "MASTER15_READ_SLAVE28:true" "MASTER15_READ_SLAVE29:true" "MASTER15_READ_SLAVE2:true" "MASTER15_READ_SLAVE30:true" "MASTER15_READ_SLAVE31:true" "MASTER15_READ_SLAVE3:true" "MASTER15_READ_SLAVE4:true" "MASTER15_READ_SLAVE5:true" "MASTER15_READ_SLAVE6:true" "MASTER15_READ_SLAVE7:true" "MASTER15_READ_SLAVE8:true" "MASTER15_READ_SLAVE9:true" "MASTER15_TYPE:0" "MASTER15_WRITE_SLAVE0:true" "MASTER15_WRITE_SLAVE10:true" "MASTER15_WRITE_SLAVE11:true" "MASTER15_WRITE_SLAVE12:true" "MASTER15_WRITE_SLAVE13:true" "MASTER15_WRITE_SLAVE14:true" "MASTER15_WRITE_SLAVE15:true" "MASTER15_WRITE_SLAVE16:true" "MASTER15_WRITE_SLAVE17:true" "MASTER15_WRITE_SLAVE18:true" "MASTER15_WRITE_SLAVE19:true" "MASTER15_WRITE_SLAVE1:true" "MASTER15_WRITE_SLAVE20:true" "MASTER15_WRITE_SLAVE21:true" "MASTER15_WRITE_SLAVE22:true" "MASTER15_WRITE_SLAVE23:true" "MASTER15_WRITE_SLAVE24:true" "MASTER15_WRITE_SLAVE25:true" "MASTER15_WRITE_SLAVE26:true" "MASTER15_WRITE_SLAVE27:true" "MASTER15_WRITE_SLAVE28:true" "MASTER15_WRITE_SLAVE29:true" "MASTER15_WRITE_SLAVE2:true" "MASTER15_WRITE_SLAVE30:true" "MASTER15_WRITE_SLAVE31:true" "MASTER15_WRITE_SLAVE3:true" "MASTER15_WRITE_SLAVE4:true" "MASTER15_WRITE_SLAVE5:true" "MASTER15_WRITE_SLAVE6:true" "MASTER15_WRITE_SLAVE7:true" "MASTER15_WRITE_SLAVE8:true" "MASTER15_WRITE_SLAVE9:true" "MASTER1_CHAN_RS:true" "MASTER1_CLOCK_DOMAIN_CROSSING:false" "MASTER1_DATA_WIDTH:64" "MASTER1_DWC_DATA_FIFO_DEPTH:16" "MASTER1_READ_INTERLEAVE:false" "MASTER1_READ_SLAVE0:true" "MASTER1_READ_SLAVE10:true" "MASTER1_READ_SLAVE11:true" "MASTER1_READ_SLAVE12:true" "MASTER1_READ_SLAVE13:true" "MASTER1_READ_SLAVE14:true" "MASTER1_READ_SLAVE15:true" "MASTER1_READ_SLAVE16:true" "MASTER1_READ_SLAVE17:true" "MASTER1_READ_SLAVE18:true" "MASTER1_READ_SLAVE19:true" "MASTER1_READ_SLAVE1:true" "MASTER1_READ_SLAVE20:true" "MASTER1_READ_SLAVE21:true" "MASTER1_READ_SLAVE22:true" "MASTER1_READ_SLAVE23:true" "MASTER1_READ_SLAVE24:true" "MASTER1_READ_SLAVE25:true" "MASTER1_READ_SLAVE26:true" "MASTER1_READ_SLAVE27:true" "MASTER1_READ_SLAVE28:true" "MASTER1_READ_SLAVE29:true" "MASTER1_READ_SLAVE2:true" "MASTER1_READ_SLAVE30:true" "MASTER1_READ_SLAVE31:true" "MASTER1_READ_SLAVE3:true" "MASTER1_READ_SLAVE4:true" "MASTER1_READ_SLAVE5:true" "MASTER1_READ_SLAVE6:true" "MASTER1_READ_SLAVE7:true" "MASTER1_READ_SLAVE8:true" "MASTER1_READ_SLAVE9:true" "MASTER1_TYPE:0" "MASTER1_WRITE_SLAVE0:true" "MASTER1_WRITE_SLAVE10:true" "MASTER1_WRITE_SLAVE11:true" "MASTER1_WRITE_SLAVE12:true" "MASTER1_WRITE_SLAVE13:true" "MASTER1_WRITE_SLAVE14:true" "MASTER1_WRITE_SLAVE15:true" "MASTER1_WRITE_SLAVE16:true" "MASTER1_WRITE_SLAVE17:true" "MASTER1_WRITE_SLAVE18:true" "MASTER1_WRITE_SLAVE19:true" "MASTER1_WRITE_SLAVE1:true" "MASTER1_WRITE_SLAVE20:true" "MASTER1_WRITE_SLAVE21:true" "MASTER1_WRITE_SLAVE22:true" "MASTER1_WRITE_SLAVE23:true" "MASTER1_WRITE_SLAVE24:true" "MASTER1_WRITE_SLAVE25:true" "MASTER1_WRITE_SLAVE26:true" "MASTER1_WRITE_SLAVE27:true" "MASTER1_WRITE_SLAVE28:true" "MASTER1_WRITE_SLAVE29:true" "MASTER1_WRITE_SLAVE2:true" "MASTER1_WRITE_SLAVE30:true" "MASTER1_WRITE_SLAVE31:true" "MASTER1_WRITE_SLAVE3:true" "MASTER1_WRITE_SLAVE4:true" "MASTER1_WRITE_SLAVE5:true" "MASTER1_WRITE_SLAVE6:true" "MASTER1_WRITE_SLAVE7:true" "MASTER1_WRITE_SLAVE8:true" "MASTER1_WRITE_SLAVE9:true" "MASTER2_CHAN_RS:true" "MASTER2_CLOCK_DOMAIN_CROSSING:false" "MASTER2_DATA_WIDTH:64" "MASTER2_DWC_DATA_FIFO_DEPTH:16" "MASTER2_READ_INTERLEAVE:false" "MASTER2_READ_SLAVE0:true" "MASTER2_READ_SLAVE10:true" "MASTER2_READ_SLAVE11:true" "MASTER2_READ_SLAVE12:true" "MASTER2_READ_SLAVE13:true" "MASTER2_READ_SLAVE14:true" "MASTER2_READ_SLAVE15:true" "MASTER2_READ_SLAVE16:true" "MASTER2_READ_SLAVE17:true" "MASTER2_READ_SLAVE18:true" "MASTER2_READ_SLAVE19:true" "MASTER2_READ_SLAVE1:true" "MASTER2_READ_SLAVE20:true" "MASTER2_READ_SLAVE21:true" "MASTER2_READ_SLAVE22:true" "MASTER2_READ_SLAVE23:true" "MASTER2_READ_SLAVE24:true" "MASTER2_READ_SLAVE25:true" "MASTER2_READ_SLAVE26:true" "MASTER2_READ_SLAVE27:true" "MASTER2_READ_SLAVE28:true" "MASTER2_READ_SLAVE29:true" "MASTER2_READ_SLAVE2:true" "MASTER2_READ_SLAVE30:true" "MASTER2_READ_SLAVE31:true" "MASTER2_READ_SLAVE3:true" "MASTER2_READ_SLAVE4:true" "MASTER2_READ_SLAVE5:true" "MASTER2_READ_SLAVE6:true" "MASTER2_READ_SLAVE7:true" "MASTER2_READ_SLAVE8:true" "MASTER2_READ_SLAVE9:true" "MASTER2_TYPE:0" "MASTER2_WRITE_SLAVE0:true" "MASTER2_WRITE_SLAVE10:true" "MASTER2_WRITE_SLAVE11:true" "MASTER2_WRITE_SLAVE12:true" "MASTER2_WRITE_SLAVE13:true" "MASTER2_WRITE_SLAVE14:true" "MASTER2_WRITE_SLAVE15:true" "MASTER2_WRITE_SLAVE16:true" "MASTER2_WRITE_SLAVE17:true" "MASTER2_WRITE_SLAVE18:true" "MASTER2_WRITE_SLAVE19:true" "MASTER2_WRITE_SLAVE1:true" "MASTER2_WRITE_SLAVE20:true" "MASTER2_WRITE_SLAVE21:true" "MASTER2_WRITE_SLAVE22:true" "MASTER2_WRITE_SLAVE23:true" "MASTER2_WRITE_SLAVE24:true" "MASTER2_WRITE_SLAVE25:true" "MASTER2_WRITE_SLAVE26:true" "MASTER2_WRITE_SLAVE27:true" "MASTER2_WRITE_SLAVE28:true" "MASTER2_WRITE_SLAVE29:true" "MASTER2_WRITE_SLAVE2:true" "MASTER2_WRITE_SLAVE30:true" "MASTER2_WRITE_SLAVE31:true" "MASTER2_WRITE_SLAVE3:true" "MASTER2_WRITE_SLAVE4:true" "MASTER2_WRITE_SLAVE5:true" "MASTER2_WRITE_SLAVE6:true" "MASTER2_WRITE_SLAVE7:true" "MASTER2_WRITE_SLAVE8:true" "MASTER2_WRITE_SLAVE9:true" "MASTER3_CHAN_RS:true" "MASTER3_CLOCK_DOMAIN_CROSSING:false" "MASTER3_DATA_WIDTH:64" "MASTER3_DWC_DATA_FIFO_DEPTH:16" "MASTER3_READ_INTERLEAVE:false" "MASTER3_READ_SLAVE0:true" "MASTER3_READ_SLAVE10:true" "MASTER3_READ_SLAVE11:true" "MASTER3_READ_SLAVE12:true" "MASTER3_READ_SLAVE13:true" "MASTER3_READ_SLAVE14:true" "MASTER3_READ_SLAVE15:true" "MASTER3_READ_SLAVE16:true" "MASTER3_READ_SLAVE17:true" "MASTER3_READ_SLAVE18:true" "MASTER3_READ_SLAVE19:true" "MASTER3_READ_SLAVE1:true" "MASTER3_READ_SLAVE20:true" "MASTER3_READ_SLAVE21:true" "MASTER3_READ_SLAVE22:true" "MASTER3_READ_SLAVE23:true" "MASTER3_READ_SLAVE24:true" "MASTER3_READ_SLAVE25:true" "MASTER3_READ_SLAVE26:true" "MASTER3_READ_SLAVE27:true" "MASTER3_READ_SLAVE28:true" "MASTER3_READ_SLAVE29:true" "MASTER3_READ_SLAVE2:true" "MASTER3_READ_SLAVE30:true" "MASTER3_READ_SLAVE31:true" "MASTER3_READ_SLAVE3:true" "MASTER3_READ_SLAVE4:true" "MASTER3_READ_SLAVE5:true" "MASTER3_READ_SLAVE6:true" "MASTER3_READ_SLAVE7:true" "MASTER3_READ_SLAVE8:true" "MASTER3_READ_SLAVE9:true" "MASTER3_TYPE:0" "MASTER3_WRITE_SLAVE0:true" "MASTER3_WRITE_SLAVE10:true" "MASTER3_WRITE_SLAVE11:true" "MASTER3_WRITE_SLAVE12:true" "MASTER3_WRITE_SLAVE13:true" "MASTER3_WRITE_SLAVE14:true" "MASTER3_WRITE_SLAVE15:true" "MASTER3_WRITE_SLAVE16:true" "MASTER3_WRITE_SLAVE17:true" "MASTER3_WRITE_SLAVE18:true" "MASTER3_WRITE_SLAVE19:true" "MASTER3_WRITE_SLAVE1:true" "MASTER3_WRITE_SLAVE20:true" "MASTER3_WRITE_SLAVE21:true" "MASTER3_WRITE_SLAVE22:true" "MASTER3_WRITE_SLAVE23:true" "MASTER3_WRITE_SLAVE24:true" "MASTER3_WRITE_SLAVE25:true" "MASTER3_WRITE_SLAVE26:true" "MASTER3_WRITE_SLAVE27:true" "MASTER3_WRITE_SLAVE28:true" "MASTER3_WRITE_SLAVE29:true" "MASTER3_WRITE_SLAVE2:true" "MASTER3_WRITE_SLAVE30:true" "MASTER3_WRITE_SLAVE31:true" "MASTER3_WRITE_SLAVE3:true" "MASTER3_WRITE_SLAVE4:true" "MASTER3_WRITE_SLAVE5:true" "MASTER3_WRITE_SLAVE6:true" "MASTER3_WRITE_SLAVE7:true" "MASTER3_WRITE_SLAVE8:true" "MASTER3_WRITE_SLAVE9:true" "MASTER4_CHAN_RS:true" "MASTER4_CLOCK_DOMAIN_CROSSING:false" "MASTER4_DATA_WIDTH:64" "MASTER4_DWC_DATA_FIFO_DEPTH:16" "MASTER4_READ_INTERLEAVE:false" "MASTER4_READ_SLAVE0:true" "MASTER4_READ_SLAVE10:true" "MASTER4_READ_SLAVE11:true" "MASTER4_READ_SLAVE12:true" "MASTER4_READ_SLAVE13:true" "MASTER4_READ_SLAVE14:true" "MASTER4_READ_SLAVE15:true" "MASTER4_READ_SLAVE16:true" "MASTER4_READ_SLAVE17:true" "MASTER4_READ_SLAVE18:true" "MASTER4_READ_SLAVE19:true" "MASTER4_READ_SLAVE1:true" "MASTER4_READ_SLAVE20:true" "MASTER4_READ_SLAVE21:true" "MASTER4_READ_SLAVE22:true" "MASTER4_READ_SLAVE23:true" "MASTER4_READ_SLAVE24:true" "MASTER4_READ_SLAVE25:true" "MASTER4_READ_SLAVE26:true" "MASTER4_READ_SLAVE27:true" "MASTER4_READ_SLAVE28:true" "MASTER4_READ_SLAVE29:true" "MASTER4_READ_SLAVE2:true" "MASTER4_READ_SLAVE30:true" "MASTER4_READ_SLAVE31:true" "MASTER4_READ_SLAVE3:true" "MASTER4_READ_SLAVE4:true" "MASTER4_READ_SLAVE5:true" "MASTER4_READ_SLAVE6:true" "MASTER4_READ_SLAVE7:true" "MASTER4_READ_SLAVE8:true" "MASTER4_READ_SLAVE9:true" "MASTER4_TYPE:0" "MASTER4_WRITE_SLAVE0:true" "MASTER4_WRITE_SLAVE10:true" "MASTER4_WRITE_SLAVE11:true" "MASTER4_WRITE_SLAVE12:true" "MASTER4_WRITE_SLAVE13:true" "MASTER4_WRITE_SLAVE14:true" "MASTER4_WRITE_SLAVE15:true" "MASTER4_WRITE_SLAVE16:true" "MASTER4_WRITE_SLAVE17:true" "MASTER4_WRITE_SLAVE18:true" "MASTER4_WRITE_SLAVE19:true" "MASTER4_WRITE_SLAVE1:true" "MASTER4_WRITE_SLAVE20:true" "MASTER4_WRITE_SLAVE21:true" "MASTER4_WRITE_SLAVE22:true" "MASTER4_WRITE_SLAVE23:true" "MASTER4_WRITE_SLAVE24:true" "MASTER4_WRITE_SLAVE25:true" "MASTER4_WRITE_SLAVE26:true" "MASTER4_WRITE_SLAVE27:true" "MASTER4_WRITE_SLAVE28:true" "MASTER4_WRITE_SLAVE29:true" "MASTER4_WRITE_SLAVE2:true" "MASTER4_WRITE_SLAVE30:true" "MASTER4_WRITE_SLAVE31:true" "MASTER4_WRITE_SLAVE3:true" "MASTER4_WRITE_SLAVE4:true" "MASTER4_WRITE_SLAVE5:true" "MASTER4_WRITE_SLAVE6:true" "MASTER4_WRITE_SLAVE7:true" "MASTER4_WRITE_SLAVE8:true" "MASTER4_WRITE_SLAVE9:true" "MASTER5_CHAN_RS:true" "MASTER5_CLOCK_DOMAIN_CROSSING:false" "MASTER5_DATA_WIDTH:64" "MASTER5_DWC_DATA_FIFO_DEPTH:16" "MASTER5_READ_INTERLEAVE:false" "MASTER5_READ_SLAVE0:true" "MASTER5_READ_SLAVE10:true" "MASTER5_READ_SLAVE11:true" "MASTER5_READ_SLAVE12:true" "MASTER5_READ_SLAVE13:true" "MASTER5_READ_SLAVE14:true" "MASTER5_READ_SLAVE15:true" "MASTER5_READ_SLAVE16:true" "MASTER5_READ_SLAVE17:true" "MASTER5_READ_SLAVE18:true" "MASTER5_READ_SLAVE19:true" "MASTER5_READ_SLAVE1:true" "MASTER5_READ_SLAVE20:true" "MASTER5_READ_SLAVE21:true" "MASTER5_READ_SLAVE22:true" "MASTER5_READ_SLAVE23:true" "MASTER5_READ_SLAVE24:true" "MASTER5_READ_SLAVE25:true" "MASTER5_READ_SLAVE26:true" "MASTER5_READ_SLAVE27:true" "MASTER5_READ_SLAVE28:true" "MASTER5_READ_SLAVE29:true" "MASTER5_READ_SLAVE2:true" "MASTER5_READ_SLAVE30:true" "MASTER5_READ_SLAVE31:true" "MASTER5_READ_SLAVE3:true" "MASTER5_READ_SLAVE4:true" "MASTER5_READ_SLAVE5:true" "MASTER5_READ_SLAVE6:true" "MASTER5_READ_SLAVE7:true" "MASTER5_READ_SLAVE8:true" "MASTER5_READ_SLAVE9:true" "MASTER5_TYPE:0" "MASTER5_WRITE_SLAVE0:true" "MASTER5_WRITE_SLAVE10:true" "MASTER5_WRITE_SLAVE11:true" "MASTER5_WRITE_SLAVE12:true" "MASTER5_WRITE_SLAVE13:true" "MASTER5_WRITE_SLAVE14:true" "MASTER5_WRITE_SLAVE15:true" "MASTER5_WRITE_SLAVE16:true" "MASTER5_WRITE_SLAVE17:true" "MASTER5_WRITE_SLAVE18:true" "MASTER5_WRITE_SLAVE19:true" "MASTER5_WRITE_SLAVE1:true" "MASTER5_WRITE_SLAVE20:true" "MASTER5_WRITE_SLAVE21:true" "MASTER5_WRITE_SLAVE22:true" "MASTER5_WRITE_SLAVE23:true" "MASTER5_WRITE_SLAVE24:true" "MASTER5_WRITE_SLAVE25:true" "MASTER5_WRITE_SLAVE26:true" "MASTER5_WRITE_SLAVE27:true" "MASTER5_WRITE_SLAVE28:true" "MASTER5_WRITE_SLAVE29:true" "MASTER5_WRITE_SLAVE2:true" "MASTER5_WRITE_SLAVE30:true" "MASTER5_WRITE_SLAVE31:true" "MASTER5_WRITE_SLAVE3:true" "MASTER5_WRITE_SLAVE4:true" "MASTER5_WRITE_SLAVE5:true" "MASTER5_WRITE_SLAVE6:true" "MASTER5_WRITE_SLAVE7:true" "MASTER5_WRITE_SLAVE8:true" "MASTER5_WRITE_SLAVE9:true" "MASTER6_CHAN_RS:true" "MASTER6_CLOCK_DOMAIN_CROSSING:false" "MASTER6_DATA_WIDTH:64" "MASTER6_DWC_DATA_FIFO_DEPTH:16" "MASTER6_READ_INTERLEAVE:false" "MASTER6_READ_SLAVE0:true" "MASTER6_READ_SLAVE10:true" "MASTER6_READ_SLAVE11:true" "MASTER6_READ_SLAVE12:true" "MASTER6_READ_SLAVE13:true" "MASTER6_READ_SLAVE14:true" "MASTER6_READ_SLAVE15:true" "MASTER6_READ_SLAVE16:true" "MASTER6_READ_SLAVE17:true" "MASTER6_READ_SLAVE18:true" "MASTER6_READ_SLAVE19:true" "MASTER6_READ_SLAVE1:true" "MASTER6_READ_SLAVE20:true" "MASTER6_READ_SLAVE21:true" "MASTER6_READ_SLAVE22:true" "MASTER6_READ_SLAVE23:true" "MASTER6_READ_SLAVE24:true" "MASTER6_READ_SLAVE25:true" "MASTER6_READ_SLAVE26:true" "MASTER6_READ_SLAVE27:true" "MASTER6_READ_SLAVE28:true" "MASTER6_READ_SLAVE29:true" "MASTER6_READ_SLAVE2:true" "MASTER6_READ_SLAVE30:true" "MASTER6_READ_SLAVE31:true" "MASTER6_READ_SLAVE3:true" "MASTER6_READ_SLAVE4:true" "MASTER6_READ_SLAVE5:true" "MASTER6_READ_SLAVE6:true" "MASTER6_READ_SLAVE7:true" "MASTER6_READ_SLAVE8:true" "MASTER6_READ_SLAVE9:true" "MASTER6_TYPE:0" "MASTER6_WRITE_SLAVE0:true" "MASTER6_WRITE_SLAVE10:true" "MASTER6_WRITE_SLAVE11:true" "MASTER6_WRITE_SLAVE12:true" "MASTER6_WRITE_SLAVE13:true" "MASTER6_WRITE_SLAVE14:true" "MASTER6_WRITE_SLAVE15:true" "MASTER6_WRITE_SLAVE16:true" "MASTER6_WRITE_SLAVE17:true" "MASTER6_WRITE_SLAVE18:true" "MASTER6_WRITE_SLAVE19:true" "MASTER6_WRITE_SLAVE1:true" "MASTER6_WRITE_SLAVE20:true" "MASTER6_WRITE_SLAVE21:true" "MASTER6_WRITE_SLAVE22:true" "MASTER6_WRITE_SLAVE23:true" "MASTER6_WRITE_SLAVE24:true" "MASTER6_WRITE_SLAVE25:true" "MASTER6_WRITE_SLAVE26:true" "MASTER6_WRITE_SLAVE27:true" "MASTER6_WRITE_SLAVE28:true" "MASTER6_WRITE_SLAVE29:true" "MASTER6_WRITE_SLAVE2:true" "MASTER6_WRITE_SLAVE30:true" "MASTER6_WRITE_SLAVE31:true" "MASTER6_WRITE_SLAVE3:true" "MASTER6_WRITE_SLAVE4:true" "MASTER6_WRITE_SLAVE5:true" "MASTER6_WRITE_SLAVE6:true" "MASTER6_WRITE_SLAVE7:true" "MASTER6_WRITE_SLAVE8:true" "MASTER6_WRITE_SLAVE9:true" "MASTER7_CHAN_RS:true" "MASTER7_CLOCK_DOMAIN_CROSSING:false" "MASTER7_DATA_WIDTH:64" "MASTER7_DWC_DATA_FIFO_DEPTH:16" "MASTER7_READ_INTERLEAVE:false" "MASTER7_READ_SLAVE0:true" "MASTER7_READ_SLAVE10:true" "MASTER7_READ_SLAVE11:true" "MASTER7_READ_SLAVE12:true" "MASTER7_READ_SLAVE13:true" "MASTER7_READ_SLAVE14:true" "MASTER7_READ_SLAVE15:true" "MASTER7_READ_SLAVE16:true" "MASTER7_READ_SLAVE17:true" "MASTER7_READ_SLAVE18:true" "MASTER7_READ_SLAVE19:true" "MASTER7_READ_SLAVE1:true" "MASTER7_READ_SLAVE20:true" "MASTER7_READ_SLAVE21:true" "MASTER7_READ_SLAVE22:true" "MASTER7_READ_SLAVE23:true" "MASTER7_READ_SLAVE24:true" "MASTER7_READ_SLAVE25:true" "MASTER7_READ_SLAVE26:true" "MASTER7_READ_SLAVE27:true" "MASTER7_READ_SLAVE28:true" "MASTER7_READ_SLAVE29:true" "MASTER7_READ_SLAVE2:true" "MASTER7_READ_SLAVE30:true" "MASTER7_READ_SLAVE31:true" "MASTER7_READ_SLAVE3:true" "MASTER7_READ_SLAVE4:true" "MASTER7_READ_SLAVE5:true" "MASTER7_READ_SLAVE6:true" "MASTER7_READ_SLAVE7:true" "MASTER7_READ_SLAVE8:true" "MASTER7_READ_SLAVE9:true" "MASTER7_TYPE:0" "MASTER7_WRITE_SLAVE0:true" "MASTER7_WRITE_SLAVE10:true" "MASTER7_WRITE_SLAVE11:true" "MASTER7_WRITE_SLAVE12:true" "MASTER7_WRITE_SLAVE13:true" "MASTER7_WRITE_SLAVE14:true" "MASTER7_WRITE_SLAVE15:true" "MASTER7_WRITE_SLAVE16:true" "MASTER7_WRITE_SLAVE17:true" "MASTER7_WRITE_SLAVE18:true" "MASTER7_WRITE_SLAVE19:true" "MASTER7_WRITE_SLAVE1:true" "MASTER7_WRITE_SLAVE20:true" "MASTER7_WRITE_SLAVE21:true" "MASTER7_WRITE_SLAVE22:true" "MASTER7_WRITE_SLAVE23:true" "MASTER7_WRITE_SLAVE24:true" "MASTER7_WRITE_SLAVE25:true" "MASTER7_WRITE_SLAVE26:true" "MASTER7_WRITE_SLAVE27:true" "MASTER7_WRITE_SLAVE28:true" "MASTER7_WRITE_SLAVE29:true" "MASTER7_WRITE_SLAVE2:true" "MASTER7_WRITE_SLAVE30:true" "MASTER7_WRITE_SLAVE31:true" "MASTER7_WRITE_SLAVE3:true" "MASTER7_WRITE_SLAVE4:true" "MASTER7_WRITE_SLAVE5:true" "MASTER7_WRITE_SLAVE6:true" "MASTER7_WRITE_SLAVE7:true" "MASTER7_WRITE_SLAVE8:true" "MASTER7_WRITE_SLAVE9:true" "MASTER8_CHAN_RS:true" "MASTER8_CLOCK_DOMAIN_CROSSING:false" "MASTER8_DATA_WIDTH:64" "MASTER8_DWC_DATA_FIFO_DEPTH:16" "MASTER8_READ_INTERLEAVE:false" "MASTER8_READ_SLAVE0:true" "MASTER8_READ_SLAVE10:true" "MASTER8_READ_SLAVE11:true" "MASTER8_READ_SLAVE12:true" "MASTER8_READ_SLAVE13:true" "MASTER8_READ_SLAVE14:true" "MASTER8_READ_SLAVE15:true" "MASTER8_READ_SLAVE16:true" "MASTER8_READ_SLAVE17:true" "MASTER8_READ_SLAVE18:true" "MASTER8_READ_SLAVE19:true" "MASTER8_READ_SLAVE1:true" "MASTER8_READ_SLAVE20:true" "MASTER8_READ_SLAVE21:true" "MASTER8_READ_SLAVE22:true" "MASTER8_READ_SLAVE23:true" "MASTER8_READ_SLAVE24:true" "MASTER8_READ_SLAVE25:true" "MASTER8_READ_SLAVE26:true" "MASTER8_READ_SLAVE27:true" "MASTER8_READ_SLAVE28:true" "MASTER8_READ_SLAVE29:true" "MASTER8_READ_SLAVE2:true" "MASTER8_READ_SLAVE30:true" "MASTER8_READ_SLAVE31:true" "MASTER8_READ_SLAVE3:true" "MASTER8_READ_SLAVE4:true" "MASTER8_READ_SLAVE5:true" "MASTER8_READ_SLAVE6:true" "MASTER8_READ_SLAVE7:true" "MASTER8_READ_SLAVE8:true" "MASTER8_READ_SLAVE9:true" "MASTER8_TYPE:0" "MASTER8_WRITE_SLAVE0:true" "MASTER8_WRITE_SLAVE10:true" "MASTER8_WRITE_SLAVE11:true" "MASTER8_WRITE_SLAVE12:true" "MASTER8_WRITE_SLAVE13:true" "MASTER8_WRITE_SLAVE14:true" "MASTER8_WRITE_SLAVE15:true" "MASTER8_WRITE_SLAVE16:true" "MASTER8_WRITE_SLAVE17:true" "MASTER8_WRITE_SLAVE18:true" "MASTER8_WRITE_SLAVE19:true" "MASTER8_WRITE_SLAVE1:true" "MASTER8_WRITE_SLAVE20:true" "MASTER8_WRITE_SLAVE21:true" "MASTER8_WRITE_SLAVE22:true" "MASTER8_WRITE_SLAVE23:true" "MASTER8_WRITE_SLAVE24:true" "MASTER8_WRITE_SLAVE25:true" "MASTER8_WRITE_SLAVE26:true" "MASTER8_WRITE_SLAVE27:true" "MASTER8_WRITE_SLAVE28:true" "MASTER8_WRITE_SLAVE29:true" "MASTER8_WRITE_SLAVE2:true" "MASTER8_WRITE_SLAVE30:true" "MASTER8_WRITE_SLAVE31:true" "MASTER8_WRITE_SLAVE3:true" "MASTER8_WRITE_SLAVE4:true" "MASTER8_WRITE_SLAVE5:true" "MASTER8_WRITE_SLAVE6:true" "MASTER8_WRITE_SLAVE7:true" "MASTER8_WRITE_SLAVE8:true" "MASTER8_WRITE_SLAVE9:true" "MASTER9_CHAN_RS:true" "MASTER9_CLOCK_DOMAIN_CROSSING:false" "MASTER9_DATA_WIDTH:64" "MASTER9_DWC_DATA_FIFO_DEPTH:16" "MASTER9_READ_INTERLEAVE:false" "MASTER9_READ_SLAVE0:true" "MASTER9_READ_SLAVE10:true" "MASTER9_READ_SLAVE11:true" "MASTER9_READ_SLAVE12:true" "MASTER9_READ_SLAVE13:true" "MASTER9_READ_SLAVE14:true" "MASTER9_READ_SLAVE15:true" "MASTER9_READ_SLAVE16:true" "MASTER9_READ_SLAVE17:true" "MASTER9_READ_SLAVE18:true" "MASTER9_READ_SLAVE19:true" "MASTER9_READ_SLAVE1:true" "MASTER9_READ_SLAVE20:true" "MASTER9_READ_SLAVE21:true" "MASTER9_READ_SLAVE22:true" "MASTER9_READ_SLAVE23:true" "MASTER9_READ_SLAVE24:true" "MASTER9_READ_SLAVE25:true" "MASTER9_READ_SLAVE26:true" "MASTER9_READ_SLAVE27:true" "MASTER9_READ_SLAVE28:true" "MASTER9_READ_SLAVE29:true" "MASTER9_READ_SLAVE2:true" "MASTER9_READ_SLAVE30:true" "MASTER9_READ_SLAVE31:true" "MASTER9_READ_SLAVE3:true" "MASTER9_READ_SLAVE4:true" "MASTER9_READ_SLAVE5:true" "MASTER9_READ_SLAVE6:true" "MASTER9_READ_SLAVE7:true" "MASTER9_READ_SLAVE8:true" "MASTER9_READ_SLAVE9:true" "MASTER9_TYPE:0" "MASTER9_WRITE_SLAVE0:true" "MASTER9_WRITE_SLAVE10:true" "MASTER9_WRITE_SLAVE11:true" "MASTER9_WRITE_SLAVE12:true" "MASTER9_WRITE_SLAVE13:true" "MASTER9_WRITE_SLAVE14:true" "MASTER9_WRITE_SLAVE15:true" "MASTER9_WRITE_SLAVE16:true" "MASTER9_WRITE_SLAVE17:true" "MASTER9_WRITE_SLAVE18:true" "MASTER9_WRITE_SLAVE19:true" "MASTER9_WRITE_SLAVE1:true" "MASTER9_WRITE_SLAVE20:true" "MASTER9_WRITE_SLAVE21:true" "MASTER9_WRITE_SLAVE22:true" "MASTER9_WRITE_SLAVE23:true" "MASTER9_WRITE_SLAVE24:true" "MASTER9_WRITE_SLAVE25:true" "MASTER9_WRITE_SLAVE26:true" "MASTER9_WRITE_SLAVE27:true" "MASTER9_WRITE_SLAVE28:true" "MASTER9_WRITE_SLAVE29:true" "MASTER9_WRITE_SLAVE2:true" "MASTER9_WRITE_SLAVE30:true" "MASTER9_WRITE_SLAVE31:true" "MASTER9_WRITE_SLAVE3:true" "MASTER9_WRITE_SLAVE4:true" "MASTER9_WRITE_SLAVE5:true" "MASTER9_WRITE_SLAVE6:true" "MASTER9_WRITE_SLAVE7:true" "MASTER9_WRITE_SLAVE8:true" "MASTER9_WRITE_SLAVE9:true" "NUM_MASTERS:1" "NUM_MASTERS_WIDTH:1" "NUM_SLAVES:1" "NUM_THREADS:1" "OPEN_TRANS_MAX:2" "OPTIMIZATION:3" "RD_ARB_EN:true" "SLAVE0_CHAN_RS:true" "SLAVE0_CLOCK_DOMAIN_CROSSING:false" "SLAVE0_DATA_WIDTH:64" "SLAVE0_DWC_DATA_FIFO_DEPTH:16" "SLAVE0_END_ADDR:0xffffffff" "SLAVE0_END_ADDR_UPPER:0x0" "SLAVE0_READ_INTERLEAVE:false" "SLAVE0_START_ADDR:0x0" "SLAVE0_START_ADDR_UPPER:0x0" "SLAVE0_TYPE:0" "SLAVE10_CHAN_RS:true" "SLAVE10_CLOCK_DOMAIN_CROSSING:false" "SLAVE10_DATA_WIDTH:64" "SLAVE10_DWC_DATA_FIFO_DEPTH:16" "SLAVE10_END_ADDR:0x57ffffff" "SLAVE10_END_ADDR_UPPER:0x0" "SLAVE10_READ_INTERLEAVE:false" "SLAVE10_START_ADDR:0x50000000" "SLAVE10_START_ADDR_UPPER:0x0" "SLAVE10_TYPE:0" "SLAVE11_CHAN_RS:true" "SLAVE11_CLOCK_DOMAIN_CROSSING:false" "SLAVE11_DATA_WIDTH:64" "SLAVE11_DWC_DATA_FIFO_DEPTH:16" "SLAVE11_END_ADDR:0x5fffffff" "SLAVE11_END_ADDR_UPPER:0x0" "SLAVE11_READ_INTERLEAVE:false" "SLAVE11_START_ADDR:0x58000000" "SLAVE11_START_ADDR_UPPER:0x0" "SLAVE11_TYPE:0" "SLAVE12_CHAN_RS:true" "SLAVE12_CLOCK_DOMAIN_CROSSING:false" "SLAVE12_DATA_WIDTH:64" "SLAVE12_DWC_DATA_FIFO_DEPTH:16" "SLAVE12_END_ADDR:0x902fffff" "SLAVE12_END_ADDR_UPPER:0x0" "SLAVE12_READ_INTERLEAVE:false" "SLAVE12_START_ADDR:0x90000000" "SLAVE12_START_ADDR_UPPER:0x0" "SLAVE12_TYPE:0" "SLAVE13_CHAN_RS:true" "SLAVE13_CLOCK_DOMAIN_CROSSING:false" "SLAVE13_DATA_WIDTH:64" "SLAVE13_DWC_DATA_FIFO_DEPTH:16" "SLAVE13_END_ADDR:0x905fffff" "SLAVE13_END_ADDR_UPPER:0x0" "SLAVE13_READ_INTERLEAVE:false" "SLAVE13_START_ADDR:0x90300000" "SLAVE13_START_ADDR_UPPER:0x0" "SLAVE13_TYPE:0" "SLAVE14_CHAN_RS:true" "SLAVE14_CLOCK_DOMAIN_CROSSING:false" "SLAVE14_DATA_WIDTH:64" "SLAVE14_DWC_DATA_FIFO_DEPTH:16" "SLAVE14_END_ADDR:0x908fffff" "SLAVE14_END_ADDR_UPPER:0x0" "SLAVE14_READ_INTERLEAVE:false" "SLAVE14_START_ADDR:0x90600000" "SLAVE14_START_ADDR_UPPER:0x0" "SLAVE14_TYPE:0" "SLAVE15_CHAN_RS:true" "SLAVE15_CLOCK_DOMAIN_CROSSING:false" "SLAVE15_DATA_WIDTH:64" "SLAVE15_DWC_DATA_FIFO_DEPTH:16" "SLAVE15_END_ADDR:0x90bfffff" "SLAVE15_END_ADDR_UPPER:0x0" "SLAVE15_READ_INTERLEAVE:false" "SLAVE15_START_ADDR:0x90900000" "SLAVE15_START_ADDR_UPPER:0x0" "SLAVE15_TYPE:0" "SLAVE16_CHAN_RS:true" "SLAVE16_CLOCK_DOMAIN_CROSSING:false" "SLAVE16_DATA_WIDTH:64" "SLAVE16_DWC_DATA_FIFO_DEPTH:16" "SLAVE16_END_ADDR:0x90efffff" "SLAVE16_END_ADDR_UPPER:0x0" "SLAVE16_READ_INTERLEAVE:false" "SLAVE16_START_ADDR:0x90c00000" "SLAVE16_START_ADDR_UPPER:0x0" "SLAVE16_TYPE:0" "SLAVE17_CHAN_RS:true" "SLAVE17_CLOCK_DOMAIN_CROSSING:false" "SLAVE17_DATA_WIDTH:64" "SLAVE17_DWC_DATA_FIFO_DEPTH:16" "SLAVE17_END_ADDR:0x911fffff" "SLAVE17_END_ADDR_UPPER:0x0" "SLAVE17_READ_INTERLEAVE:false" "SLAVE17_START_ADDR:0x90f00000" "SLAVE17_START_ADDR_UPPER:0x0" "SLAVE17_TYPE:0" "SLAVE18_CHAN_RS:true" "SLAVE18_CLOCK_DOMAIN_CROSSING:false" "SLAVE18_DATA_WIDTH:64" "SLAVE18_DWC_DATA_FIFO_DEPTH:16" "SLAVE18_END_ADDR:0x914fffff" "SLAVE18_END_ADDR_UPPER:0x0" "SLAVE18_READ_INTERLEAVE:false" "SLAVE18_START_ADDR:0x91200000" "SLAVE18_START_ADDR_UPPER:0x0" "SLAVE18_TYPE:0" "SLAVE19_CHAN_RS:true" "SLAVE19_CLOCK_DOMAIN_CROSSING:false" "SLAVE19_DATA_WIDTH:64" "SLAVE19_DWC_DATA_FIFO_DEPTH:16" "SLAVE19_END_ADDR:0x917fffff" "SLAVE19_END_ADDR_UPPER:0x0" "SLAVE19_READ_INTERLEAVE:false" "SLAVE19_START_ADDR:0x91500000" "SLAVE19_START_ADDR_UPPER:0x0" "SLAVE19_TYPE:0" "SLAVE1_CHAN_RS:true" "SLAVE1_CLOCK_DOMAIN_CROSSING:false" "SLAVE1_DATA_WIDTH:64" "SLAVE1_DWC_DATA_FIFO_DEPTH:16" "SLAVE1_END_ADDR:0x6fffffff" "SLAVE1_END_ADDR_UPPER:0x0" "SLAVE1_READ_INTERLEAVE:false" "SLAVE1_START_ADDR:0x61000000" "SLAVE1_START_ADDR_UPPER:0x0" "SLAVE1_TYPE:0" "SLAVE20_CHAN_RS:true" "SLAVE20_CLOCK_DOMAIN_CROSSING:false" "SLAVE20_DATA_WIDTH:64" "SLAVE20_DWC_DATA_FIFO_DEPTH:16" "SLAVE20_END_ADDR:0x91afffff" "SLAVE20_END_ADDR_UPPER:0x0" "SLAVE20_READ_INTERLEAVE:false" "SLAVE20_START_ADDR:0x91800000" "SLAVE20_START_ADDR_UPPER:0x0" "SLAVE20_TYPE:0" "SLAVE21_CHAN_RS:true" "SLAVE21_CLOCK_DOMAIN_CROSSING:false" "SLAVE21_DATA_WIDTH:64" "SLAVE21_DWC_DATA_FIFO_DEPTH:16" "SLAVE21_END_ADDR:0x91dfffff" "SLAVE21_END_ADDR_UPPER:0x0" "SLAVE21_READ_INTERLEAVE:false" "SLAVE21_START_ADDR:0x91b00000" "SLAVE21_START_ADDR_UPPER:0x0" "SLAVE21_TYPE:0" "SLAVE22_CHAN_RS:true" "SLAVE22_CLOCK_DOMAIN_CROSSING:false" "SLAVE22_DATA_WIDTH:64" "SLAVE22_DWC_DATA_FIFO_DEPTH:16" "SLAVE22_END_ADDR:0x920fffff" "SLAVE22_END_ADDR_UPPER:0x0" "SLAVE22_READ_INTERLEAVE:false" "SLAVE22_START_ADDR:0x91e00000" "SLAVE22_START_ADDR_UPPER:0x0" "SLAVE22_TYPE:0" "SLAVE23_CHAN_RS:true" "SLAVE23_CLOCK_DOMAIN_CROSSING:false" "SLAVE23_DATA_WIDTH:64" "SLAVE23_DWC_DATA_FIFO_DEPTH:16" "SLAVE23_END_ADDR:0x923fffff" "SLAVE23_END_ADDR_UPPER:0x0" "SLAVE23_READ_INTERLEAVE:false" "SLAVE23_START_ADDR:0x92100000" "SLAVE23_START_ADDR_UPPER:0x0" "SLAVE23_TYPE:0" "SLAVE24_CHAN_RS:true" "SLAVE24_CLOCK_DOMAIN_CROSSING:false" "SLAVE24_DATA_WIDTH:64" "SLAVE24_DWC_DATA_FIFO_DEPTH:16" "SLAVE24_END_ADDR:0x926fffff" "SLAVE24_END_ADDR_UPPER:0x0" "SLAVE24_READ_INTERLEAVE:false" "SLAVE24_START_ADDR:0x92400000" "SLAVE24_START_ADDR_UPPER:0x0" "SLAVE24_TYPE:0" "SLAVE25_CHAN_RS:true" "SLAVE25_CLOCK_DOMAIN_CROSSING:false" "SLAVE25_DATA_WIDTH:64" "SLAVE25_DWC_DATA_FIFO_DEPTH:16" "SLAVE25_END_ADDR:0x929fffff" "SLAVE25_END_ADDR_UPPER:0x0" "SLAVE25_READ_INTERLEAVE:false" "SLAVE25_START_ADDR:0x92700000" "SLAVE25_START_ADDR_UPPER:0x0" "SLAVE25_TYPE:0" "SLAVE26_CHAN_RS:true" "SLAVE26_CLOCK_DOMAIN_CROSSING:false" "SLAVE26_DATA_WIDTH:64" "SLAVE26_DWC_DATA_FIFO_DEPTH:16" "SLAVE26_END_ADDR:0x92cfffff" "SLAVE26_END_ADDR_UPPER:0x0" "SLAVE26_READ_INTERLEAVE:false" "SLAVE26_START_ADDR:0x92a00000" "SLAVE26_START_ADDR_UPPER:0x0" "SLAVE26_TYPE:0" "SLAVE27_CHAN_RS:true" "SLAVE27_CLOCK_DOMAIN_CROSSING:false" "SLAVE27_DATA_WIDTH:64" "SLAVE27_DWC_DATA_FIFO_DEPTH:16" "SLAVE27_END_ADDR:0x92ffffff" "SLAVE27_END_ADDR_UPPER:0x0" "SLAVE27_READ_INTERLEAVE:false" "SLAVE27_START_ADDR:0x92d00000" "SLAVE27_START_ADDR_UPPER:0x0" "SLAVE27_TYPE:0" "SLAVE28_CHAN_RS:true" "SLAVE28_CLOCK_DOMAIN_CROSSING:false" "SLAVE28_DATA_WIDTH:64" "SLAVE28_DWC_DATA_FIFO_DEPTH:16" "SLAVE28_END_ADDR:0x932fffff" "SLAVE28_END_ADDR_UPPER:0x0" "SLAVE28_READ_INTERLEAVE:false" "SLAVE28_START_ADDR:0x93000000" "SLAVE28_START_ADDR_UPPER:0x0" "SLAVE28_TYPE:0" "SLAVE29_CHAN_RS:true" "SLAVE29_CLOCK_DOMAIN_CROSSING:false" "SLAVE29_DATA_WIDTH:64" "SLAVE29_DWC_DATA_FIFO_DEPTH:16" "SLAVE29_END_ADDR:0x935fffff" "SLAVE29_END_ADDR_UPPER:0x0" "SLAVE29_READ_INTERLEAVE:false" "SLAVE29_START_ADDR:0x93300000" "SLAVE29_START_ADDR_UPPER:0x0" "SLAVE29_TYPE:0" "SLAVE2_CHAN_RS:true" "SLAVE2_CLOCK_DOMAIN_CROSSING:false" "SLAVE2_DATA_WIDTH:32" "SLAVE2_DWC_DATA_FIFO_DEPTH:16" "SLAVE2_END_ADDR:0x6002ffff" "SLAVE2_END_ADDR_UPPER:0x0" "SLAVE2_READ_INTERLEAVE:false" "SLAVE2_START_ADDR:0x60020000" "SLAVE2_START_ADDR_UPPER:0x0" "SLAVE2_TYPE:1" "SLAVE30_CHAN_RS:true" "SLAVE30_CLOCK_DOMAIN_CROSSING:false" "SLAVE30_DATA_WIDTH:64" "SLAVE30_DWC_DATA_FIFO_DEPTH:16" "SLAVE30_END_ADDR:0x938fffff" "SLAVE30_END_ADDR_UPPER:0x0" "SLAVE30_READ_INTERLEAVE:false" "SLAVE30_START_ADDR:0x93600000" "SLAVE30_START_ADDR_UPPER:0x0" "SLAVE30_TYPE:0" "SLAVE31_CHAN_RS:true" "SLAVE31_CLOCK_DOMAIN_CROSSING:false" "SLAVE31_DATA_WIDTH:64" "SLAVE31_DWC_DATA_FIFO_DEPTH:16" "SLAVE31_END_ADDR:0x93bfffff" "SLAVE31_END_ADDR_UPPER:0x0" "SLAVE31_READ_INTERLEAVE:false" "SLAVE31_START_ADDR:0x93900000" "SLAVE31_START_ADDR_UPPER:0x0" "SLAVE31_TYPE:0" "SLAVE3_CHAN_RS:true" "SLAVE3_CLOCK_DOMAIN_CROSSING:false" "SLAVE3_DATA_WIDTH:64" "SLAVE3_DWC_DATA_FIFO_DEPTH:16" "SLAVE3_END_ADDR:0x1fffffff" "SLAVE3_END_ADDR_UPPER:0x0" "SLAVE3_READ_INTERLEAVE:false" "SLAVE3_START_ADDR:0x18000000" "SLAVE3_START_ADDR_UPPER:0x0" "SLAVE3_TYPE:0" "SLAVE4_CHAN_RS:true" "SLAVE4_CLOCK_DOMAIN_CROSSING:false" "SLAVE4_DATA_WIDTH:64" "SLAVE4_DWC_DATA_FIFO_DEPTH:16" "SLAVE4_END_ADDR:0x27ffffff" "SLAVE4_END_ADDR_UPPER:0x0" "SLAVE4_READ_INTERLEAVE:false" "SLAVE4_START_ADDR:0x20000000" "SLAVE4_START_ADDR_UPPER:0x0" "SLAVE4_TYPE:0" "SLAVE5_CHAN_RS:true" "SLAVE5_CLOCK_DOMAIN_CROSSING:false" "SLAVE5_DATA_WIDTH:64" "SLAVE5_DWC_DATA_FIFO_DEPTH:16" "SLAVE5_END_ADDR:0x2fffffff" "SLAVE5_END_ADDR_UPPER:0x0" "SLAVE5_READ_INTERLEAVE:false" "SLAVE5_START_ADDR:0x28000000" "SLAVE5_START_ADDR_UPPER:0x0" "SLAVE5_TYPE:0" "SLAVE6_CHAN_RS:true" "SLAVE6_CLOCK_DOMAIN_CROSSING:false" "SLAVE6_DATA_WIDTH:64" "SLAVE6_DWC_DATA_FIFO_DEPTH:16" "SLAVE6_END_ADDR:0x37ffffff" "SLAVE6_END_ADDR_UPPER:0x0" "SLAVE6_READ_INTERLEAVE:false" "SLAVE6_START_ADDR:0x30000000" "SLAVE6_START_ADDR_UPPER:0x0" "SLAVE6_TYPE:0" "SLAVE7_CHAN_RS:true" "SLAVE7_CLOCK_DOMAIN_CROSSING:false" "SLAVE7_DATA_WIDTH:64" "SLAVE7_DWC_DATA_FIFO_DEPTH:16" "SLAVE7_END_ADDR:0x3fffffff" "SLAVE7_END_ADDR_UPPER:0x0" "SLAVE7_READ_INTERLEAVE:false" "SLAVE7_START_ADDR:0x38000000" "SLAVE7_START_ADDR_UPPER:0x0" "SLAVE7_TYPE:0" "SLAVE8_CHAN_RS:true" "SLAVE8_CLOCK_DOMAIN_CROSSING:false" "SLAVE8_DATA_WIDTH:64" "SLAVE8_DWC_DATA_FIFO_DEPTH:16" "SLAVE8_END_ADDR:0x47ffffff" "SLAVE8_END_ADDR_UPPER:0x0" "SLAVE8_READ_INTERLEAVE:false" "SLAVE8_START_ADDR:0x40000000" "SLAVE8_START_ADDR_UPPER:0x0" "SLAVE8_TYPE:0" "SLAVE9_CHAN_RS:true" "SLAVE9_CLOCK_DOMAIN_CROSSING:false" "SLAVE9_DATA_WIDTH:64" "SLAVE9_DWC_DATA_FIFO_DEPTH:16" "SLAVE9_END_ADDR:0x4fffffff" "SLAVE9_END_ADDR_UPPER:0x0" "SLAVE9_READ_INTERLEAVE:false" "SLAVE9_START_ADDR:0x48000000" "SLAVE9_START_ADDR_UPPER:0x0" "SLAVE9_TYPE:0" "SLV_AXI4PRT_ADDRDEPTH:8" "SLV_AXI4PRT_DATADEPTH:9" "USER_WIDTH:1"} 
sd_update_instance -sd_name {FIC_0_PERIPHERALS} -instance_name {DMA_INITIATOR}

puts " =============updated DMA controller to latest version - configuring core"


puts " =============updating the FIC3_INITATOR to add in a new ABP slave slot"
#	updating the FIC3_INITATOR to add in a new ABP slave slot
delete_component -component_name {FIC_3_0x4000_0xxx} 
source {./script_support/additional_configurations/AXI4_STREAM_DATA_GENERATOR/FIC_3_0x4000_0xxx_AXI_STREAM.tcl}
sd_update_instance -sd_name {FIC_3_ADDRESS_GENERATION} -instance_name {FIC_3_0x4000_0xxx_0} 
sd_connect_pin_to_port -sd_name {FIC_3_ADDRESS_GENERATION} -pin_name {FIC_3_0x4000_0xxx_0:APBmslave15} -port_name {} 
sd_rename_port -sd_name {FIC_3_ADDRESS_GENERATION} -current_port_name {APBmslave15} -new_port_name {FIC_3_0x4000_0Fxx} 
generate_component -component_name {FIC_3_ADDRESS_GENERATION} -recursive 0 
sd_update_instance -sd_name {FIC_3_PERIPHERALS} -instance_name {FIC_3_ADDRESS_GENERATION_1} 
sd_connect_pin_to_port -sd_name {FIC_3_PERIPHERALS} -pin_name {FIC_3_ADDRESS_GENERATION_1:FIC_3_0x4000_0Fxx} -port_name {} 
save_smartdesign -sd_name {FIC_3_PERIPHERALS} 
generate_component -component_name {FIC_3_PERIPHERALS} -recursive 0 
sd_update_instance -sd_name {MPFS_ICICLE_KIT_BASE_DESIGN} -instance_name {FIC_3_PERIPHERALS_1} 
build_design_hierarchy 

puts " =============updating the DMA INITIATOR to change slave 1 data width to 32"
#   updating the DMA INITIATOR to change slave 1 data width to 32
delete_component -component_name {DMA_INITIATOR} 
source {./script_support/additional_configurations/AXI4_STREAM_DATA_GENERATOR/DMA_INITIATOR_AXI_STREAM_BFM.tcl}
sd_update_instance -sd_name {FIC_0_PERIPHERALS} -instance_name {DMA_INITIATOR}
configure_core -component_name {DMA_INITIATOR} -params {"ADDR_WIDTH:32" "CROSSBAR_MODE:0" "DATA_WIDTH:64" "DWC_ADDR_FIFO_DEPTH_CEILING:64" "ID_WIDTH:8" "MASTER0_CHAN_RS:true" "MASTER0_CLOCK_DOMAIN_CROSSING:false" "MASTER0_DATA_WIDTH:64" "MASTER0_DWC_DATA_FIFO_DEPTH:16" "MASTER0_READ_INTERLEAVE:false" "MASTER0_READ_SLAVE0:true" "MASTER0_READ_SLAVE10:true" "MASTER0_READ_SLAVE11:true" "MASTER0_READ_SLAVE12:true" "MASTER0_READ_SLAVE13:true" "MASTER0_READ_SLAVE14:true" "MASTER0_READ_SLAVE15:true" "MASTER0_READ_SLAVE16:true" "MASTER0_READ_SLAVE17:true" "MASTER0_READ_SLAVE18:true" "MASTER0_READ_SLAVE19:true" "MASTER0_READ_SLAVE1:true" "MASTER0_READ_SLAVE20:true" "MASTER0_READ_SLAVE21:true" "MASTER0_READ_SLAVE22:true" "MASTER0_READ_SLAVE23:true" "MASTER0_READ_SLAVE24:true" "MASTER0_READ_SLAVE25:true" "MASTER0_READ_SLAVE26:true" "MASTER0_READ_SLAVE27:true" "MASTER0_READ_SLAVE28:true" "MASTER0_READ_SLAVE29:true" "MASTER0_READ_SLAVE2:true" "MASTER0_READ_SLAVE30:true" "MASTER0_READ_SLAVE31:true" "MASTER0_READ_SLAVE3:true" "MASTER0_READ_SLAVE4:true" "MASTER0_READ_SLAVE5:true" "MASTER0_READ_SLAVE6:true" "MASTER0_READ_SLAVE7:true" "MASTER0_READ_SLAVE8:true" "MASTER0_READ_SLAVE9:true" "MASTER0_TYPE:0" "MASTER0_WRITE_SLAVE0:true" "MASTER0_WRITE_SLAVE10:true" "MASTER0_WRITE_SLAVE11:true" "MASTER0_WRITE_SLAVE12:true" "MASTER0_WRITE_SLAVE13:true" "MASTER0_WRITE_SLAVE14:true" "MASTER0_WRITE_SLAVE15:true" "MASTER0_WRITE_SLAVE16:true" "MASTER0_WRITE_SLAVE17:true" "MASTER0_WRITE_SLAVE18:true" "MASTER0_WRITE_SLAVE19:true" "MASTER0_WRITE_SLAVE1:true" "MASTER0_WRITE_SLAVE20:true" "MASTER0_WRITE_SLAVE21:true" "MASTER0_WRITE_SLAVE22:true" "MASTER0_WRITE_SLAVE23:true" "MASTER0_WRITE_SLAVE24:true" "MASTER0_WRITE_SLAVE25:true" "MASTER0_WRITE_SLAVE26:true" "MASTER0_WRITE_SLAVE27:true" "MASTER0_WRITE_SLAVE28:true" "MASTER0_WRITE_SLAVE29:true" "MASTER0_WRITE_SLAVE2:true" "MASTER0_WRITE_SLAVE30:true" "MASTER0_WRITE_SLAVE31:true" "MASTER0_WRITE_SLAVE3:true" "MASTER0_WRITE_SLAVE4:true" "MASTER0_WRITE_SLAVE5:true" "MASTER0_WRITE_SLAVE6:true" "MASTER0_WRITE_SLAVE7:true" "MASTER0_WRITE_SLAVE8:true" "MASTER0_WRITE_SLAVE9:true" "MASTER10_CHAN_RS:true" "MASTER10_CLOCK_DOMAIN_CROSSING:false" "MASTER10_DATA_WIDTH:64" "MASTER10_DWC_DATA_FIFO_DEPTH:16" "MASTER10_READ_INTERLEAVE:false" "MASTER10_READ_SLAVE0:true" "MASTER10_READ_SLAVE10:true" "MASTER10_READ_SLAVE11:true" "MASTER10_READ_SLAVE12:true" "MASTER10_READ_SLAVE13:true" "MASTER10_READ_SLAVE14:true" "MASTER10_READ_SLAVE15:true" "MASTER10_READ_SLAVE16:true" "MASTER10_READ_SLAVE17:true" "MASTER10_READ_SLAVE18:true" "MASTER10_READ_SLAVE19:true" "MASTER10_READ_SLAVE1:true" "MASTER10_READ_SLAVE20:true" "MASTER10_READ_SLAVE21:true" "MASTER10_READ_SLAVE22:true" "MASTER10_READ_SLAVE23:true" "MASTER10_READ_SLAVE24:true" "MASTER10_READ_SLAVE25:true" "MASTER10_READ_SLAVE26:true" "MASTER10_READ_SLAVE27:true" "MASTER10_READ_SLAVE28:true" "MASTER10_READ_SLAVE29:true" "MASTER10_READ_SLAVE2:true" "MASTER10_READ_SLAVE30:true" "MASTER10_READ_SLAVE31:true" "MASTER10_READ_SLAVE3:true" "MASTER10_READ_SLAVE4:true" "MASTER10_READ_SLAVE5:true" "MASTER10_READ_SLAVE6:true" "MASTER10_READ_SLAVE7:true" "MASTER10_READ_SLAVE8:true" "MASTER10_READ_SLAVE9:true" "MASTER10_TYPE:0" "MASTER10_WRITE_SLAVE0:true" "MASTER10_WRITE_SLAVE10:true" "MASTER10_WRITE_SLAVE11:true" "MASTER10_WRITE_SLAVE12:true" "MASTER10_WRITE_SLAVE13:true" "MASTER10_WRITE_SLAVE14:true" "MASTER10_WRITE_SLAVE15:true" "MASTER10_WRITE_SLAVE16:true" "MASTER10_WRITE_SLAVE17:true" "MASTER10_WRITE_SLAVE18:true" "MASTER10_WRITE_SLAVE19:true" "MASTER10_WRITE_SLAVE1:true" "MASTER10_WRITE_SLAVE20:true" "MASTER10_WRITE_SLAVE21:true" "MASTER10_WRITE_SLAVE22:true" "MASTER10_WRITE_SLAVE23:true" "MASTER10_WRITE_SLAVE24:true" "MASTER10_WRITE_SLAVE25:true" "MASTER10_WRITE_SLAVE26:true" "MASTER10_WRITE_SLAVE27:true" "MASTER10_WRITE_SLAVE28:true" "MASTER10_WRITE_SLAVE29:true" "MASTER10_WRITE_SLAVE2:true" "MASTER10_WRITE_SLAVE30:true" "MASTER10_WRITE_SLAVE31:true" "MASTER10_WRITE_SLAVE3:true" "MASTER10_WRITE_SLAVE4:true" "MASTER10_WRITE_SLAVE5:true" "MASTER10_WRITE_SLAVE6:true" "MASTER10_WRITE_SLAVE7:true" "MASTER10_WRITE_SLAVE8:true" "MASTER10_WRITE_SLAVE9:true" "MASTER11_CHAN_RS:true" "MASTER11_CLOCK_DOMAIN_CROSSING:false" "MASTER11_DATA_WIDTH:64" "MASTER11_DWC_DATA_FIFO_DEPTH:16" "MASTER11_READ_INTERLEAVE:false" "MASTER11_READ_SLAVE0:true" "MASTER11_READ_SLAVE10:true" "MASTER11_READ_SLAVE11:true" "MASTER11_READ_SLAVE12:true" "MASTER11_READ_SLAVE13:true" "MASTER11_READ_SLAVE14:true" "MASTER11_READ_SLAVE15:true" "MASTER11_READ_SLAVE16:true" "MASTER11_READ_SLAVE17:true" "MASTER11_READ_SLAVE18:true" "MASTER11_READ_SLAVE19:true" "MASTER11_READ_SLAVE1:true" "MASTER11_READ_SLAVE20:true" "MASTER11_READ_SLAVE21:true" "MASTER11_READ_SLAVE22:true" "MASTER11_READ_SLAVE23:true" "MASTER11_READ_SLAVE24:true" "MASTER11_READ_SLAVE25:true" "MASTER11_READ_SLAVE26:true" "MASTER11_READ_SLAVE27:true" "MASTER11_READ_SLAVE28:true" "MASTER11_READ_SLAVE29:true" "MASTER11_READ_SLAVE2:true" "MASTER11_READ_SLAVE30:true" "MASTER11_READ_SLAVE31:true" "MASTER11_READ_SLAVE3:true" "MASTER11_READ_SLAVE4:true" "MASTER11_READ_SLAVE5:true" "MASTER11_READ_SLAVE6:true" "MASTER11_READ_SLAVE7:true" "MASTER11_READ_SLAVE8:true" "MASTER11_READ_SLAVE9:true" "MASTER11_TYPE:0" "MASTER11_WRITE_SLAVE0:true" "MASTER11_WRITE_SLAVE10:true" "MASTER11_WRITE_SLAVE11:true" "MASTER11_WRITE_SLAVE12:true" "MASTER11_WRITE_SLAVE13:true" "MASTER11_WRITE_SLAVE14:true" "MASTER11_WRITE_SLAVE15:true" "MASTER11_WRITE_SLAVE16:true" "MASTER11_WRITE_SLAVE17:true" "MASTER11_WRITE_SLAVE18:true" "MASTER11_WRITE_SLAVE19:true" "MASTER11_WRITE_SLAVE1:true" "MASTER11_WRITE_SLAVE20:true" "MASTER11_WRITE_SLAVE21:true" "MASTER11_WRITE_SLAVE22:true" "MASTER11_WRITE_SLAVE23:true" "MASTER11_WRITE_SLAVE24:true" "MASTER11_WRITE_SLAVE25:true" "MASTER11_WRITE_SLAVE26:true" "MASTER11_WRITE_SLAVE27:true" "MASTER11_WRITE_SLAVE28:true" "MASTER11_WRITE_SLAVE29:true" "MASTER11_WRITE_SLAVE2:true" "MASTER11_WRITE_SLAVE30:true" "MASTER11_WRITE_SLAVE31:true" "MASTER11_WRITE_SLAVE3:true" "MASTER11_WRITE_SLAVE4:true" "MASTER11_WRITE_SLAVE5:true" "MASTER11_WRITE_SLAVE6:true" "MASTER11_WRITE_SLAVE7:true" "MASTER11_WRITE_SLAVE8:true" "MASTER11_WRITE_SLAVE9:true" "MASTER12_CHAN_RS:true" "MASTER12_CLOCK_DOMAIN_CROSSING:false" "MASTER12_DATA_WIDTH:64" "MASTER12_DWC_DATA_FIFO_DEPTH:16" "MASTER12_READ_INTERLEAVE:false" "MASTER12_READ_SLAVE0:true" "MASTER12_READ_SLAVE10:true" "MASTER12_READ_SLAVE11:true" "MASTER12_READ_SLAVE12:true" "MASTER12_READ_SLAVE13:true" "MASTER12_READ_SLAVE14:true" "MASTER12_READ_SLAVE15:true" "MASTER12_READ_SLAVE16:true" "MASTER12_READ_SLAVE17:true" "MASTER12_READ_SLAVE18:true" "MASTER12_READ_SLAVE19:true" "MASTER12_READ_SLAVE1:true" "MASTER12_READ_SLAVE20:true" "MASTER12_READ_SLAVE21:true" "MASTER12_READ_SLAVE22:true" "MASTER12_READ_SLAVE23:true" "MASTER12_READ_SLAVE24:true" "MASTER12_READ_SLAVE25:true" "MASTER12_READ_SLAVE26:true" "MASTER12_READ_SLAVE27:true" "MASTER12_READ_SLAVE28:true" "MASTER12_READ_SLAVE29:true" "MASTER12_READ_SLAVE2:true" "MASTER12_READ_SLAVE30:true" "MASTER12_READ_SLAVE31:true" "MASTER12_READ_SLAVE3:true" "MASTER12_READ_SLAVE4:true" "MASTER12_READ_SLAVE5:true" "MASTER12_READ_SLAVE6:true" "MASTER12_READ_SLAVE7:true" "MASTER12_READ_SLAVE8:true" "MASTER12_READ_SLAVE9:true" "MASTER12_TYPE:0" "MASTER12_WRITE_SLAVE0:true" "MASTER12_WRITE_SLAVE10:true" "MASTER12_WRITE_SLAVE11:true" "MASTER12_WRITE_SLAVE12:true" "MASTER12_WRITE_SLAVE13:true" "MASTER12_WRITE_SLAVE14:true" "MASTER12_WRITE_SLAVE15:true" "MASTER12_WRITE_SLAVE16:true" "MASTER12_WRITE_SLAVE17:true" "MASTER12_WRITE_SLAVE18:true" "MASTER12_WRITE_SLAVE19:true" "MASTER12_WRITE_SLAVE1:true" "MASTER12_WRITE_SLAVE20:true" "MASTER12_WRITE_SLAVE21:true" "MASTER12_WRITE_SLAVE22:true" "MASTER12_WRITE_SLAVE23:true" "MASTER12_WRITE_SLAVE24:true" "MASTER12_WRITE_SLAVE25:true" "MASTER12_WRITE_SLAVE26:true" "MASTER12_WRITE_SLAVE27:true" "MASTER12_WRITE_SLAVE28:true" "MASTER12_WRITE_SLAVE29:true" "MASTER12_WRITE_SLAVE2:true" "MASTER12_WRITE_SLAVE30:true" "MASTER12_WRITE_SLAVE31:true" "MASTER12_WRITE_SLAVE3:true" "MASTER12_WRITE_SLAVE4:true" "MASTER12_WRITE_SLAVE5:true" "MASTER12_WRITE_SLAVE6:true" "MASTER12_WRITE_SLAVE7:true" "MASTER12_WRITE_SLAVE8:true" "MASTER12_WRITE_SLAVE9:true" "MASTER13_CHAN_RS:true" "MASTER13_CLOCK_DOMAIN_CROSSING:false" "MASTER13_DATA_WIDTH:64" "MASTER13_DWC_DATA_FIFO_DEPTH:16" "MASTER13_READ_INTERLEAVE:false" "MASTER13_READ_SLAVE0:true" "MASTER13_READ_SLAVE10:true" "MASTER13_READ_SLAVE11:true" "MASTER13_READ_SLAVE12:true" "MASTER13_READ_SLAVE13:true" "MASTER13_READ_SLAVE14:true" "MASTER13_READ_SLAVE15:true" "MASTER13_READ_SLAVE16:true" "MASTER13_READ_SLAVE17:true" "MASTER13_READ_SLAVE18:true" "MASTER13_READ_SLAVE19:true" "MASTER13_READ_SLAVE1:true" "MASTER13_READ_SLAVE20:true" "MASTER13_READ_SLAVE21:true" "MASTER13_READ_SLAVE22:true" "MASTER13_READ_SLAVE23:true" "MASTER13_READ_SLAVE24:true" "MASTER13_READ_SLAVE25:true" "MASTER13_READ_SLAVE26:true" "MASTER13_READ_SLAVE27:true" "MASTER13_READ_SLAVE28:true" "MASTER13_READ_SLAVE29:true" "MASTER13_READ_SLAVE2:true" "MASTER13_READ_SLAVE30:true" "MASTER13_READ_SLAVE31:true" "MASTER13_READ_SLAVE3:true" "MASTER13_READ_SLAVE4:true" "MASTER13_READ_SLAVE5:true" "MASTER13_READ_SLAVE6:true" "MASTER13_READ_SLAVE7:true" "MASTER13_READ_SLAVE8:true" "MASTER13_READ_SLAVE9:true" "MASTER13_TYPE:0" "MASTER13_WRITE_SLAVE0:true" "MASTER13_WRITE_SLAVE10:true" "MASTER13_WRITE_SLAVE11:true" "MASTER13_WRITE_SLAVE12:true" "MASTER13_WRITE_SLAVE13:true" "MASTER13_WRITE_SLAVE14:true" "MASTER13_WRITE_SLAVE15:true" "MASTER13_WRITE_SLAVE16:true" "MASTER13_WRITE_SLAVE17:true" "MASTER13_WRITE_SLAVE18:true" "MASTER13_WRITE_SLAVE19:true" "MASTER13_WRITE_SLAVE1:true" "MASTER13_WRITE_SLAVE20:true" "MASTER13_WRITE_SLAVE21:true" "MASTER13_WRITE_SLAVE22:true" "MASTER13_WRITE_SLAVE23:true" "MASTER13_WRITE_SLAVE24:true" "MASTER13_WRITE_SLAVE25:true" "MASTER13_WRITE_SLAVE26:true" "MASTER13_WRITE_SLAVE27:true" "MASTER13_WRITE_SLAVE28:true" "MASTER13_WRITE_SLAVE29:true" "MASTER13_WRITE_SLAVE2:true" "MASTER13_WRITE_SLAVE30:true" "MASTER13_WRITE_SLAVE31:true" "MASTER13_WRITE_SLAVE3:true" "MASTER13_WRITE_SLAVE4:true" "MASTER13_WRITE_SLAVE5:true" "MASTER13_WRITE_SLAVE6:true" "MASTER13_WRITE_SLAVE7:true" "MASTER13_WRITE_SLAVE8:true" "MASTER13_WRITE_SLAVE9:true" "MASTER14_CHAN_RS:true" "MASTER14_CLOCK_DOMAIN_CROSSING:false" "MASTER14_DATA_WIDTH:64" "MASTER14_DWC_DATA_FIFO_DEPTH:16" "MASTER14_READ_INTERLEAVE:false" "MASTER14_READ_SLAVE0:true" "MASTER14_READ_SLAVE10:true" "MASTER14_READ_SLAVE11:true" "MASTER14_READ_SLAVE12:true" "MASTER14_READ_SLAVE13:true" "MASTER14_READ_SLAVE14:true" "MASTER14_READ_SLAVE15:true" "MASTER14_READ_SLAVE16:true" "MASTER14_READ_SLAVE17:true" "MASTER14_READ_SLAVE18:true" "MASTER14_READ_SLAVE19:true" "MASTER14_READ_SLAVE1:true" "MASTER14_READ_SLAVE20:true" "MASTER14_READ_SLAVE21:true" "MASTER14_READ_SLAVE22:true" "MASTER14_READ_SLAVE23:true" "MASTER14_READ_SLAVE24:true" "MASTER14_READ_SLAVE25:true" "MASTER14_READ_SLAVE26:true" "MASTER14_READ_SLAVE27:true" "MASTER14_READ_SLAVE28:true" "MASTER14_READ_SLAVE29:true" "MASTER14_READ_SLAVE2:true" "MASTER14_READ_SLAVE30:true" "MASTER14_READ_SLAVE31:true" "MASTER14_READ_SLAVE3:true" "MASTER14_READ_SLAVE4:true" "MASTER14_READ_SLAVE5:true" "MASTER14_READ_SLAVE6:true" "MASTER14_READ_SLAVE7:true" "MASTER14_READ_SLAVE8:true" "MASTER14_READ_SLAVE9:true" "MASTER14_TYPE:0" "MASTER14_WRITE_SLAVE0:true" "MASTER14_WRITE_SLAVE10:true" "MASTER14_WRITE_SLAVE11:true" "MASTER14_WRITE_SLAVE12:true" "MASTER14_WRITE_SLAVE13:true" "MASTER14_WRITE_SLAVE14:true" "MASTER14_WRITE_SLAVE15:true" "MASTER14_WRITE_SLAVE16:true" "MASTER14_WRITE_SLAVE17:true" "MASTER14_WRITE_SLAVE18:true" "MASTER14_WRITE_SLAVE19:true" "MASTER14_WRITE_SLAVE1:true" "MASTER14_WRITE_SLAVE20:true" "MASTER14_WRITE_SLAVE21:true" "MASTER14_WRITE_SLAVE22:true" "MASTER14_WRITE_SLAVE23:true" "MASTER14_WRITE_SLAVE24:true" "MASTER14_WRITE_SLAVE25:true" "MASTER14_WRITE_SLAVE26:true" "MASTER14_WRITE_SLAVE27:true" "MASTER14_WRITE_SLAVE28:true" "MASTER14_WRITE_SLAVE29:true" "MASTER14_WRITE_SLAVE2:true" "MASTER14_WRITE_SLAVE30:true" "MASTER14_WRITE_SLAVE31:true" "MASTER14_WRITE_SLAVE3:true" "MASTER14_WRITE_SLAVE4:true" "MASTER14_WRITE_SLAVE5:true" "MASTER14_WRITE_SLAVE6:true" "MASTER14_WRITE_SLAVE7:true" "MASTER14_WRITE_SLAVE8:true" "MASTER14_WRITE_SLAVE9:true" "MASTER15_CHAN_RS:true" "MASTER15_CLOCK_DOMAIN_CROSSING:false" "MASTER15_DATA_WIDTH:64" "MASTER15_DWC_DATA_FIFO_DEPTH:16" "MASTER15_READ_INTERLEAVE:false" "MASTER15_READ_SLAVE0:true" "MASTER15_READ_SLAVE10:true" "MASTER15_READ_SLAVE11:true" "MASTER15_READ_SLAVE12:true" "MASTER15_READ_SLAVE13:true" "MASTER15_READ_SLAVE14:true" "MASTER15_READ_SLAVE15:true" "MASTER15_READ_SLAVE16:true" "MASTER15_READ_SLAVE17:true" "MASTER15_READ_SLAVE18:true" "MASTER15_READ_SLAVE19:true" "MASTER15_READ_SLAVE1:true" "MASTER15_READ_SLAVE20:true" "MASTER15_READ_SLAVE21:true" "MASTER15_READ_SLAVE22:true" "MASTER15_READ_SLAVE23:true" "MASTER15_READ_SLAVE24:true" "MASTER15_READ_SLAVE25:true" "MASTER15_READ_SLAVE26:true" "MASTER15_READ_SLAVE27:true" "MASTER15_READ_SLAVE28:true" "MASTER15_READ_SLAVE29:true" "MASTER15_READ_SLAVE2:true" "MASTER15_READ_SLAVE30:true" "MASTER15_READ_SLAVE31:true" "MASTER15_READ_SLAVE3:true" "MASTER15_READ_SLAVE4:true" "MASTER15_READ_SLAVE5:true" "MASTER15_READ_SLAVE6:true" "MASTER15_READ_SLAVE7:true" "MASTER15_READ_SLAVE8:true" "MASTER15_READ_SLAVE9:true" "MASTER15_TYPE:0" "MASTER15_WRITE_SLAVE0:true" "MASTER15_WRITE_SLAVE10:true" "MASTER15_WRITE_SLAVE11:true" "MASTER15_WRITE_SLAVE12:true" "MASTER15_WRITE_SLAVE13:true" "MASTER15_WRITE_SLAVE14:true" "MASTER15_WRITE_SLAVE15:true" "MASTER15_WRITE_SLAVE16:true" "MASTER15_WRITE_SLAVE17:true" "MASTER15_WRITE_SLAVE18:true" "MASTER15_WRITE_SLAVE19:true" "MASTER15_WRITE_SLAVE1:true" "MASTER15_WRITE_SLAVE20:true" "MASTER15_WRITE_SLAVE21:true" "MASTER15_WRITE_SLAVE22:true" "MASTER15_WRITE_SLAVE23:true" "MASTER15_WRITE_SLAVE24:true" "MASTER15_WRITE_SLAVE25:true" "MASTER15_WRITE_SLAVE26:true" "MASTER15_WRITE_SLAVE27:true" "MASTER15_WRITE_SLAVE28:true" "MASTER15_WRITE_SLAVE29:true" "MASTER15_WRITE_SLAVE2:true" "MASTER15_WRITE_SLAVE30:true" "MASTER15_WRITE_SLAVE31:true" "MASTER15_WRITE_SLAVE3:true" "MASTER15_WRITE_SLAVE4:true" "MASTER15_WRITE_SLAVE5:true" "MASTER15_WRITE_SLAVE6:true" "MASTER15_WRITE_SLAVE7:true" "MASTER15_WRITE_SLAVE8:true" "MASTER15_WRITE_SLAVE9:true" "MASTER1_CHAN_RS:true" "MASTER1_CLOCK_DOMAIN_CROSSING:false" "MASTER1_DATA_WIDTH:64" "MASTER1_DWC_DATA_FIFO_DEPTH:16" "MASTER1_READ_INTERLEAVE:false" "MASTER1_READ_SLAVE0:true" "MASTER1_READ_SLAVE10:true" "MASTER1_READ_SLAVE11:true" "MASTER1_READ_SLAVE12:true" "MASTER1_READ_SLAVE13:true" "MASTER1_READ_SLAVE14:true" "MASTER1_READ_SLAVE15:true" "MASTER1_READ_SLAVE16:true" "MASTER1_READ_SLAVE17:true" "MASTER1_READ_SLAVE18:true" "MASTER1_READ_SLAVE19:true" "MASTER1_READ_SLAVE1:true" "MASTER1_READ_SLAVE20:true" "MASTER1_READ_SLAVE21:true" "MASTER1_READ_SLAVE22:true" "MASTER1_READ_SLAVE23:true" "MASTER1_READ_SLAVE24:true" "MASTER1_READ_SLAVE25:true" "MASTER1_READ_SLAVE26:true" "MASTER1_READ_SLAVE27:true" "MASTER1_READ_SLAVE28:true" "MASTER1_READ_SLAVE29:true" "MASTER1_READ_SLAVE2:true" "MASTER1_READ_SLAVE30:true" "MASTER1_READ_SLAVE31:true" "MASTER1_READ_SLAVE3:true" "MASTER1_READ_SLAVE4:true" "MASTER1_READ_SLAVE5:true" "MASTER1_READ_SLAVE6:true" "MASTER1_READ_SLAVE7:true" "MASTER1_READ_SLAVE8:true" "MASTER1_READ_SLAVE9:true" "MASTER1_TYPE:0" "MASTER1_WRITE_SLAVE0:true" "MASTER1_WRITE_SLAVE10:true" "MASTER1_WRITE_SLAVE11:true" "MASTER1_WRITE_SLAVE12:true" "MASTER1_WRITE_SLAVE13:true" "MASTER1_WRITE_SLAVE14:true" "MASTER1_WRITE_SLAVE15:true" "MASTER1_WRITE_SLAVE16:true" "MASTER1_WRITE_SLAVE17:true" "MASTER1_WRITE_SLAVE18:true" "MASTER1_WRITE_SLAVE19:true" "MASTER1_WRITE_SLAVE1:true" "MASTER1_WRITE_SLAVE20:true" "MASTER1_WRITE_SLAVE21:true" "MASTER1_WRITE_SLAVE22:true" "MASTER1_WRITE_SLAVE23:true" "MASTER1_WRITE_SLAVE24:true" "MASTER1_WRITE_SLAVE25:true" "MASTER1_WRITE_SLAVE26:true" "MASTER1_WRITE_SLAVE27:true" "MASTER1_WRITE_SLAVE28:true" "MASTER1_WRITE_SLAVE29:true" "MASTER1_WRITE_SLAVE2:true" "MASTER1_WRITE_SLAVE30:true" "MASTER1_WRITE_SLAVE31:true" "MASTER1_WRITE_SLAVE3:true" "MASTER1_WRITE_SLAVE4:true" "MASTER1_WRITE_SLAVE5:true" "MASTER1_WRITE_SLAVE6:true" "MASTER1_WRITE_SLAVE7:true" "MASTER1_WRITE_SLAVE8:true" "MASTER1_WRITE_SLAVE9:true" "MASTER2_CHAN_RS:true" "MASTER2_CLOCK_DOMAIN_CROSSING:false" "MASTER2_DATA_WIDTH:64" "MASTER2_DWC_DATA_FIFO_DEPTH:16" "MASTER2_READ_INTERLEAVE:false" "MASTER2_READ_SLAVE0:true" "MASTER2_READ_SLAVE10:true" "MASTER2_READ_SLAVE11:true" "MASTER2_READ_SLAVE12:true" "MASTER2_READ_SLAVE13:true" "MASTER2_READ_SLAVE14:true" "MASTER2_READ_SLAVE15:true" "MASTER2_READ_SLAVE16:true" "MASTER2_READ_SLAVE17:true" "MASTER2_READ_SLAVE18:true" "MASTER2_READ_SLAVE19:true" "MASTER2_READ_SLAVE1:true" "MASTER2_READ_SLAVE20:true" "MASTER2_READ_SLAVE21:true" "MASTER2_READ_SLAVE22:true" "MASTER2_READ_SLAVE23:true" "MASTER2_READ_SLAVE24:true" "MASTER2_READ_SLAVE25:true" "MASTER2_READ_SLAVE26:true" "MASTER2_READ_SLAVE27:true" "MASTER2_READ_SLAVE28:true" "MASTER2_READ_SLAVE29:true" "MASTER2_READ_SLAVE2:true" "MASTER2_READ_SLAVE30:true" "MASTER2_READ_SLAVE31:true" "MASTER2_READ_SLAVE3:true" "MASTER2_READ_SLAVE4:true" "MASTER2_READ_SLAVE5:true" "MASTER2_READ_SLAVE6:true" "MASTER2_READ_SLAVE7:true" "MASTER2_READ_SLAVE8:true" "MASTER2_READ_SLAVE9:true" "MASTER2_TYPE:0" "MASTER2_WRITE_SLAVE0:true" "MASTER2_WRITE_SLAVE10:true" "MASTER2_WRITE_SLAVE11:true" "MASTER2_WRITE_SLAVE12:true" "MASTER2_WRITE_SLAVE13:true" "MASTER2_WRITE_SLAVE14:true" "MASTER2_WRITE_SLAVE15:true" "MASTER2_WRITE_SLAVE16:true" "MASTER2_WRITE_SLAVE17:true" "MASTER2_WRITE_SLAVE18:true" "MASTER2_WRITE_SLAVE19:true" "MASTER2_WRITE_SLAVE1:true" "MASTER2_WRITE_SLAVE20:true" "MASTER2_WRITE_SLAVE21:true" "MASTER2_WRITE_SLAVE22:true" "MASTER2_WRITE_SLAVE23:true" "MASTER2_WRITE_SLAVE24:true" "MASTER2_WRITE_SLAVE25:true" "MASTER2_WRITE_SLAVE26:true" "MASTER2_WRITE_SLAVE27:true" "MASTER2_WRITE_SLAVE28:true" "MASTER2_WRITE_SLAVE29:true" "MASTER2_WRITE_SLAVE2:true" "MASTER2_WRITE_SLAVE30:true" "MASTER2_WRITE_SLAVE31:true" "MASTER2_WRITE_SLAVE3:true" "MASTER2_WRITE_SLAVE4:true" "MASTER2_WRITE_SLAVE5:true" "MASTER2_WRITE_SLAVE6:true" "MASTER2_WRITE_SLAVE7:true" "MASTER2_WRITE_SLAVE8:true" "MASTER2_WRITE_SLAVE9:true" "MASTER3_CHAN_RS:true" "MASTER3_CLOCK_DOMAIN_CROSSING:false" "MASTER3_DATA_WIDTH:64" "MASTER3_DWC_DATA_FIFO_DEPTH:16" "MASTER3_READ_INTERLEAVE:false" "MASTER3_READ_SLAVE0:true" "MASTER3_READ_SLAVE10:true" "MASTER3_READ_SLAVE11:true" "MASTER3_READ_SLAVE12:true" "MASTER3_READ_SLAVE13:true" "MASTER3_READ_SLAVE14:true" "MASTER3_READ_SLAVE15:true" "MASTER3_READ_SLAVE16:true" "MASTER3_READ_SLAVE17:true" "MASTER3_READ_SLAVE18:true" "MASTER3_READ_SLAVE19:true" "MASTER3_READ_SLAVE1:true" "MASTER3_READ_SLAVE20:true" "MASTER3_READ_SLAVE21:true" "MASTER3_READ_SLAVE22:true" "MASTER3_READ_SLAVE23:true" "MASTER3_READ_SLAVE24:true" "MASTER3_READ_SLAVE25:true" "MASTER3_READ_SLAVE26:true" "MASTER3_READ_SLAVE27:true" "MASTER3_READ_SLAVE28:true" "MASTER3_READ_SLAVE29:true" "MASTER3_READ_SLAVE2:true" "MASTER3_READ_SLAVE30:true" "MASTER3_READ_SLAVE31:true" "MASTER3_READ_SLAVE3:true" "MASTER3_READ_SLAVE4:true" "MASTER3_READ_SLAVE5:true" "MASTER3_READ_SLAVE6:true" "MASTER3_READ_SLAVE7:true" "MASTER3_READ_SLAVE8:true" "MASTER3_READ_SLAVE9:true" "MASTER3_TYPE:0" "MASTER3_WRITE_SLAVE0:true" "MASTER3_WRITE_SLAVE10:true" "MASTER3_WRITE_SLAVE11:true" "MASTER3_WRITE_SLAVE12:true" "MASTER3_WRITE_SLAVE13:true" "MASTER3_WRITE_SLAVE14:true" "MASTER3_WRITE_SLAVE15:true" "MASTER3_WRITE_SLAVE16:true" "MASTER3_WRITE_SLAVE17:true" "MASTER3_WRITE_SLAVE18:true" "MASTER3_WRITE_SLAVE19:true" "MASTER3_WRITE_SLAVE1:true" "MASTER3_WRITE_SLAVE20:true" "MASTER3_WRITE_SLAVE21:true" "MASTER3_WRITE_SLAVE22:true" "MASTER3_WRITE_SLAVE23:true" "MASTER3_WRITE_SLAVE24:true" "MASTER3_WRITE_SLAVE25:true" "MASTER3_WRITE_SLAVE26:true" "MASTER3_WRITE_SLAVE27:true" "MASTER3_WRITE_SLAVE28:true" "MASTER3_WRITE_SLAVE29:true" "MASTER3_WRITE_SLAVE2:true" "MASTER3_WRITE_SLAVE30:true" "MASTER3_WRITE_SLAVE31:true" "MASTER3_WRITE_SLAVE3:true" "MASTER3_WRITE_SLAVE4:true" "MASTER3_WRITE_SLAVE5:true" "MASTER3_WRITE_SLAVE6:true" "MASTER3_WRITE_SLAVE7:true" "MASTER3_WRITE_SLAVE8:true" "MASTER3_WRITE_SLAVE9:true" "MASTER4_CHAN_RS:true" "MASTER4_CLOCK_DOMAIN_CROSSING:false" "MASTER4_DATA_WIDTH:64" "MASTER4_DWC_DATA_FIFO_DEPTH:16" "MASTER4_READ_INTERLEAVE:false" "MASTER4_READ_SLAVE0:true" "MASTER4_READ_SLAVE10:true" "MASTER4_READ_SLAVE11:true" "MASTER4_READ_SLAVE12:true" "MASTER4_READ_SLAVE13:true" "MASTER4_READ_SLAVE14:true" "MASTER4_READ_SLAVE15:true" "MASTER4_READ_SLAVE16:true" "MASTER4_READ_SLAVE17:true" "MASTER4_READ_SLAVE18:true" "MASTER4_READ_SLAVE19:true" "MASTER4_READ_SLAVE1:true" "MASTER4_READ_SLAVE20:true" "MASTER4_READ_SLAVE21:true" "MASTER4_READ_SLAVE22:true" "MASTER4_READ_SLAVE23:true" "MASTER4_READ_SLAVE24:true" "MASTER4_READ_SLAVE25:true" "MASTER4_READ_SLAVE26:true" "MASTER4_READ_SLAVE27:true" "MASTER4_READ_SLAVE28:true" "MASTER4_READ_SLAVE29:true" "MASTER4_READ_SLAVE2:true" "MASTER4_READ_SLAVE30:true" "MASTER4_READ_SLAVE31:true" "MASTER4_READ_SLAVE3:true" "MASTER4_READ_SLAVE4:true" "MASTER4_READ_SLAVE5:true" "MASTER4_READ_SLAVE6:true" "MASTER4_READ_SLAVE7:true" "MASTER4_READ_SLAVE8:true" "MASTER4_READ_SLAVE9:true" "MASTER4_TYPE:0" "MASTER4_WRITE_SLAVE0:true" "MASTER4_WRITE_SLAVE10:true" "MASTER4_WRITE_SLAVE11:true" "MASTER4_WRITE_SLAVE12:true" "MASTER4_WRITE_SLAVE13:true" "MASTER4_WRITE_SLAVE14:true" "MASTER4_WRITE_SLAVE15:true" "MASTER4_WRITE_SLAVE16:true" "MASTER4_WRITE_SLAVE17:true" "MASTER4_WRITE_SLAVE18:true" "MASTER4_WRITE_SLAVE19:true" "MASTER4_WRITE_SLAVE1:true" "MASTER4_WRITE_SLAVE20:true" "MASTER4_WRITE_SLAVE21:true" "MASTER4_WRITE_SLAVE22:true" "MASTER4_WRITE_SLAVE23:true" "MASTER4_WRITE_SLAVE24:true" "MASTER4_WRITE_SLAVE25:true" "MASTER4_WRITE_SLAVE26:true" "MASTER4_WRITE_SLAVE27:true" "MASTER4_WRITE_SLAVE28:true" "MASTER4_WRITE_SLAVE29:true" "MASTER4_WRITE_SLAVE2:true" "MASTER4_WRITE_SLAVE30:true" "MASTER4_WRITE_SLAVE31:true" "MASTER4_WRITE_SLAVE3:true" "MASTER4_WRITE_SLAVE4:true" "MASTER4_WRITE_SLAVE5:true" "MASTER4_WRITE_SLAVE6:true" "MASTER4_WRITE_SLAVE7:true" "MASTER4_WRITE_SLAVE8:true" "MASTER4_WRITE_SLAVE9:true" "MASTER5_CHAN_RS:true" "MASTER5_CLOCK_DOMAIN_CROSSING:false" "MASTER5_DATA_WIDTH:64" "MASTER5_DWC_DATA_FIFO_DEPTH:16" "MASTER5_READ_INTERLEAVE:false" "MASTER5_READ_SLAVE0:true" "MASTER5_READ_SLAVE10:true" "MASTER5_READ_SLAVE11:true" "MASTER5_READ_SLAVE12:true" "MASTER5_READ_SLAVE13:true" "MASTER5_READ_SLAVE14:true" "MASTER5_READ_SLAVE15:true" "MASTER5_READ_SLAVE16:true" "MASTER5_READ_SLAVE17:true" "MASTER5_READ_SLAVE18:true" "MASTER5_READ_SLAVE19:true" "MASTER5_READ_SLAVE1:true" "MASTER5_READ_SLAVE20:true" "MASTER5_READ_SLAVE21:true" "MASTER5_READ_SLAVE22:true" "MASTER5_READ_SLAVE23:true" "MASTER5_READ_SLAVE24:true" "MASTER5_READ_SLAVE25:true" "MASTER5_READ_SLAVE26:true" "MASTER5_READ_SLAVE27:true" "MASTER5_READ_SLAVE28:true" "MASTER5_READ_SLAVE29:true" "MASTER5_READ_SLAVE2:true" "MASTER5_READ_SLAVE30:true" "MASTER5_READ_SLAVE31:true" "MASTER5_READ_SLAVE3:true" "MASTER5_READ_SLAVE4:true" "MASTER5_READ_SLAVE5:true" "MASTER5_READ_SLAVE6:true" "MASTER5_READ_SLAVE7:true" "MASTER5_READ_SLAVE8:true" "MASTER5_READ_SLAVE9:true" "MASTER5_TYPE:0" "MASTER5_WRITE_SLAVE0:true" "MASTER5_WRITE_SLAVE10:true" "MASTER5_WRITE_SLAVE11:true" "MASTER5_WRITE_SLAVE12:true" "MASTER5_WRITE_SLAVE13:true" "MASTER5_WRITE_SLAVE14:true" "MASTER5_WRITE_SLAVE15:true" "MASTER5_WRITE_SLAVE16:true" "MASTER5_WRITE_SLAVE17:true" "MASTER5_WRITE_SLAVE18:true" "MASTER5_WRITE_SLAVE19:true" "MASTER5_WRITE_SLAVE1:true" "MASTER5_WRITE_SLAVE20:true" "MASTER5_WRITE_SLAVE21:true" "MASTER5_WRITE_SLAVE22:true" "MASTER5_WRITE_SLAVE23:true" "MASTER5_WRITE_SLAVE24:true" "MASTER5_WRITE_SLAVE25:true" "MASTER5_WRITE_SLAVE26:true" "MASTER5_WRITE_SLAVE27:true" "MASTER5_WRITE_SLAVE28:true" "MASTER5_WRITE_SLAVE29:true" "MASTER5_WRITE_SLAVE2:true" "MASTER5_WRITE_SLAVE30:true" "MASTER5_WRITE_SLAVE31:true" "MASTER5_WRITE_SLAVE3:true" "MASTER5_WRITE_SLAVE4:true" "MASTER5_WRITE_SLAVE5:true" "MASTER5_WRITE_SLAVE6:true" "MASTER5_WRITE_SLAVE7:true" "MASTER5_WRITE_SLAVE8:true" "MASTER5_WRITE_SLAVE9:true" "MASTER6_CHAN_RS:true" "MASTER6_CLOCK_DOMAIN_CROSSING:false" "MASTER6_DATA_WIDTH:64" "MASTER6_DWC_DATA_FIFO_DEPTH:16" "MASTER6_READ_INTERLEAVE:false" "MASTER6_READ_SLAVE0:true" "MASTER6_READ_SLAVE10:true" "MASTER6_READ_SLAVE11:true" "MASTER6_READ_SLAVE12:true" "MASTER6_READ_SLAVE13:true" "MASTER6_READ_SLAVE14:true" "MASTER6_READ_SLAVE15:true" "MASTER6_READ_SLAVE16:true" "MASTER6_READ_SLAVE17:true" "MASTER6_READ_SLAVE18:true" "MASTER6_READ_SLAVE19:true" "MASTER6_READ_SLAVE1:true" "MASTER6_READ_SLAVE20:true" "MASTER6_READ_SLAVE21:true" "MASTER6_READ_SLAVE22:true" "MASTER6_READ_SLAVE23:true" "MASTER6_READ_SLAVE24:true" "MASTER6_READ_SLAVE25:true" "MASTER6_READ_SLAVE26:true" "MASTER6_READ_SLAVE27:true" "MASTER6_READ_SLAVE28:true" "MASTER6_READ_SLAVE29:true" "MASTER6_READ_SLAVE2:true" "MASTER6_READ_SLAVE30:true" "MASTER6_READ_SLAVE31:true" "MASTER6_READ_SLAVE3:true" "MASTER6_READ_SLAVE4:true" "MASTER6_READ_SLAVE5:true" "MASTER6_READ_SLAVE6:true" "MASTER6_READ_SLAVE7:true" "MASTER6_READ_SLAVE8:true" "MASTER6_READ_SLAVE9:true" "MASTER6_TYPE:0" "MASTER6_WRITE_SLAVE0:true" "MASTER6_WRITE_SLAVE10:true" "MASTER6_WRITE_SLAVE11:true" "MASTER6_WRITE_SLAVE12:true" "MASTER6_WRITE_SLAVE13:true" "MASTER6_WRITE_SLAVE14:true" "MASTER6_WRITE_SLAVE15:true" "MASTER6_WRITE_SLAVE16:true" "MASTER6_WRITE_SLAVE17:true" "MASTER6_WRITE_SLAVE18:true" "MASTER6_WRITE_SLAVE19:true" "MASTER6_WRITE_SLAVE1:true" "MASTER6_WRITE_SLAVE20:true" "MASTER6_WRITE_SLAVE21:true" "MASTER6_WRITE_SLAVE22:true" "MASTER6_WRITE_SLAVE23:true" "MASTER6_WRITE_SLAVE24:true" "MASTER6_WRITE_SLAVE25:true" "MASTER6_WRITE_SLAVE26:true" "MASTER6_WRITE_SLAVE27:true" "MASTER6_WRITE_SLAVE28:true" "MASTER6_WRITE_SLAVE29:true" "MASTER6_WRITE_SLAVE2:true" "MASTER6_WRITE_SLAVE30:true" "MASTER6_WRITE_SLAVE31:true" "MASTER6_WRITE_SLAVE3:true" "MASTER6_WRITE_SLAVE4:true" "MASTER6_WRITE_SLAVE5:true" "MASTER6_WRITE_SLAVE6:true" "MASTER6_WRITE_SLAVE7:true" "MASTER6_WRITE_SLAVE8:true" "MASTER6_WRITE_SLAVE9:true" "MASTER7_CHAN_RS:true" "MASTER7_CLOCK_DOMAIN_CROSSING:false" "MASTER7_DATA_WIDTH:64" "MASTER7_DWC_DATA_FIFO_DEPTH:16" "MASTER7_READ_INTERLEAVE:false" "MASTER7_READ_SLAVE0:true" "MASTER7_READ_SLAVE10:true" "MASTER7_READ_SLAVE11:true" "MASTER7_READ_SLAVE12:true" "MASTER7_READ_SLAVE13:true" "MASTER7_READ_SLAVE14:true" "MASTER7_READ_SLAVE15:true" "MASTER7_READ_SLAVE16:true" "MASTER7_READ_SLAVE17:true" "MASTER7_READ_SLAVE18:true" "MASTER7_READ_SLAVE19:true" "MASTER7_READ_SLAVE1:true" "MASTER7_READ_SLAVE20:true" "MASTER7_READ_SLAVE21:true" "MASTER7_READ_SLAVE22:true" "MASTER7_READ_SLAVE23:true" "MASTER7_READ_SLAVE24:true" "MASTER7_READ_SLAVE25:true" "MASTER7_READ_SLAVE26:true" "MASTER7_READ_SLAVE27:true" "MASTER7_READ_SLAVE28:true" "MASTER7_READ_SLAVE29:true" "MASTER7_READ_SLAVE2:true" "MASTER7_READ_SLAVE30:true" "MASTER7_READ_SLAVE31:true" "MASTER7_READ_SLAVE3:true" "MASTER7_READ_SLAVE4:true" "MASTER7_READ_SLAVE5:true" "MASTER7_READ_SLAVE6:true" "MASTER7_READ_SLAVE7:true" "MASTER7_READ_SLAVE8:true" "MASTER7_READ_SLAVE9:true" "MASTER7_TYPE:0" "MASTER7_WRITE_SLAVE0:true" "MASTER7_WRITE_SLAVE10:true" "MASTER7_WRITE_SLAVE11:true" "MASTER7_WRITE_SLAVE12:true" "MASTER7_WRITE_SLAVE13:true" "MASTER7_WRITE_SLAVE14:true" "MASTER7_WRITE_SLAVE15:true" "MASTER7_WRITE_SLAVE16:true" "MASTER7_WRITE_SLAVE17:true" "MASTER7_WRITE_SLAVE18:true" "MASTER7_WRITE_SLAVE19:true" "MASTER7_WRITE_SLAVE1:true" "MASTER7_WRITE_SLAVE20:true" "MASTER7_WRITE_SLAVE21:true" "MASTER7_WRITE_SLAVE22:true" "MASTER7_WRITE_SLAVE23:true" "MASTER7_WRITE_SLAVE24:true" "MASTER7_WRITE_SLAVE25:true" "MASTER7_WRITE_SLAVE26:true" "MASTER7_WRITE_SLAVE27:true" "MASTER7_WRITE_SLAVE28:true" "MASTER7_WRITE_SLAVE29:true" "MASTER7_WRITE_SLAVE2:true" "MASTER7_WRITE_SLAVE30:true" "MASTER7_WRITE_SLAVE31:true" "MASTER7_WRITE_SLAVE3:true" "MASTER7_WRITE_SLAVE4:true" "MASTER7_WRITE_SLAVE5:true" "MASTER7_WRITE_SLAVE6:true" "MASTER7_WRITE_SLAVE7:true" "MASTER7_WRITE_SLAVE8:true" "MASTER7_WRITE_SLAVE9:true" "MASTER8_CHAN_RS:true" "MASTER8_CLOCK_DOMAIN_CROSSING:false" "MASTER8_DATA_WIDTH:64" "MASTER8_DWC_DATA_FIFO_DEPTH:16" "MASTER8_READ_INTERLEAVE:false" "MASTER8_READ_SLAVE0:true" "MASTER8_READ_SLAVE10:true" "MASTER8_READ_SLAVE11:true" "MASTER8_READ_SLAVE12:true" "MASTER8_READ_SLAVE13:true" "MASTER8_READ_SLAVE14:true" "MASTER8_READ_SLAVE15:true" "MASTER8_READ_SLAVE16:true" "MASTER8_READ_SLAVE17:true" "MASTER8_READ_SLAVE18:true" "MASTER8_READ_SLAVE19:true" "MASTER8_READ_SLAVE1:true" "MASTER8_READ_SLAVE20:true" "MASTER8_READ_SLAVE21:true" "MASTER8_READ_SLAVE22:true" "MASTER8_READ_SLAVE23:true" "MASTER8_READ_SLAVE24:true" "MASTER8_READ_SLAVE25:true" "MASTER8_READ_SLAVE26:true" "MASTER8_READ_SLAVE27:true" "MASTER8_READ_SLAVE28:true" "MASTER8_READ_SLAVE29:true" "MASTER8_READ_SLAVE2:true" "MASTER8_READ_SLAVE30:true" "MASTER8_READ_SLAVE31:true" "MASTER8_READ_SLAVE3:true" "MASTER8_READ_SLAVE4:true" "MASTER8_READ_SLAVE5:true" "MASTER8_READ_SLAVE6:true" "MASTER8_READ_SLAVE7:true" "MASTER8_READ_SLAVE8:true" "MASTER8_READ_SLAVE9:true" "MASTER8_TYPE:0" "MASTER8_WRITE_SLAVE0:true" "MASTER8_WRITE_SLAVE10:true" "MASTER8_WRITE_SLAVE11:true" "MASTER8_WRITE_SLAVE12:true" "MASTER8_WRITE_SLAVE13:true" "MASTER8_WRITE_SLAVE14:true" "MASTER8_WRITE_SLAVE15:true" "MASTER8_WRITE_SLAVE16:true" "MASTER8_WRITE_SLAVE17:true" "MASTER8_WRITE_SLAVE18:true" "MASTER8_WRITE_SLAVE19:true" "MASTER8_WRITE_SLAVE1:true" "MASTER8_WRITE_SLAVE20:true" "MASTER8_WRITE_SLAVE21:true" "MASTER8_WRITE_SLAVE22:true" "MASTER8_WRITE_SLAVE23:true" "MASTER8_WRITE_SLAVE24:true" "MASTER8_WRITE_SLAVE25:true" "MASTER8_WRITE_SLAVE26:true" "MASTER8_WRITE_SLAVE27:true" "MASTER8_WRITE_SLAVE28:true" "MASTER8_WRITE_SLAVE29:true" "MASTER8_WRITE_SLAVE2:true" "MASTER8_WRITE_SLAVE30:true" "MASTER8_WRITE_SLAVE31:true" "MASTER8_WRITE_SLAVE3:true" "MASTER8_WRITE_SLAVE4:true" "MASTER8_WRITE_SLAVE5:true" "MASTER8_WRITE_SLAVE6:true" "MASTER8_WRITE_SLAVE7:true" "MASTER8_WRITE_SLAVE8:true" "MASTER8_WRITE_SLAVE9:true" "MASTER9_CHAN_RS:true" "MASTER9_CLOCK_DOMAIN_CROSSING:false" "MASTER9_DATA_WIDTH:64" "MASTER9_DWC_DATA_FIFO_DEPTH:16" "MASTER9_READ_INTERLEAVE:false" "MASTER9_READ_SLAVE0:true" "MASTER9_READ_SLAVE10:true" "MASTER9_READ_SLAVE11:true" "MASTER9_READ_SLAVE12:true" "MASTER9_READ_SLAVE13:true" "MASTER9_READ_SLAVE14:true" "MASTER9_READ_SLAVE15:true" "MASTER9_READ_SLAVE16:true" "MASTER9_READ_SLAVE17:true" "MASTER9_READ_SLAVE18:true" "MASTER9_READ_SLAVE19:true" "MASTER9_READ_SLAVE1:true" "MASTER9_READ_SLAVE20:true" "MASTER9_READ_SLAVE21:true" "MASTER9_READ_SLAVE22:true" "MASTER9_READ_SLAVE23:true" "MASTER9_READ_SLAVE24:true" "MASTER9_READ_SLAVE25:true" "MASTER9_READ_SLAVE26:true" "MASTER9_READ_SLAVE27:true" "MASTER9_READ_SLAVE28:true" "MASTER9_READ_SLAVE29:true" "MASTER9_READ_SLAVE2:true" "MASTER9_READ_SLAVE30:true" "MASTER9_READ_SLAVE31:true" "MASTER9_READ_SLAVE3:true" "MASTER9_READ_SLAVE4:true" "MASTER9_READ_SLAVE5:true" "MASTER9_READ_SLAVE6:true" "MASTER9_READ_SLAVE7:true" "MASTER9_READ_SLAVE8:true" "MASTER9_READ_SLAVE9:true" "MASTER9_TYPE:0" "MASTER9_WRITE_SLAVE0:true" "MASTER9_WRITE_SLAVE10:true" "MASTER9_WRITE_SLAVE11:true" "MASTER9_WRITE_SLAVE12:true" "MASTER9_WRITE_SLAVE13:true" "MASTER9_WRITE_SLAVE14:true" "MASTER9_WRITE_SLAVE15:true" "MASTER9_WRITE_SLAVE16:true" "MASTER9_WRITE_SLAVE17:true" "MASTER9_WRITE_SLAVE18:true" "MASTER9_WRITE_SLAVE19:true" "MASTER9_WRITE_SLAVE1:true" "MASTER9_WRITE_SLAVE20:true" "MASTER9_WRITE_SLAVE21:true" "MASTER9_WRITE_SLAVE22:true" "MASTER9_WRITE_SLAVE23:true" "MASTER9_WRITE_SLAVE24:true" "MASTER9_WRITE_SLAVE25:true" "MASTER9_WRITE_SLAVE26:true" "MASTER9_WRITE_SLAVE27:true" "MASTER9_WRITE_SLAVE28:true" "MASTER9_WRITE_SLAVE29:true" "MASTER9_WRITE_SLAVE2:true" "MASTER9_WRITE_SLAVE30:true" "MASTER9_WRITE_SLAVE31:true" "MASTER9_WRITE_SLAVE3:true" "MASTER9_WRITE_SLAVE4:true" "MASTER9_WRITE_SLAVE5:true" "MASTER9_WRITE_SLAVE6:true" "MASTER9_WRITE_SLAVE7:true" "MASTER9_WRITE_SLAVE8:true" "MASTER9_WRITE_SLAVE9:true" "NUM_MASTERS:1" "NUM_MASTERS_WIDTH:1" "NUM_SLAVES:2" "NUM_THREADS:1" "OPEN_TRANS_MAX:2" "OPTIMIZATION:3" "RD_ARB_EN:true" "SLAVE0_CHAN_RS:true" "SLAVE0_CLOCK_DOMAIN_CROSSING:false" "SLAVE0_DATA_WIDTH:64" "SLAVE0_DWC_DATA_FIFO_DEPTH:16" "SLAVE0_END_ADDR:0xcfffffff" "SLAVE0_END_ADDR_UPPER:0x0" "SLAVE0_READ_INTERLEAVE:false" "SLAVE0_START_ADDR:0xc0000000" "SLAVE0_START_ADDR_UPPER:0x0" "SLAVE0_TYPE:0" "SLAVE10_CHAN_RS:true" "SLAVE10_CLOCK_DOMAIN_CROSSING:false" "SLAVE10_DATA_WIDTH:64" "SLAVE10_DWC_DATA_FIFO_DEPTH:16" "SLAVE10_END_ADDR:0x57ffffff" "SLAVE10_END_ADDR_UPPER:0x0" "SLAVE10_READ_INTERLEAVE:false" "SLAVE10_START_ADDR:0x50000000" "SLAVE10_START_ADDR_UPPER:0x0" "SLAVE10_TYPE:0" "SLAVE11_CHAN_RS:true" "SLAVE11_CLOCK_DOMAIN_CROSSING:false" "SLAVE11_DATA_WIDTH:64" "SLAVE11_DWC_DATA_FIFO_DEPTH:16" "SLAVE11_END_ADDR:0x5fffffff" "SLAVE11_END_ADDR_UPPER:0x0" "SLAVE11_READ_INTERLEAVE:false" "SLAVE11_START_ADDR:0x58000000" "SLAVE11_START_ADDR_UPPER:0x0" "SLAVE11_TYPE:0" "SLAVE12_CHAN_RS:true" "SLAVE12_CLOCK_DOMAIN_CROSSING:false" "SLAVE12_DATA_WIDTH:64" "SLAVE12_DWC_DATA_FIFO_DEPTH:16" "SLAVE12_END_ADDR:0x902fffff" "SLAVE12_END_ADDR_UPPER:0x0" "SLAVE12_READ_INTERLEAVE:false" "SLAVE12_START_ADDR:0x90000000" "SLAVE12_START_ADDR_UPPER:0x0" "SLAVE12_TYPE:0" "SLAVE13_CHAN_RS:true" "SLAVE13_CLOCK_DOMAIN_CROSSING:false" "SLAVE13_DATA_WIDTH:64" "SLAVE13_DWC_DATA_FIFO_DEPTH:16" "SLAVE13_END_ADDR:0x905fffff" "SLAVE13_END_ADDR_UPPER:0x0" "SLAVE13_READ_INTERLEAVE:false" "SLAVE13_START_ADDR:0x90300000" "SLAVE13_START_ADDR_UPPER:0x0" "SLAVE13_TYPE:0" "SLAVE14_CHAN_RS:true" "SLAVE14_CLOCK_DOMAIN_CROSSING:false" "SLAVE14_DATA_WIDTH:64" "SLAVE14_DWC_DATA_FIFO_DEPTH:16" "SLAVE14_END_ADDR:0x908fffff" "SLAVE14_END_ADDR_UPPER:0x0" "SLAVE14_READ_INTERLEAVE:false" "SLAVE14_START_ADDR:0x90600000" "SLAVE14_START_ADDR_UPPER:0x0" "SLAVE14_TYPE:0" "SLAVE15_CHAN_RS:true" "SLAVE15_CLOCK_DOMAIN_CROSSING:false" "SLAVE15_DATA_WIDTH:64" "SLAVE15_DWC_DATA_FIFO_DEPTH:16" "SLAVE15_END_ADDR:0x90bfffff" "SLAVE15_END_ADDR_UPPER:0x0" "SLAVE15_READ_INTERLEAVE:false" "SLAVE15_START_ADDR:0x90900000" "SLAVE15_START_ADDR_UPPER:0x0" "SLAVE15_TYPE:0" "SLAVE16_CHAN_RS:true" "SLAVE16_CLOCK_DOMAIN_CROSSING:false" "SLAVE16_DATA_WIDTH:64" "SLAVE16_DWC_DATA_FIFO_DEPTH:16" "SLAVE16_END_ADDR:0x90efffff" "SLAVE16_END_ADDR_UPPER:0x0" "SLAVE16_READ_INTERLEAVE:false" "SLAVE16_START_ADDR:0x90c00000" "SLAVE16_START_ADDR_UPPER:0x0" "SLAVE16_TYPE:0" "SLAVE17_CHAN_RS:true" "SLAVE17_CLOCK_DOMAIN_CROSSING:false" "SLAVE17_DATA_WIDTH:64" "SLAVE17_DWC_DATA_FIFO_DEPTH:16" "SLAVE17_END_ADDR:0x911fffff" "SLAVE17_END_ADDR_UPPER:0x0" "SLAVE17_READ_INTERLEAVE:false" "SLAVE17_START_ADDR:0x90f00000" "SLAVE17_START_ADDR_UPPER:0x0" "SLAVE17_TYPE:0" "SLAVE18_CHAN_RS:true" "SLAVE18_CLOCK_DOMAIN_CROSSING:false" "SLAVE18_DATA_WIDTH:64" "SLAVE18_DWC_DATA_FIFO_DEPTH:16" "SLAVE18_END_ADDR:0x914fffff" "SLAVE18_END_ADDR_UPPER:0x0" "SLAVE18_READ_INTERLEAVE:false" "SLAVE18_START_ADDR:0x91200000" "SLAVE18_START_ADDR_UPPER:0x0" "SLAVE18_TYPE:0" "SLAVE19_CHAN_RS:true" "SLAVE19_CLOCK_DOMAIN_CROSSING:false" "SLAVE19_DATA_WIDTH:64" "SLAVE19_DWC_DATA_FIFO_DEPTH:16" "SLAVE19_END_ADDR:0x917fffff" "SLAVE19_END_ADDR_UPPER:0x0" "SLAVE19_READ_INTERLEAVE:false" "SLAVE19_START_ADDR:0x91500000" "SLAVE19_START_ADDR_UPPER:0x0" "SLAVE19_TYPE:0" "SLAVE1_CHAN_RS:true" "SLAVE1_CLOCK_DOMAIN_CROSSING:false" "SLAVE1_DATA_WIDTH:64" "SLAVE1_DWC_DATA_FIFO_DEPTH:16" "SLAVE1_END_ADDR:0x6fffffff" "SLAVE1_END_ADDR_UPPER:0x0" "SLAVE1_READ_INTERLEAVE:false" "SLAVE1_START_ADDR:0x60000000" "SLAVE1_START_ADDR_UPPER:0x0" "SLAVE1_TYPE:0" "SLAVE20_CHAN_RS:true" "SLAVE20_CLOCK_DOMAIN_CROSSING:false" "SLAVE20_DATA_WIDTH:64" "SLAVE20_DWC_DATA_FIFO_DEPTH:16" "SLAVE20_END_ADDR:0x91afffff" "SLAVE20_END_ADDR_UPPER:0x0" "SLAVE20_READ_INTERLEAVE:false" "SLAVE20_START_ADDR:0x91800000" "SLAVE20_START_ADDR_UPPER:0x0" "SLAVE20_TYPE:0" "SLAVE21_CHAN_RS:true" "SLAVE21_CLOCK_DOMAIN_CROSSING:false" "SLAVE21_DATA_WIDTH:64" "SLAVE21_DWC_DATA_FIFO_DEPTH:16" "SLAVE21_END_ADDR:0x91dfffff" "SLAVE21_END_ADDR_UPPER:0x0" "SLAVE21_READ_INTERLEAVE:false" "SLAVE21_START_ADDR:0x91b00000" "SLAVE21_START_ADDR_UPPER:0x0" "SLAVE21_TYPE:0" "SLAVE22_CHAN_RS:true" "SLAVE22_CLOCK_DOMAIN_CROSSING:false" "SLAVE22_DATA_WIDTH:64" "SLAVE22_DWC_DATA_FIFO_DEPTH:16" "SLAVE22_END_ADDR:0x920fffff" "SLAVE22_END_ADDR_UPPER:0x0" "SLAVE22_READ_INTERLEAVE:false" "SLAVE22_START_ADDR:0x91e00000" "SLAVE22_START_ADDR_UPPER:0x0" "SLAVE22_TYPE:0" "SLAVE23_CHAN_RS:true" "SLAVE23_CLOCK_DOMAIN_CROSSING:false" "SLAVE23_DATA_WIDTH:64" "SLAVE23_DWC_DATA_FIFO_DEPTH:16" "SLAVE23_END_ADDR:0x923fffff" "SLAVE23_END_ADDR_UPPER:0x0" "SLAVE23_READ_INTERLEAVE:false" "SLAVE23_START_ADDR:0x92100000" "SLAVE23_START_ADDR_UPPER:0x0" "SLAVE23_TYPE:0" "SLAVE24_CHAN_RS:true" "SLAVE24_CLOCK_DOMAIN_CROSSING:false" "SLAVE24_DATA_WIDTH:64" "SLAVE24_DWC_DATA_FIFO_DEPTH:16" "SLAVE24_END_ADDR:0x926fffff" "SLAVE24_END_ADDR_UPPER:0x0" "SLAVE24_READ_INTERLEAVE:false" "SLAVE24_START_ADDR:0x92400000" "SLAVE24_START_ADDR_UPPER:0x0" "SLAVE24_TYPE:0" "SLAVE25_CHAN_RS:true" "SLAVE25_CLOCK_DOMAIN_CROSSING:false" "SLAVE25_DATA_WIDTH:64" "SLAVE25_DWC_DATA_FIFO_DEPTH:16" "SLAVE25_END_ADDR:0x929fffff" "SLAVE25_END_ADDR_UPPER:0x0" "SLAVE25_READ_INTERLEAVE:false" "SLAVE25_START_ADDR:0x92700000" "SLAVE25_START_ADDR_UPPER:0x0" "SLAVE25_TYPE:0" "SLAVE26_CHAN_RS:true" "SLAVE26_CLOCK_DOMAIN_CROSSING:false" "SLAVE26_DATA_WIDTH:64" "SLAVE26_DWC_DATA_FIFO_DEPTH:16" "SLAVE26_END_ADDR:0x92cfffff" "SLAVE26_END_ADDR_UPPER:0x0" "SLAVE26_READ_INTERLEAVE:false" "SLAVE26_START_ADDR:0x92a00000" "SLAVE26_START_ADDR_UPPER:0x0" "SLAVE26_TYPE:0" "SLAVE27_CHAN_RS:true" "SLAVE27_CLOCK_DOMAIN_CROSSING:false" "SLAVE27_DATA_WIDTH:64" "SLAVE27_DWC_DATA_FIFO_DEPTH:16" "SLAVE27_END_ADDR:0x92ffffff" "SLAVE27_END_ADDR_UPPER:0x0" "SLAVE27_READ_INTERLEAVE:false" "SLAVE27_START_ADDR:0x92d00000" "SLAVE27_START_ADDR_UPPER:0x0" "SLAVE27_TYPE:0" "SLAVE28_CHAN_RS:true" "SLAVE28_CLOCK_DOMAIN_CROSSING:false" "SLAVE28_DATA_WIDTH:64" "SLAVE28_DWC_DATA_FIFO_DEPTH:16" "SLAVE28_END_ADDR:0x932fffff" "SLAVE28_END_ADDR_UPPER:0x0" "SLAVE28_READ_INTERLEAVE:false" "SLAVE28_START_ADDR:0x93000000" "SLAVE28_START_ADDR_UPPER:0x0" "SLAVE28_TYPE:0" "SLAVE29_CHAN_RS:true" "SLAVE29_CLOCK_DOMAIN_CROSSING:false" "SLAVE29_DATA_WIDTH:64" "SLAVE29_DWC_DATA_FIFO_DEPTH:16" "SLAVE29_END_ADDR:0x935fffff" "SLAVE29_END_ADDR_UPPER:0x0" "SLAVE29_READ_INTERLEAVE:false" "SLAVE29_START_ADDR:0x93300000" "SLAVE29_START_ADDR_UPPER:0x0" "SLAVE29_TYPE:0" "SLAVE2_CHAN_RS:true" "SLAVE2_CLOCK_DOMAIN_CROSSING:false" "SLAVE2_DATA_WIDTH:32" "SLAVE2_DWC_DATA_FIFO_DEPTH:16" "SLAVE2_END_ADDR:0x6002ffff" "SLAVE2_END_ADDR_UPPER:0x0" "SLAVE2_READ_INTERLEAVE:false" "SLAVE2_START_ADDR:0x60020000" "SLAVE2_START_ADDR_UPPER:0x0" "SLAVE2_TYPE:1" "SLAVE30_CHAN_RS:true" "SLAVE30_CLOCK_DOMAIN_CROSSING:false" "SLAVE30_DATA_WIDTH:64" "SLAVE30_DWC_DATA_FIFO_DEPTH:16" "SLAVE30_END_ADDR:0x938fffff" "SLAVE30_END_ADDR_UPPER:0x0" "SLAVE30_READ_INTERLEAVE:false" "SLAVE30_START_ADDR:0x93600000" "SLAVE30_START_ADDR_UPPER:0x0" "SLAVE30_TYPE:0" "SLAVE31_CHAN_RS:true" "SLAVE31_CLOCK_DOMAIN_CROSSING:false" "SLAVE31_DATA_WIDTH:64" "SLAVE31_DWC_DATA_FIFO_DEPTH:16" "SLAVE31_END_ADDR:0x93bfffff" "SLAVE31_END_ADDR_UPPER:0x0" "SLAVE31_READ_INTERLEAVE:false" "SLAVE31_START_ADDR:0x93900000" "SLAVE31_START_ADDR_UPPER:0x0" "SLAVE31_TYPE:0" "SLAVE3_CHAN_RS:true" "SLAVE3_CLOCK_DOMAIN_CROSSING:false" "SLAVE3_DATA_WIDTH:64" "SLAVE3_DWC_DATA_FIFO_DEPTH:16" "SLAVE3_END_ADDR:0x1fffffff" "SLAVE3_END_ADDR_UPPER:0x0" "SLAVE3_READ_INTERLEAVE:false" "SLAVE3_START_ADDR:0x18000000" "SLAVE3_START_ADDR_UPPER:0x0" "SLAVE3_TYPE:0" "SLAVE4_CHAN_RS:true" "SLAVE4_CLOCK_DOMAIN_CROSSING:false" "SLAVE4_DATA_WIDTH:64" "SLAVE4_DWC_DATA_FIFO_DEPTH:16" "SLAVE4_END_ADDR:0x27ffffff" "SLAVE4_END_ADDR_UPPER:0x0" "SLAVE4_READ_INTERLEAVE:false" "SLAVE4_START_ADDR:0x20000000" "SLAVE4_START_ADDR_UPPER:0x0" "SLAVE4_TYPE:0" "SLAVE5_CHAN_RS:true" "SLAVE5_CLOCK_DOMAIN_CROSSING:false" "SLAVE5_DATA_WIDTH:64" "SLAVE5_DWC_DATA_FIFO_DEPTH:16" "SLAVE5_END_ADDR:0x2fffffff" "SLAVE5_END_ADDR_UPPER:0x0" "SLAVE5_READ_INTERLEAVE:false" "SLAVE5_START_ADDR:0x28000000" "SLAVE5_START_ADDR_UPPER:0x0" "SLAVE5_TYPE:0" "SLAVE6_CHAN_RS:true" "SLAVE6_CLOCK_DOMAIN_CROSSING:false" "SLAVE6_DATA_WIDTH:64" "SLAVE6_DWC_DATA_FIFO_DEPTH:16" "SLAVE6_END_ADDR:0x37ffffff" "SLAVE6_END_ADDR_UPPER:0x0" "SLAVE6_READ_INTERLEAVE:false" "SLAVE6_START_ADDR:0x30000000" "SLAVE6_START_ADDR_UPPER:0x0" "SLAVE6_TYPE:0" "SLAVE7_CHAN_RS:true" "SLAVE7_CLOCK_DOMAIN_CROSSING:false" "SLAVE7_DATA_WIDTH:64" "SLAVE7_DWC_DATA_FIFO_DEPTH:16" "SLAVE7_END_ADDR:0x3fffffff" "SLAVE7_END_ADDR_UPPER:0x0" "SLAVE7_READ_INTERLEAVE:false" "SLAVE7_START_ADDR:0x38000000" "SLAVE7_START_ADDR_UPPER:0x0" "SLAVE7_TYPE:0" "SLAVE8_CHAN_RS:true" "SLAVE8_CLOCK_DOMAIN_CROSSING:false" "SLAVE8_DATA_WIDTH:64" "SLAVE8_DWC_DATA_FIFO_DEPTH:16" "SLAVE8_END_ADDR:0x47ffffff" "SLAVE8_END_ADDR_UPPER:0x0" "SLAVE8_READ_INTERLEAVE:false" "SLAVE8_START_ADDR:0x40000000" "SLAVE8_START_ADDR_UPPER:0x0" "SLAVE8_TYPE:0" "SLAVE9_CHAN_RS:true" "SLAVE9_CLOCK_DOMAIN_CROSSING:false" "SLAVE9_DATA_WIDTH:64" "SLAVE9_DWC_DATA_FIFO_DEPTH:16" "SLAVE9_END_ADDR:0x4fffffff" "SLAVE9_END_ADDR_UPPER:0x0" "SLAVE9_READ_INTERLEAVE:false" "SLAVE9_START_ADDR:0x48000000" "SLAVE9_START_ADDR_UPPER:0x0" "SLAVE9_TYPE:0" "SLV_AXI4PRT_ADDRDEPTH:8" "SLV_AXI4PRT_DATADEPTH:9" "USER_WIDTH:1"} 
sd_update_instance -sd_name {FIC_0_PERIPHERALS} -instance_name {DMA_INITIATOR} 


puts " =============updating FIC 0 to change slave 3 data width to 32"
#   updating FIC 0 to change slave 3 data width to 32
delete_component -component_name {FIC0_INITIATOR} 
source {./script_support/additional_configurations/AXI4_STREAM_DATA_GENERATOR/FIC0_INITIATOR_AXI_STREAM_BFM.tcl}
sd_update_instance -sd_name {FIC_0_PERIPHERALS} -instance_name {FIC0_INITIATOR} 

puts " =============creating and connecting the SRAM"
# creating and connecting the SRAM
# Instantiate the AXI interconnect
create_and_configure_core -core_vlnv {Actel:DirectCore:COREAXI4INTERCONNECT:2.8.103} -component_name {COREAXI4INTERCONNECT_C0} -params {"ADDR_WIDTH:32" "CROSSBAR_MODE:0" "DATA_WIDTH:32" "DWC_ADDR_FIFO_DEPTH_CEILING:10" "ID_WIDTH:8" "MASTER0_CHAN_RS:true" "MASTER0_CLOCK_DOMAIN_CROSSING:false" "MASTER0_DATA_WIDTH:32" "MASTER0_DWC_DATA_FIFO_DEPTH:16" "MASTER0_READ_INTERLEAVE:false" "MASTER0_READ_SLAVE0:true" "MASTER0_READ_SLAVE10:true" "MASTER0_READ_SLAVE11:true" "MASTER0_READ_SLAVE12:true" "MASTER0_READ_SLAVE13:true" "MASTER0_READ_SLAVE14:true" "MASTER0_READ_SLAVE15:true" "MASTER0_READ_SLAVE16:true" "MASTER0_READ_SLAVE17:true" "MASTER0_READ_SLAVE18:true" "MASTER0_READ_SLAVE19:true" "MASTER0_READ_SLAVE1:true" "MASTER0_READ_SLAVE20:true" "MASTER0_READ_SLAVE21:true" "MASTER0_READ_SLAVE22:true" "MASTER0_READ_SLAVE23:true" "MASTER0_READ_SLAVE24:true" "MASTER0_READ_SLAVE25:true" "MASTER0_READ_SLAVE26:true" "MASTER0_READ_SLAVE27:true" "MASTER0_READ_SLAVE28:true" "MASTER0_READ_SLAVE29:true" "MASTER0_READ_SLAVE2:true" "MASTER0_READ_SLAVE30:true" "MASTER0_READ_SLAVE31:true" "MASTER0_READ_SLAVE3:true" "MASTER0_READ_SLAVE4:true" "MASTER0_READ_SLAVE5:true" "MASTER0_READ_SLAVE6:true" "MASTER0_READ_SLAVE7:true" "MASTER0_READ_SLAVE8:true" "MASTER0_READ_SLAVE9:true" "MASTER0_TYPE:0" "MASTER0_WRITE_SLAVE0:true" "MASTER0_WRITE_SLAVE10:true" "MASTER0_WRITE_SLAVE11:true" "MASTER0_WRITE_SLAVE12:true" "MASTER0_WRITE_SLAVE13:true" "MASTER0_WRITE_SLAVE14:true" "MASTER0_WRITE_SLAVE15:true" "MASTER0_WRITE_SLAVE16:true" "MASTER0_WRITE_SLAVE17:true" "MASTER0_WRITE_SLAVE18:true" "MASTER0_WRITE_SLAVE19:true" "MASTER0_WRITE_SLAVE1:true" "MASTER0_WRITE_SLAVE20:true" "MASTER0_WRITE_SLAVE21:true" "MASTER0_WRITE_SLAVE22:true" "MASTER0_WRITE_SLAVE23:true" "MASTER0_WRITE_SLAVE24:true" "MASTER0_WRITE_SLAVE25:true" "MASTER0_WRITE_SLAVE26:true" "MASTER0_WRITE_SLAVE27:true" "MASTER0_WRITE_SLAVE28:true" "MASTER0_WRITE_SLAVE29:true" "MASTER0_WRITE_SLAVE2:true" "MASTER0_WRITE_SLAVE30:true" "MASTER0_WRITE_SLAVE31:true" "MASTER0_WRITE_SLAVE3:true" "MASTER0_WRITE_SLAVE4:true" "MASTER0_WRITE_SLAVE5:true" "MASTER0_WRITE_SLAVE6:true" "MASTER0_WRITE_SLAVE7:true" "MASTER0_WRITE_SLAVE8:true" "MASTER0_WRITE_SLAVE9:true" "MASTER10_CHAN_RS:true" "MASTER10_CLOCK_DOMAIN_CROSSING:false" "MASTER10_DATA_WIDTH:32" "MASTER10_DWC_DATA_FIFO_DEPTH:16" "MASTER10_READ_INTERLEAVE:false" "MASTER10_READ_SLAVE0:true" "MASTER10_READ_SLAVE10:true" "MASTER10_READ_SLAVE11:true" "MASTER10_READ_SLAVE12:true" "MASTER10_READ_SLAVE13:true" "MASTER10_READ_SLAVE14:true" "MASTER10_READ_SLAVE15:true" "MASTER10_READ_SLAVE16:true" "MASTER10_READ_SLAVE17:true" "MASTER10_READ_SLAVE18:true" "MASTER10_READ_SLAVE19:true" "MASTER10_READ_SLAVE1:true" "MASTER10_READ_SLAVE20:true" "MASTER10_READ_SLAVE21:true" "MASTER10_READ_SLAVE22:true" "MASTER10_READ_SLAVE23:true" "MASTER10_READ_SLAVE24:true" "MASTER10_READ_SLAVE25:true" "MASTER10_READ_SLAVE26:true" "MASTER10_READ_SLAVE27:true" "MASTER10_READ_SLAVE28:true" "MASTER10_READ_SLAVE29:true" "MASTER10_READ_SLAVE2:true" "MASTER10_READ_SLAVE30:true" "MASTER10_READ_SLAVE31:true" "MASTER10_READ_SLAVE3:true" "MASTER10_READ_SLAVE4:true" "MASTER10_READ_SLAVE5:true" "MASTER10_READ_SLAVE6:true" "MASTER10_READ_SLAVE7:true" "MASTER10_READ_SLAVE8:true" "MASTER10_READ_SLAVE9:true" "MASTER10_TYPE:0" "MASTER10_WRITE_SLAVE0:true" "MASTER10_WRITE_SLAVE10:true" "MASTER10_WRITE_SLAVE11:true" "MASTER10_WRITE_SLAVE12:true" "MASTER10_WRITE_SLAVE13:true" "MASTER10_WRITE_SLAVE14:true" "MASTER10_WRITE_SLAVE15:true" "MASTER10_WRITE_SLAVE16:true" "MASTER10_WRITE_SLAVE17:true" "MASTER10_WRITE_SLAVE18:true" "MASTER10_WRITE_SLAVE19:true" "MASTER10_WRITE_SLAVE1:true" "MASTER10_WRITE_SLAVE20:true" "MASTER10_WRITE_SLAVE21:true" "MASTER10_WRITE_SLAVE22:true" "MASTER10_WRITE_SLAVE23:true" "MASTER10_WRITE_SLAVE24:true" "MASTER10_WRITE_SLAVE25:true" "MASTER10_WRITE_SLAVE26:true" "MASTER10_WRITE_SLAVE27:true" "MASTER10_WRITE_SLAVE28:true" "MASTER10_WRITE_SLAVE29:true" "MASTER10_WRITE_SLAVE2:true" "MASTER10_WRITE_SLAVE30:true" "MASTER10_WRITE_SLAVE31:true" "MASTER10_WRITE_SLAVE3:true" "MASTER10_WRITE_SLAVE4:true" "MASTER10_WRITE_SLAVE5:true" "MASTER10_WRITE_SLAVE6:true" "MASTER10_WRITE_SLAVE7:true" "MASTER10_WRITE_SLAVE8:true" "MASTER10_WRITE_SLAVE9:true" "MASTER11_CHAN_RS:true" "MASTER11_CLOCK_DOMAIN_CROSSING:false" "MASTER11_DATA_WIDTH:32" "MASTER11_DWC_DATA_FIFO_DEPTH:16" "MASTER11_READ_INTERLEAVE:false" "MASTER11_READ_SLAVE0:true" "MASTER11_READ_SLAVE10:true" "MASTER11_READ_SLAVE11:true" "MASTER11_READ_SLAVE12:true" "MASTER11_READ_SLAVE13:true" "MASTER11_READ_SLAVE14:true" "MASTER11_READ_SLAVE15:true" "MASTER11_READ_SLAVE16:true" "MASTER11_READ_SLAVE17:true" "MASTER11_READ_SLAVE18:true" "MASTER11_READ_SLAVE19:true" "MASTER11_READ_SLAVE1:true" "MASTER11_READ_SLAVE20:true" "MASTER11_READ_SLAVE21:true" "MASTER11_READ_SLAVE22:true" "MASTER11_READ_SLAVE23:true" "MASTER11_READ_SLAVE24:true" "MASTER11_READ_SLAVE25:true" "MASTER11_READ_SLAVE26:true" "MASTER11_READ_SLAVE27:true" "MASTER11_READ_SLAVE28:true" "MASTER11_READ_SLAVE29:true" "MASTER11_READ_SLAVE2:true" "MASTER11_READ_SLAVE30:true" "MASTER11_READ_SLAVE31:true" "MASTER11_READ_SLAVE3:true" "MASTER11_READ_SLAVE4:true" "MASTER11_READ_SLAVE5:true" "MASTER11_READ_SLAVE6:true" "MASTER11_READ_SLAVE7:true" "MASTER11_READ_SLAVE8:true" "MASTER11_READ_SLAVE9:true" "MASTER11_TYPE:0" "MASTER11_WRITE_SLAVE0:true" "MASTER11_WRITE_SLAVE10:true" "MASTER11_WRITE_SLAVE11:true" "MASTER11_WRITE_SLAVE12:true" "MASTER11_WRITE_SLAVE13:true" "MASTER11_WRITE_SLAVE14:true" "MASTER11_WRITE_SLAVE15:true" "MASTER11_WRITE_SLAVE16:true" "MASTER11_WRITE_SLAVE17:true" "MASTER11_WRITE_SLAVE18:true" "MASTER11_WRITE_SLAVE19:true" "MASTER11_WRITE_SLAVE1:true" "MASTER11_WRITE_SLAVE20:true" "MASTER11_WRITE_SLAVE21:true" "MASTER11_WRITE_SLAVE22:true" "MASTER11_WRITE_SLAVE23:true" "MASTER11_WRITE_SLAVE24:true" "MASTER11_WRITE_SLAVE25:true" "MASTER11_WRITE_SLAVE26:true" "MASTER11_WRITE_SLAVE27:true" "MASTER11_WRITE_SLAVE28:true" "MASTER11_WRITE_SLAVE29:true" "MASTER11_WRITE_SLAVE2:true" "MASTER11_WRITE_SLAVE30:true" "MASTER11_WRITE_SLAVE31:true" "MASTER11_WRITE_SLAVE3:true" "MASTER11_WRITE_SLAVE4:true" "MASTER11_WRITE_SLAVE5:true" "MASTER11_WRITE_SLAVE6:true" "MASTER11_WRITE_SLAVE7:true" "MASTER11_WRITE_SLAVE8:true" "MASTER11_WRITE_SLAVE9:true" "MASTER12_CHAN_RS:true" "MASTER12_CLOCK_DOMAIN_CROSSING:false" "MASTER12_DATA_WIDTH:32" "MASTER12_DWC_DATA_FIFO_DEPTH:16" "MASTER12_READ_INTERLEAVE:false" "MASTER12_READ_SLAVE0:true" "MASTER12_READ_SLAVE10:true" "MASTER12_READ_SLAVE11:true" "MASTER12_READ_SLAVE12:true" "MASTER12_READ_SLAVE13:true" "MASTER12_READ_SLAVE14:true" "MASTER12_READ_SLAVE15:true" "MASTER12_READ_SLAVE16:true" "MASTER12_READ_SLAVE17:true" "MASTER12_READ_SLAVE18:true" "MASTER12_READ_SLAVE19:true" "MASTER12_READ_SLAVE1:true" "MASTER12_READ_SLAVE20:true" "MASTER12_READ_SLAVE21:true" "MASTER12_READ_SLAVE22:true" "MASTER12_READ_SLAVE23:true" "MASTER12_READ_SLAVE24:true" "MASTER12_READ_SLAVE25:true" "MASTER12_READ_SLAVE26:true" "MASTER12_READ_SLAVE27:true" "MASTER12_READ_SLAVE28:true" "MASTER12_READ_SLAVE29:true" "MASTER12_READ_SLAVE2:true" "MASTER12_READ_SLAVE30:true" "MASTER12_READ_SLAVE31:true" "MASTER12_READ_SLAVE3:true" "MASTER12_READ_SLAVE4:true" "MASTER12_READ_SLAVE5:true" "MASTER12_READ_SLAVE6:true" "MASTER12_READ_SLAVE7:true" "MASTER12_READ_SLAVE8:true" "MASTER12_READ_SLAVE9:true" "MASTER12_TYPE:0" "MASTER12_WRITE_SLAVE0:true" "MASTER12_WRITE_SLAVE10:true" "MASTER12_WRITE_SLAVE11:true" "MASTER12_WRITE_SLAVE12:true" "MASTER12_WRITE_SLAVE13:true" "MASTER12_WRITE_SLAVE14:true" "MASTER12_WRITE_SLAVE15:true" "MASTER12_WRITE_SLAVE16:true" "MASTER12_WRITE_SLAVE17:true" "MASTER12_WRITE_SLAVE18:true" "MASTER12_WRITE_SLAVE19:true" "MASTER12_WRITE_SLAVE1:true" "MASTER12_WRITE_SLAVE20:true" "MASTER12_WRITE_SLAVE21:true" "MASTER12_WRITE_SLAVE22:true" "MASTER12_WRITE_SLAVE23:true" "MASTER12_WRITE_SLAVE24:true" "MASTER12_WRITE_SLAVE25:true" "MASTER12_WRITE_SLAVE26:true" "MASTER12_WRITE_SLAVE27:true" "MASTER12_WRITE_SLAVE28:true" "MASTER12_WRITE_SLAVE29:true" "MASTER12_WRITE_SLAVE2:true" "MASTER12_WRITE_SLAVE30:true" "MASTER12_WRITE_SLAVE31:true" "MASTER12_WRITE_SLAVE3:true" "MASTER12_WRITE_SLAVE4:true" "MASTER12_WRITE_SLAVE5:true" "MASTER12_WRITE_SLAVE6:true" "MASTER12_WRITE_SLAVE7:true" "MASTER12_WRITE_SLAVE8:true" "MASTER12_WRITE_SLAVE9:true" "MASTER13_CHAN_RS:true" "MASTER13_CLOCK_DOMAIN_CROSSING:false" "MASTER13_DATA_WIDTH:32" "MASTER13_DWC_DATA_FIFO_DEPTH:16" "MASTER13_READ_INTERLEAVE:false" "MASTER13_READ_SLAVE0:true" "MASTER13_READ_SLAVE10:true" "MASTER13_READ_SLAVE11:true" "MASTER13_READ_SLAVE12:true" "MASTER13_READ_SLAVE13:true" "MASTER13_READ_SLAVE14:true" "MASTER13_READ_SLAVE15:true" "MASTER13_READ_SLAVE16:true" "MASTER13_READ_SLAVE17:true" "MASTER13_READ_SLAVE18:true" "MASTER13_READ_SLAVE19:true" "MASTER13_READ_SLAVE1:true" "MASTER13_READ_SLAVE20:true" "MASTER13_READ_SLAVE21:true" "MASTER13_READ_SLAVE22:true" "MASTER13_READ_SLAVE23:true" "MASTER13_READ_SLAVE24:true" "MASTER13_READ_SLAVE25:true" "MASTER13_READ_SLAVE26:true" "MASTER13_READ_SLAVE27:true" "MASTER13_READ_SLAVE28:true" "MASTER13_READ_SLAVE29:true" "MASTER13_READ_SLAVE2:true" "MASTER13_READ_SLAVE30:true" "MASTER13_READ_SLAVE31:true" "MASTER13_READ_SLAVE3:true" "MASTER13_READ_SLAVE4:true" "MASTER13_READ_SLAVE5:true" "MASTER13_READ_SLAVE6:true" "MASTER13_READ_SLAVE7:true" "MASTER13_READ_SLAVE8:true" "MASTER13_READ_SLAVE9:true" "MASTER13_TYPE:0" "MASTER13_WRITE_SLAVE0:true" "MASTER13_WRITE_SLAVE10:true" "MASTER13_WRITE_SLAVE11:true" "MASTER13_WRITE_SLAVE12:true" "MASTER13_WRITE_SLAVE13:true" "MASTER13_WRITE_SLAVE14:true" "MASTER13_WRITE_SLAVE15:true" "MASTER13_WRITE_SLAVE16:true" "MASTER13_WRITE_SLAVE17:true" "MASTER13_WRITE_SLAVE18:true" "MASTER13_WRITE_SLAVE19:true" "MASTER13_WRITE_SLAVE1:true" "MASTER13_WRITE_SLAVE20:true" "MASTER13_WRITE_SLAVE21:true" "MASTER13_WRITE_SLAVE22:true" "MASTER13_WRITE_SLAVE23:true" "MASTER13_WRITE_SLAVE24:true" "MASTER13_WRITE_SLAVE25:true" "MASTER13_WRITE_SLAVE26:true" "MASTER13_WRITE_SLAVE27:true" "MASTER13_WRITE_SLAVE28:true" "MASTER13_WRITE_SLAVE29:true" "MASTER13_WRITE_SLAVE2:true" "MASTER13_WRITE_SLAVE30:true" "MASTER13_WRITE_SLAVE31:true" "MASTER13_WRITE_SLAVE3:true" "MASTER13_WRITE_SLAVE4:true" "MASTER13_WRITE_SLAVE5:true" "MASTER13_WRITE_SLAVE6:true" "MASTER13_WRITE_SLAVE7:true" "MASTER13_WRITE_SLAVE8:true" "MASTER13_WRITE_SLAVE9:true" "MASTER14_CHAN_RS:true" "MASTER14_CLOCK_DOMAIN_CROSSING:false" "MASTER14_DATA_WIDTH:32" "MASTER14_DWC_DATA_FIFO_DEPTH:16" "MASTER14_READ_INTERLEAVE:false" "MASTER14_READ_SLAVE0:true" "MASTER14_READ_SLAVE10:true" "MASTER14_READ_SLAVE11:true" "MASTER14_READ_SLAVE12:true" "MASTER14_READ_SLAVE13:true" "MASTER14_READ_SLAVE14:true" "MASTER14_READ_SLAVE15:true" "MASTER14_READ_SLAVE16:true" "MASTER14_READ_SLAVE17:true" "MASTER14_READ_SLAVE18:true" "MASTER14_READ_SLAVE19:true" "MASTER14_READ_SLAVE1:true" "MASTER14_READ_SLAVE20:true" "MASTER14_READ_SLAVE21:true" "MASTER14_READ_SLAVE22:true" "MASTER14_READ_SLAVE23:true" "MASTER14_READ_SLAVE24:true" "MASTER14_READ_SLAVE25:true" "MASTER14_READ_SLAVE26:true" "MASTER14_READ_SLAVE27:true" "MASTER14_READ_SLAVE28:true" "MASTER14_READ_SLAVE29:true" "MASTER14_READ_SLAVE2:true" "MASTER14_READ_SLAVE30:true" "MASTER14_READ_SLAVE31:true" "MASTER14_READ_SLAVE3:true" "MASTER14_READ_SLAVE4:true" "MASTER14_READ_SLAVE5:true" "MASTER14_READ_SLAVE6:true" "MASTER14_READ_SLAVE7:true" "MASTER14_READ_SLAVE8:true" "MASTER14_READ_SLAVE9:true" "MASTER14_TYPE:0" "MASTER14_WRITE_SLAVE0:true" "MASTER14_WRITE_SLAVE10:true" "MASTER14_WRITE_SLAVE11:true" "MASTER14_WRITE_SLAVE12:true" "MASTER14_WRITE_SLAVE13:true" "MASTER14_WRITE_SLAVE14:true" "MASTER14_WRITE_SLAVE15:true" "MASTER14_WRITE_SLAVE16:true" "MASTER14_WRITE_SLAVE17:true" "MASTER14_WRITE_SLAVE18:true" "MASTER14_WRITE_SLAVE19:true" "MASTER14_WRITE_SLAVE1:true" "MASTER14_WRITE_SLAVE20:true" "MASTER14_WRITE_SLAVE21:true" "MASTER14_WRITE_SLAVE22:true" "MASTER14_WRITE_SLAVE23:true" "MASTER14_WRITE_SLAVE24:true" "MASTER14_WRITE_SLAVE25:true" "MASTER14_WRITE_SLAVE26:true" "MASTER14_WRITE_SLAVE27:true" "MASTER14_WRITE_SLAVE28:true" "MASTER14_WRITE_SLAVE29:true" "MASTER14_WRITE_SLAVE2:true" "MASTER14_WRITE_SLAVE30:true" "MASTER14_WRITE_SLAVE31:true" "MASTER14_WRITE_SLAVE3:true" "MASTER14_WRITE_SLAVE4:true" "MASTER14_WRITE_SLAVE5:true" "MASTER14_WRITE_SLAVE6:true" "MASTER14_WRITE_SLAVE7:true" "MASTER14_WRITE_SLAVE8:true" "MASTER14_WRITE_SLAVE9:true" "MASTER15_CHAN_RS:true" "MASTER15_CLOCK_DOMAIN_CROSSING:false" "MASTER15_DATA_WIDTH:32" "MASTER15_DWC_DATA_FIFO_DEPTH:16" "MASTER15_READ_INTERLEAVE:false" "MASTER15_READ_SLAVE0:true" "MASTER15_READ_SLAVE10:true" "MASTER15_READ_SLAVE11:true" "MASTER15_READ_SLAVE12:true" "MASTER15_READ_SLAVE13:true" "MASTER15_READ_SLAVE14:true" "MASTER15_READ_SLAVE15:true" "MASTER15_READ_SLAVE16:true" "MASTER15_READ_SLAVE17:true" "MASTER15_READ_SLAVE18:true" "MASTER15_READ_SLAVE19:true" "MASTER15_READ_SLAVE1:true" "MASTER15_READ_SLAVE20:true" "MASTER15_READ_SLAVE21:true" "MASTER15_READ_SLAVE22:true" "MASTER15_READ_SLAVE23:true" "MASTER15_READ_SLAVE24:true" "MASTER15_READ_SLAVE25:true" "MASTER15_READ_SLAVE26:true" "MASTER15_READ_SLAVE27:true" "MASTER15_READ_SLAVE28:true" "MASTER15_READ_SLAVE29:true" "MASTER15_READ_SLAVE2:true" "MASTER15_READ_SLAVE30:true" "MASTER15_READ_SLAVE31:true" "MASTER15_READ_SLAVE3:true" "MASTER15_READ_SLAVE4:true" "MASTER15_READ_SLAVE5:true" "MASTER15_READ_SLAVE6:true" "MASTER15_READ_SLAVE7:true" "MASTER15_READ_SLAVE8:true" "MASTER15_READ_SLAVE9:true" "MASTER15_TYPE:0" "MASTER15_WRITE_SLAVE0:true" "MASTER15_WRITE_SLAVE10:true" "MASTER15_WRITE_SLAVE11:true" "MASTER15_WRITE_SLAVE12:true" "MASTER15_WRITE_SLAVE13:true" "MASTER15_WRITE_SLAVE14:true" "MASTER15_WRITE_SLAVE15:true" "MASTER15_WRITE_SLAVE16:true" "MASTER15_WRITE_SLAVE17:true" "MASTER15_WRITE_SLAVE18:true" "MASTER15_WRITE_SLAVE19:true" "MASTER15_WRITE_SLAVE1:true" "MASTER15_WRITE_SLAVE20:true" "MASTER15_WRITE_SLAVE21:true" "MASTER15_WRITE_SLAVE22:true" "MASTER15_WRITE_SLAVE23:true" "MASTER15_WRITE_SLAVE24:true" "MASTER15_WRITE_SLAVE25:true" "MASTER15_WRITE_SLAVE26:true" "MASTER15_WRITE_SLAVE27:true" "MASTER15_WRITE_SLAVE28:true" "MASTER15_WRITE_SLAVE29:true" "MASTER15_WRITE_SLAVE2:true" "MASTER15_WRITE_SLAVE30:true" "MASTER15_WRITE_SLAVE31:true" "MASTER15_WRITE_SLAVE3:true" "MASTER15_WRITE_SLAVE4:true" "MASTER15_WRITE_SLAVE5:true" "MASTER15_WRITE_SLAVE6:true" "MASTER15_WRITE_SLAVE7:true" "MASTER15_WRITE_SLAVE8:true" "MASTER15_WRITE_SLAVE9:true" "MASTER1_CHAN_RS:true" "MASTER1_CLOCK_DOMAIN_CROSSING:false" "MASTER1_DATA_WIDTH:64" "MASTER1_DWC_DATA_FIFO_DEPTH:16" "MASTER1_READ_INTERLEAVE:false" "MASTER1_READ_SLAVE0:true" "MASTER1_READ_SLAVE10:true" "MASTER1_READ_SLAVE11:true" "MASTER1_READ_SLAVE12:true" "MASTER1_READ_SLAVE13:true" "MASTER1_READ_SLAVE14:true" "MASTER1_READ_SLAVE15:true" "MASTER1_READ_SLAVE16:true" "MASTER1_READ_SLAVE17:true" "MASTER1_READ_SLAVE18:true" "MASTER1_READ_SLAVE19:true" "MASTER1_READ_SLAVE1:true" "MASTER1_READ_SLAVE20:true" "MASTER1_READ_SLAVE21:true" "MASTER1_READ_SLAVE22:true" "MASTER1_READ_SLAVE23:true" "MASTER1_READ_SLAVE24:true" "MASTER1_READ_SLAVE25:true" "MASTER1_READ_SLAVE26:true" "MASTER1_READ_SLAVE27:true" "MASTER1_READ_SLAVE28:true" "MASTER1_READ_SLAVE29:true" "MASTER1_READ_SLAVE2:true" "MASTER1_READ_SLAVE30:true" "MASTER1_READ_SLAVE31:true" "MASTER1_READ_SLAVE3:true" "MASTER1_READ_SLAVE4:true" "MASTER1_READ_SLAVE5:true" "MASTER1_READ_SLAVE6:true" "MASTER1_READ_SLAVE7:true" "MASTER1_READ_SLAVE8:true" "MASTER1_READ_SLAVE9:true" "MASTER1_TYPE:0" "MASTER1_WRITE_SLAVE0:true" "MASTER1_WRITE_SLAVE10:true" "MASTER1_WRITE_SLAVE11:true" "MASTER1_WRITE_SLAVE12:true" "MASTER1_WRITE_SLAVE13:true" "MASTER1_WRITE_SLAVE14:true" "MASTER1_WRITE_SLAVE15:true" "MASTER1_WRITE_SLAVE16:true" "MASTER1_WRITE_SLAVE17:true" "MASTER1_WRITE_SLAVE18:true" "MASTER1_WRITE_SLAVE19:true" "MASTER1_WRITE_SLAVE1:true" "MASTER1_WRITE_SLAVE20:true" "MASTER1_WRITE_SLAVE21:true" "MASTER1_WRITE_SLAVE22:true" "MASTER1_WRITE_SLAVE23:true" "MASTER1_WRITE_SLAVE24:true" "MASTER1_WRITE_SLAVE25:true" "MASTER1_WRITE_SLAVE26:true" "MASTER1_WRITE_SLAVE27:true" "MASTER1_WRITE_SLAVE28:true" "MASTER1_WRITE_SLAVE29:true" "MASTER1_WRITE_SLAVE2:true" "MASTER1_WRITE_SLAVE30:true" "MASTER1_WRITE_SLAVE31:true" "MASTER1_WRITE_SLAVE3:true" "MASTER1_WRITE_SLAVE4:true" "MASTER1_WRITE_SLAVE5:true" "MASTER1_WRITE_SLAVE6:true" "MASTER1_WRITE_SLAVE7:true" "MASTER1_WRITE_SLAVE8:true" "MASTER1_WRITE_SLAVE9:true" "MASTER2_CHAN_RS:true" "MASTER2_CLOCK_DOMAIN_CROSSING:false" "MASTER2_DATA_WIDTH:32" "MASTER2_DWC_DATA_FIFO_DEPTH:16" "MASTER2_READ_INTERLEAVE:false" "MASTER2_READ_SLAVE0:true" "MASTER2_READ_SLAVE10:true" "MASTER2_READ_SLAVE11:true" "MASTER2_READ_SLAVE12:true" "MASTER2_READ_SLAVE13:true" "MASTER2_READ_SLAVE14:true" "MASTER2_READ_SLAVE15:true" "MASTER2_READ_SLAVE16:true" "MASTER2_READ_SLAVE17:true" "MASTER2_READ_SLAVE18:true" "MASTER2_READ_SLAVE19:true" "MASTER2_READ_SLAVE1:true" "MASTER2_READ_SLAVE20:true" "MASTER2_READ_SLAVE21:true" "MASTER2_READ_SLAVE22:true" "MASTER2_READ_SLAVE23:true" "MASTER2_READ_SLAVE24:true" "MASTER2_READ_SLAVE25:true" "MASTER2_READ_SLAVE26:true" "MASTER2_READ_SLAVE27:true" "MASTER2_READ_SLAVE28:true" "MASTER2_READ_SLAVE29:true" "MASTER2_READ_SLAVE2:true" "MASTER2_READ_SLAVE30:true" "MASTER2_READ_SLAVE31:true" "MASTER2_READ_SLAVE3:true" "MASTER2_READ_SLAVE4:true" "MASTER2_READ_SLAVE5:true" "MASTER2_READ_SLAVE6:true" "MASTER2_READ_SLAVE7:true" "MASTER2_READ_SLAVE8:true" "MASTER2_READ_SLAVE9:true" "MASTER2_TYPE:0" "MASTER2_WRITE_SLAVE0:true" "MASTER2_WRITE_SLAVE10:true" "MASTER2_WRITE_SLAVE11:true" "MASTER2_WRITE_SLAVE12:true" "MASTER2_WRITE_SLAVE13:true" "MASTER2_WRITE_SLAVE14:true" "MASTER2_WRITE_SLAVE15:true" "MASTER2_WRITE_SLAVE16:true" "MASTER2_WRITE_SLAVE17:true" "MASTER2_WRITE_SLAVE18:true" "MASTER2_WRITE_SLAVE19:true" "MASTER2_WRITE_SLAVE1:true" "MASTER2_WRITE_SLAVE20:true" "MASTER2_WRITE_SLAVE21:true" "MASTER2_WRITE_SLAVE22:true" "MASTER2_WRITE_SLAVE23:true" "MASTER2_WRITE_SLAVE24:true" "MASTER2_WRITE_SLAVE25:true" "MASTER2_WRITE_SLAVE26:true" "MASTER2_WRITE_SLAVE27:true" "MASTER2_WRITE_SLAVE28:true" "MASTER2_WRITE_SLAVE29:true" "MASTER2_WRITE_SLAVE2:true" "MASTER2_WRITE_SLAVE30:true" "MASTER2_WRITE_SLAVE31:true" "MASTER2_WRITE_SLAVE3:true" "MASTER2_WRITE_SLAVE4:true" "MASTER2_WRITE_SLAVE5:true" "MASTER2_WRITE_SLAVE6:true" "MASTER2_WRITE_SLAVE7:true" "MASTER2_WRITE_SLAVE8:true" "MASTER2_WRITE_SLAVE9:true" "MASTER3_CHAN_RS:true" "MASTER3_CLOCK_DOMAIN_CROSSING:false" "MASTER3_DATA_WIDTH:32" "MASTER3_DWC_DATA_FIFO_DEPTH:16" "MASTER3_READ_INTERLEAVE:false" "MASTER3_READ_SLAVE0:true" "MASTER3_READ_SLAVE10:true" "MASTER3_READ_SLAVE11:true" "MASTER3_READ_SLAVE12:true" "MASTER3_READ_SLAVE13:true" "MASTER3_READ_SLAVE14:true" "MASTER3_READ_SLAVE15:true" "MASTER3_READ_SLAVE16:true" "MASTER3_READ_SLAVE17:true" "MASTER3_READ_SLAVE18:true" "MASTER3_READ_SLAVE19:true" "MASTER3_READ_SLAVE1:true" "MASTER3_READ_SLAVE20:true" "MASTER3_READ_SLAVE21:true" "MASTER3_READ_SLAVE22:true" "MASTER3_READ_SLAVE23:true" "MASTER3_READ_SLAVE24:true" "MASTER3_READ_SLAVE25:true" "MASTER3_READ_SLAVE26:true" "MASTER3_READ_SLAVE27:true" "MASTER3_READ_SLAVE28:true" "MASTER3_READ_SLAVE29:true" "MASTER3_READ_SLAVE2:true" "MASTER3_READ_SLAVE30:true" "MASTER3_READ_SLAVE31:true" "MASTER3_READ_SLAVE3:true" "MASTER3_READ_SLAVE4:true" "MASTER3_READ_SLAVE5:true" "MASTER3_READ_SLAVE6:true" "MASTER3_READ_SLAVE7:true" "MASTER3_READ_SLAVE8:true" "MASTER3_READ_SLAVE9:true" "MASTER3_TYPE:0" "MASTER3_WRITE_SLAVE0:true" "MASTER3_WRITE_SLAVE10:true" "MASTER3_WRITE_SLAVE11:true" "MASTER3_WRITE_SLAVE12:true" "MASTER3_WRITE_SLAVE13:true" "MASTER3_WRITE_SLAVE14:true" "MASTER3_WRITE_SLAVE15:true" "MASTER3_WRITE_SLAVE16:true" "MASTER3_WRITE_SLAVE17:true" "MASTER3_WRITE_SLAVE18:true" "MASTER3_WRITE_SLAVE19:true" "MASTER3_WRITE_SLAVE1:true" "MASTER3_WRITE_SLAVE20:true" "MASTER3_WRITE_SLAVE21:true" "MASTER3_WRITE_SLAVE22:true" "MASTER3_WRITE_SLAVE23:true" "MASTER3_WRITE_SLAVE24:true" "MASTER3_WRITE_SLAVE25:true" "MASTER3_WRITE_SLAVE26:true" "MASTER3_WRITE_SLAVE27:true" "MASTER3_WRITE_SLAVE28:true" "MASTER3_WRITE_SLAVE29:true" "MASTER3_WRITE_SLAVE2:true" "MASTER3_WRITE_SLAVE30:true" "MASTER3_WRITE_SLAVE31:true" "MASTER3_WRITE_SLAVE3:true" "MASTER3_WRITE_SLAVE4:true" "MASTER3_WRITE_SLAVE5:true" "MASTER3_WRITE_SLAVE6:true" "MASTER3_WRITE_SLAVE7:true" "MASTER3_WRITE_SLAVE8:true" "MASTER3_WRITE_SLAVE9:true" "MASTER4_CHAN_RS:true" "MASTER4_CLOCK_DOMAIN_CROSSING:false" "MASTER4_DATA_WIDTH:32" "MASTER4_DWC_DATA_FIFO_DEPTH:16" "MASTER4_READ_INTERLEAVE:false" "MASTER4_READ_SLAVE0:true" "MASTER4_READ_SLAVE10:true" "MASTER4_READ_SLAVE11:true" "MASTER4_READ_SLAVE12:true" "MASTER4_READ_SLAVE13:true" "MASTER4_READ_SLAVE14:true" "MASTER4_READ_SLAVE15:true" "MASTER4_READ_SLAVE16:true" "MASTER4_READ_SLAVE17:true" "MASTER4_READ_SLAVE18:true" "MASTER4_READ_SLAVE19:true" "MASTER4_READ_SLAVE1:true" "MASTER4_READ_SLAVE20:true" "MASTER4_READ_SLAVE21:true" "MASTER4_READ_SLAVE22:true" "MASTER4_READ_SLAVE23:true" "MASTER4_READ_SLAVE24:true" "MASTER4_READ_SLAVE25:true" "MASTER4_READ_SLAVE26:true" "MASTER4_READ_SLAVE27:true" "MASTER4_READ_SLAVE28:true" "MASTER4_READ_SLAVE29:true" "MASTER4_READ_SLAVE2:true" "MASTER4_READ_SLAVE30:true" "MASTER4_READ_SLAVE31:true" "MASTER4_READ_SLAVE3:true" "MASTER4_READ_SLAVE4:true" "MASTER4_READ_SLAVE5:true" "MASTER4_READ_SLAVE6:true" "MASTER4_READ_SLAVE7:true" "MASTER4_READ_SLAVE8:true" "MASTER4_READ_SLAVE9:true" "MASTER4_TYPE:0" "MASTER4_WRITE_SLAVE0:true" "MASTER4_WRITE_SLAVE10:true" "MASTER4_WRITE_SLAVE11:true" "MASTER4_WRITE_SLAVE12:true" "MASTER4_WRITE_SLAVE13:true" "MASTER4_WRITE_SLAVE14:true" "MASTER4_WRITE_SLAVE15:true" "MASTER4_WRITE_SLAVE16:true" "MASTER4_WRITE_SLAVE17:true" "MASTER4_WRITE_SLAVE18:true" "MASTER4_WRITE_SLAVE19:true" "MASTER4_WRITE_SLAVE1:true" "MASTER4_WRITE_SLAVE20:true" "MASTER4_WRITE_SLAVE21:true" "MASTER4_WRITE_SLAVE22:true" "MASTER4_WRITE_SLAVE23:true" "MASTER4_WRITE_SLAVE24:true" "MASTER4_WRITE_SLAVE25:true" "MASTER4_WRITE_SLAVE26:true" "MASTER4_WRITE_SLAVE27:true" "MASTER4_WRITE_SLAVE28:true" "MASTER4_WRITE_SLAVE29:true" "MASTER4_WRITE_SLAVE2:true" "MASTER4_WRITE_SLAVE30:true" "MASTER4_WRITE_SLAVE31:true" "MASTER4_WRITE_SLAVE3:true" "MASTER4_WRITE_SLAVE4:true" "MASTER4_WRITE_SLAVE5:true" "MASTER4_WRITE_SLAVE6:true" "MASTER4_WRITE_SLAVE7:true" "MASTER4_WRITE_SLAVE8:true" "MASTER4_WRITE_SLAVE9:true" "MASTER5_CHAN_RS:true" "MASTER5_CLOCK_DOMAIN_CROSSING:false" "MASTER5_DATA_WIDTH:32" "MASTER5_DWC_DATA_FIFO_DEPTH:16" "MASTER5_READ_INTERLEAVE:false" "MASTER5_READ_SLAVE0:true" "MASTER5_READ_SLAVE10:true" "MASTER5_READ_SLAVE11:true" "MASTER5_READ_SLAVE12:true" "MASTER5_READ_SLAVE13:true" "MASTER5_READ_SLAVE14:true" "MASTER5_READ_SLAVE15:true" "MASTER5_READ_SLAVE16:true" "MASTER5_READ_SLAVE17:true" "MASTER5_READ_SLAVE18:true" "MASTER5_READ_SLAVE19:true" "MASTER5_READ_SLAVE1:true" "MASTER5_READ_SLAVE20:true" "MASTER5_READ_SLAVE21:true" "MASTER5_READ_SLAVE22:true" "MASTER5_READ_SLAVE23:true" "MASTER5_READ_SLAVE24:true" "MASTER5_READ_SLAVE25:true" "MASTER5_READ_SLAVE26:true" "MASTER5_READ_SLAVE27:true" "MASTER5_READ_SLAVE28:true" "MASTER5_READ_SLAVE29:true" "MASTER5_READ_SLAVE2:true" "MASTER5_READ_SLAVE30:true" "MASTER5_READ_SLAVE31:true" "MASTER5_READ_SLAVE3:true" "MASTER5_READ_SLAVE4:true" "MASTER5_READ_SLAVE5:true" "MASTER5_READ_SLAVE6:true" "MASTER5_READ_SLAVE7:true" "MASTER5_READ_SLAVE8:true" "MASTER5_READ_SLAVE9:true" "MASTER5_TYPE:0" "MASTER5_WRITE_SLAVE0:true" "MASTER5_WRITE_SLAVE10:true" "MASTER5_WRITE_SLAVE11:true" "MASTER5_WRITE_SLAVE12:true" "MASTER5_WRITE_SLAVE13:true" "MASTER5_WRITE_SLAVE14:true" "MASTER5_WRITE_SLAVE15:true" "MASTER5_WRITE_SLAVE16:true" "MASTER5_WRITE_SLAVE17:true" "MASTER5_WRITE_SLAVE18:true" "MASTER5_WRITE_SLAVE19:true" "MASTER5_WRITE_SLAVE1:true" "MASTER5_WRITE_SLAVE20:true" "MASTER5_WRITE_SLAVE21:true" "MASTER5_WRITE_SLAVE22:true" "MASTER5_WRITE_SLAVE23:true" "MASTER5_WRITE_SLAVE24:true" "MASTER5_WRITE_SLAVE25:true" "MASTER5_WRITE_SLAVE26:true" "MASTER5_WRITE_SLAVE27:true" "MASTER5_WRITE_SLAVE28:true" "MASTER5_WRITE_SLAVE29:true" "MASTER5_WRITE_SLAVE2:true" "MASTER5_WRITE_SLAVE30:true" "MASTER5_WRITE_SLAVE31:true" "MASTER5_WRITE_SLAVE3:true" "MASTER5_WRITE_SLAVE4:true" "MASTER5_WRITE_SLAVE5:true" "MASTER5_WRITE_SLAVE6:true" "MASTER5_WRITE_SLAVE7:true" "MASTER5_WRITE_SLAVE8:true" "MASTER5_WRITE_SLAVE9:true" "MASTER6_CHAN_RS:true" "MASTER6_CLOCK_DOMAIN_CROSSING:false" "MASTER6_DATA_WIDTH:32" "MASTER6_DWC_DATA_FIFO_DEPTH:16" "MASTER6_READ_INTERLEAVE:false" "MASTER6_READ_SLAVE0:true" "MASTER6_READ_SLAVE10:true" "MASTER6_READ_SLAVE11:true" "MASTER6_READ_SLAVE12:true" "MASTER6_READ_SLAVE13:true" "MASTER6_READ_SLAVE14:true" "MASTER6_READ_SLAVE15:true" "MASTER6_READ_SLAVE16:true" "MASTER6_READ_SLAVE17:true" "MASTER6_READ_SLAVE18:true" "MASTER6_READ_SLAVE19:true" "MASTER6_READ_SLAVE1:true" "MASTER6_READ_SLAVE20:true" "MASTER6_READ_SLAVE21:true" "MASTER6_READ_SLAVE22:true" "MASTER6_READ_SLAVE23:true" "MASTER6_READ_SLAVE24:true" "MASTER6_READ_SLAVE25:true" "MASTER6_READ_SLAVE26:true" "MASTER6_READ_SLAVE27:true" "MASTER6_READ_SLAVE28:true" "MASTER6_READ_SLAVE29:true" "MASTER6_READ_SLAVE2:true" "MASTER6_READ_SLAVE30:true" "MASTER6_READ_SLAVE31:true" "MASTER6_READ_SLAVE3:true" "MASTER6_READ_SLAVE4:true" "MASTER6_READ_SLAVE5:true" "MASTER6_READ_SLAVE6:true" "MASTER6_READ_SLAVE7:true" "MASTER6_READ_SLAVE8:true" "MASTER6_READ_SLAVE9:true" "MASTER6_TYPE:0" "MASTER6_WRITE_SLAVE0:true" "MASTER6_WRITE_SLAVE10:true" "MASTER6_WRITE_SLAVE11:true" "MASTER6_WRITE_SLAVE12:true" "MASTER6_WRITE_SLAVE13:true" "MASTER6_WRITE_SLAVE14:true" "MASTER6_WRITE_SLAVE15:true" "MASTER6_WRITE_SLAVE16:true" "MASTER6_WRITE_SLAVE17:true" "MASTER6_WRITE_SLAVE18:true" "MASTER6_WRITE_SLAVE19:true" "MASTER6_WRITE_SLAVE1:true" "MASTER6_WRITE_SLAVE20:true" "MASTER6_WRITE_SLAVE21:true" "MASTER6_WRITE_SLAVE22:true" "MASTER6_WRITE_SLAVE23:true" "MASTER6_WRITE_SLAVE24:true" "MASTER6_WRITE_SLAVE25:true" "MASTER6_WRITE_SLAVE26:true" "MASTER6_WRITE_SLAVE27:true" "MASTER6_WRITE_SLAVE28:true" "MASTER6_WRITE_SLAVE29:true" "MASTER6_WRITE_SLAVE2:true" "MASTER6_WRITE_SLAVE30:true" "MASTER6_WRITE_SLAVE31:true" "MASTER6_WRITE_SLAVE3:true" "MASTER6_WRITE_SLAVE4:true" "MASTER6_WRITE_SLAVE5:true" "MASTER6_WRITE_SLAVE6:true" "MASTER6_WRITE_SLAVE7:true" "MASTER6_WRITE_SLAVE8:true" "MASTER6_WRITE_SLAVE9:true" "MASTER7_CHAN_RS:true" "MASTER7_CLOCK_DOMAIN_CROSSING:false" "MASTER7_DATA_WIDTH:32" "MASTER7_DWC_DATA_FIFO_DEPTH:16" "MASTER7_READ_INTERLEAVE:false" "MASTER7_READ_SLAVE0:true" "MASTER7_READ_SLAVE10:true" "MASTER7_READ_SLAVE11:true" "MASTER7_READ_SLAVE12:true" "MASTER7_READ_SLAVE13:true" "MASTER7_READ_SLAVE14:true" "MASTER7_READ_SLAVE15:true" "MASTER7_READ_SLAVE16:true" "MASTER7_READ_SLAVE17:true" "MASTER7_READ_SLAVE18:true" "MASTER7_READ_SLAVE19:true" "MASTER7_READ_SLAVE1:true" "MASTER7_READ_SLAVE20:true" "MASTER7_READ_SLAVE21:true" "MASTER7_READ_SLAVE22:true" "MASTER7_READ_SLAVE23:true" "MASTER7_READ_SLAVE24:true" "MASTER7_READ_SLAVE25:true" "MASTER7_READ_SLAVE26:true" "MASTER7_READ_SLAVE27:true" "MASTER7_READ_SLAVE28:true" "MASTER7_READ_SLAVE29:true" "MASTER7_READ_SLAVE2:true" "MASTER7_READ_SLAVE30:true" "MASTER7_READ_SLAVE31:true" "MASTER7_READ_SLAVE3:true" "MASTER7_READ_SLAVE4:true" "MASTER7_READ_SLAVE5:true" "MASTER7_READ_SLAVE6:true" "MASTER7_READ_SLAVE7:true" "MASTER7_READ_SLAVE8:true" "MASTER7_READ_SLAVE9:true" "MASTER7_TYPE:0" "MASTER7_WRITE_SLAVE0:true" "MASTER7_WRITE_SLAVE10:true" "MASTER7_WRITE_SLAVE11:true" "MASTER7_WRITE_SLAVE12:true" "MASTER7_WRITE_SLAVE13:true" "MASTER7_WRITE_SLAVE14:true" "MASTER7_WRITE_SLAVE15:true" "MASTER7_WRITE_SLAVE16:true" "MASTER7_WRITE_SLAVE17:true" "MASTER7_WRITE_SLAVE18:true" "MASTER7_WRITE_SLAVE19:true" "MASTER7_WRITE_SLAVE1:true" "MASTER7_WRITE_SLAVE20:true" "MASTER7_WRITE_SLAVE21:true" "MASTER7_WRITE_SLAVE22:true" "MASTER7_WRITE_SLAVE23:true" "MASTER7_WRITE_SLAVE24:true" "MASTER7_WRITE_SLAVE25:true" "MASTER7_WRITE_SLAVE26:true" "MASTER7_WRITE_SLAVE27:true" "MASTER7_WRITE_SLAVE28:true" "MASTER7_WRITE_SLAVE29:true" "MASTER7_WRITE_SLAVE2:true" "MASTER7_WRITE_SLAVE30:true" "MASTER7_WRITE_SLAVE31:true" "MASTER7_WRITE_SLAVE3:true" "MASTER7_WRITE_SLAVE4:true" "MASTER7_WRITE_SLAVE5:true" "MASTER7_WRITE_SLAVE6:true" "MASTER7_WRITE_SLAVE7:true" "MASTER7_WRITE_SLAVE8:true" "MASTER7_WRITE_SLAVE9:true" "MASTER8_CHAN_RS:true" "MASTER8_CLOCK_DOMAIN_CROSSING:false" "MASTER8_DATA_WIDTH:32" "MASTER8_DWC_DATA_FIFO_DEPTH:16" "MASTER8_READ_INTERLEAVE:false" "MASTER8_READ_SLAVE0:true" "MASTER8_READ_SLAVE10:true" "MASTER8_READ_SLAVE11:true" "MASTER8_READ_SLAVE12:true" "MASTER8_READ_SLAVE13:true" "MASTER8_READ_SLAVE14:true" "MASTER8_READ_SLAVE15:true" "MASTER8_READ_SLAVE16:true" "MASTER8_READ_SLAVE17:true" "MASTER8_READ_SLAVE18:true" "MASTER8_READ_SLAVE19:true" "MASTER8_READ_SLAVE1:true" "MASTER8_READ_SLAVE20:true" "MASTER8_READ_SLAVE21:true" "MASTER8_READ_SLAVE22:true" "MASTER8_READ_SLAVE23:true" "MASTER8_READ_SLAVE24:true" "MASTER8_READ_SLAVE25:true" "MASTER8_READ_SLAVE26:true" "MASTER8_READ_SLAVE27:true" "MASTER8_READ_SLAVE28:true" "MASTER8_READ_SLAVE29:true" "MASTER8_READ_SLAVE2:true" "MASTER8_READ_SLAVE30:true" "MASTER8_READ_SLAVE31:true" "MASTER8_READ_SLAVE3:true" "MASTER8_READ_SLAVE4:true" "MASTER8_READ_SLAVE5:true" "MASTER8_READ_SLAVE6:true" "MASTER8_READ_SLAVE7:true" "MASTER8_READ_SLAVE8:true" "MASTER8_READ_SLAVE9:true" "MASTER8_TYPE:0" "MASTER8_WRITE_SLAVE0:true" "MASTER8_WRITE_SLAVE10:true" "MASTER8_WRITE_SLAVE11:true" "MASTER8_WRITE_SLAVE12:true" "MASTER8_WRITE_SLAVE13:true" "MASTER8_WRITE_SLAVE14:true" "MASTER8_WRITE_SLAVE15:true" "MASTER8_WRITE_SLAVE16:true" "MASTER8_WRITE_SLAVE17:true" "MASTER8_WRITE_SLAVE18:true" "MASTER8_WRITE_SLAVE19:true" "MASTER8_WRITE_SLAVE1:true" "MASTER8_WRITE_SLAVE20:true" "MASTER8_WRITE_SLAVE21:true" "MASTER8_WRITE_SLAVE22:true" "MASTER8_WRITE_SLAVE23:true" "MASTER8_WRITE_SLAVE24:true" "MASTER8_WRITE_SLAVE25:true" "MASTER8_WRITE_SLAVE26:true" "MASTER8_WRITE_SLAVE27:true" "MASTER8_WRITE_SLAVE28:true" "MASTER8_WRITE_SLAVE29:true" "MASTER8_WRITE_SLAVE2:true" "MASTER8_WRITE_SLAVE30:true" "MASTER8_WRITE_SLAVE31:true" "MASTER8_WRITE_SLAVE3:true" "MASTER8_WRITE_SLAVE4:true" "MASTER8_WRITE_SLAVE5:true" "MASTER8_WRITE_SLAVE6:true" "MASTER8_WRITE_SLAVE7:true" "MASTER8_WRITE_SLAVE8:true" "MASTER8_WRITE_SLAVE9:true" "MASTER9_CHAN_RS:true" "MASTER9_CLOCK_DOMAIN_CROSSING:false" "MASTER9_DATA_WIDTH:32" "MASTER9_DWC_DATA_FIFO_DEPTH:16" "MASTER9_READ_INTERLEAVE:false" "MASTER9_READ_SLAVE0:true" "MASTER9_READ_SLAVE10:true" "MASTER9_READ_SLAVE11:true" "MASTER9_READ_SLAVE12:true" "MASTER9_READ_SLAVE13:true" "MASTER9_READ_SLAVE14:true" "MASTER9_READ_SLAVE15:true" "MASTER9_READ_SLAVE16:true" "MASTER9_READ_SLAVE17:true" "MASTER9_READ_SLAVE18:true" "MASTER9_READ_SLAVE19:true" "MASTER9_READ_SLAVE1:true" "MASTER9_READ_SLAVE20:true" "MASTER9_READ_SLAVE21:true" "MASTER9_READ_SLAVE22:true" "MASTER9_READ_SLAVE23:true" "MASTER9_READ_SLAVE24:true" "MASTER9_READ_SLAVE25:true" "MASTER9_READ_SLAVE26:true" "MASTER9_READ_SLAVE27:true" "MASTER9_READ_SLAVE28:true" "MASTER9_READ_SLAVE29:true" "MASTER9_READ_SLAVE2:true" "MASTER9_READ_SLAVE30:true" "MASTER9_READ_SLAVE31:true" "MASTER9_READ_SLAVE3:true" "MASTER9_READ_SLAVE4:true" "MASTER9_READ_SLAVE5:true" "MASTER9_READ_SLAVE6:true" "MASTER9_READ_SLAVE7:true" "MASTER9_READ_SLAVE8:true" "MASTER9_READ_SLAVE9:true" "MASTER9_TYPE:0" "MASTER9_WRITE_SLAVE0:true" "MASTER9_WRITE_SLAVE10:true" "MASTER9_WRITE_SLAVE11:true" "MASTER9_WRITE_SLAVE12:true" "MASTER9_WRITE_SLAVE13:true" "MASTER9_WRITE_SLAVE14:true" "MASTER9_WRITE_SLAVE15:true" "MASTER9_WRITE_SLAVE16:true" "MASTER9_WRITE_SLAVE17:true" "MASTER9_WRITE_SLAVE18:true" "MASTER9_WRITE_SLAVE19:true" "MASTER9_WRITE_SLAVE1:true" "MASTER9_WRITE_SLAVE20:true" "MASTER9_WRITE_SLAVE21:true" "MASTER9_WRITE_SLAVE22:true" "MASTER9_WRITE_SLAVE23:true" "MASTER9_WRITE_SLAVE24:true" "MASTER9_WRITE_SLAVE25:true" "MASTER9_WRITE_SLAVE26:true" "MASTER9_WRITE_SLAVE27:true" "MASTER9_WRITE_SLAVE28:true" "MASTER9_WRITE_SLAVE29:true" "MASTER9_WRITE_SLAVE2:true" "MASTER9_WRITE_SLAVE30:true" "MASTER9_WRITE_SLAVE31:true" "MASTER9_WRITE_SLAVE3:true" "MASTER9_WRITE_SLAVE4:true" "MASTER9_WRITE_SLAVE5:true" "MASTER9_WRITE_SLAVE6:true" "MASTER9_WRITE_SLAVE7:true" "MASTER9_WRITE_SLAVE8:true" "MASTER9_WRITE_SLAVE9:true" "NUM_MASTERS:2" "NUM_MASTERS_WIDTH:1" "NUM_SLAVES:1" "NUM_THREADS:1" "OPEN_TRANS_MAX:2" "OPTIMIZATION:3" "RD_ARB_EN:true" "SLAVE0_CHAN_RS:true" "SLAVE0_CLOCK_DOMAIN_CROSSING:false" "SLAVE0_DATA_WIDTH:64" "SLAVE0_DWC_DATA_FIFO_DEPTH:16" "SLAVE0_END_ADDR:0x7fffffff" "SLAVE0_END_ADDR_UPPER:0x0" "SLAVE0_READ_INTERLEAVE:false" "SLAVE0_START_ADDR:0x60000000" "SLAVE0_START_ADDR_UPPER:0x0" "SLAVE0_TYPE:0" "SLAVE10_CHAN_RS:true" "SLAVE10_CLOCK_DOMAIN_CROSSING:false" "SLAVE10_DATA_WIDTH:32" "SLAVE10_DWC_DATA_FIFO_DEPTH:16" "SLAVE10_END_ADDR:0x57ffffff" "SLAVE10_END_ADDR_UPPER:0x0" "SLAVE10_READ_INTERLEAVE:false" "SLAVE10_START_ADDR:0x50000000" "SLAVE10_START_ADDR_UPPER:0x0" "SLAVE10_TYPE:0" "SLAVE11_CHAN_RS:true" "SLAVE11_CLOCK_DOMAIN_CROSSING:false" "SLAVE11_DATA_WIDTH:32" "SLAVE11_DWC_DATA_FIFO_DEPTH:16" "SLAVE11_END_ADDR:0x5fffffff" "SLAVE11_END_ADDR_UPPER:0x0" "SLAVE11_READ_INTERLEAVE:false" "SLAVE11_START_ADDR:0x58000000" "SLAVE11_START_ADDR_UPPER:0x0" "SLAVE11_TYPE:0" "SLAVE12_CHAN_RS:true" "SLAVE12_CLOCK_DOMAIN_CROSSING:false" "SLAVE12_DATA_WIDTH:32" "SLAVE12_DWC_DATA_FIFO_DEPTH:16" "SLAVE12_END_ADDR:0x902fffff" "SLAVE12_END_ADDR_UPPER:0x0" "SLAVE12_READ_INTERLEAVE:false" "SLAVE12_START_ADDR:0x90000000" "SLAVE12_START_ADDR_UPPER:0x0" "SLAVE12_TYPE:0" "SLAVE13_CHAN_RS:true" "SLAVE13_CLOCK_DOMAIN_CROSSING:false" "SLAVE13_DATA_WIDTH:32" "SLAVE13_DWC_DATA_FIFO_DEPTH:16" "SLAVE13_END_ADDR:0x905fffff" "SLAVE13_END_ADDR_UPPER:0x0" "SLAVE13_READ_INTERLEAVE:false" "SLAVE13_START_ADDR:0x90300000" "SLAVE13_START_ADDR_UPPER:0x0" "SLAVE13_TYPE:0" "SLAVE14_CHAN_RS:true" "SLAVE14_CLOCK_DOMAIN_CROSSING:false" "SLAVE14_DATA_WIDTH:32" "SLAVE14_DWC_DATA_FIFO_DEPTH:16" "SLAVE14_END_ADDR:0x908fffff" "SLAVE14_END_ADDR_UPPER:0x0" "SLAVE14_READ_INTERLEAVE:false" "SLAVE14_START_ADDR:0x90600000" "SLAVE14_START_ADDR_UPPER:0x0" "SLAVE14_TYPE:0" "SLAVE15_CHAN_RS:true" "SLAVE15_CLOCK_DOMAIN_CROSSING:false" "SLAVE15_DATA_WIDTH:32" "SLAVE15_DWC_DATA_FIFO_DEPTH:16" "SLAVE15_END_ADDR:0x90bfffff" "SLAVE15_END_ADDR_UPPER:0x0" "SLAVE15_READ_INTERLEAVE:false" "SLAVE15_START_ADDR:0x90900000" "SLAVE15_START_ADDR_UPPER:0x0" "SLAVE15_TYPE:0" "SLAVE16_CHAN_RS:true" "SLAVE16_CLOCK_DOMAIN_CROSSING:false" "SLAVE16_DATA_WIDTH:32" "SLAVE16_DWC_DATA_FIFO_DEPTH:16" "SLAVE16_END_ADDR:0x90efffff" "SLAVE16_END_ADDR_UPPER:0x0" "SLAVE16_READ_INTERLEAVE:false" "SLAVE16_START_ADDR:0x90c00000" "SLAVE16_START_ADDR_UPPER:0x0" "SLAVE16_TYPE:0" "SLAVE17_CHAN_RS:true" "SLAVE17_CLOCK_DOMAIN_CROSSING:false" "SLAVE17_DATA_WIDTH:32" "SLAVE17_DWC_DATA_FIFO_DEPTH:16" "SLAVE17_END_ADDR:0x911fffff" "SLAVE17_END_ADDR_UPPER:0x0" "SLAVE17_READ_INTERLEAVE:false" "SLAVE17_START_ADDR:0x90f00000" "SLAVE17_START_ADDR_UPPER:0x0" "SLAVE17_TYPE:0" "SLAVE18_CHAN_RS:true" "SLAVE18_CLOCK_DOMAIN_CROSSING:false" "SLAVE18_DATA_WIDTH:32" "SLAVE18_DWC_DATA_FIFO_DEPTH:16" "SLAVE18_END_ADDR:0x914fffff" "SLAVE18_END_ADDR_UPPER:0x0" "SLAVE18_READ_INTERLEAVE:false" "SLAVE18_START_ADDR:0x91200000" "SLAVE18_START_ADDR_UPPER:0x0" "SLAVE18_TYPE:0" "SLAVE19_CHAN_RS:true" "SLAVE19_CLOCK_DOMAIN_CROSSING:false" "SLAVE19_DATA_WIDTH:32" "SLAVE19_DWC_DATA_FIFO_DEPTH:16" "SLAVE19_END_ADDR:0x917fffff" "SLAVE19_END_ADDR_UPPER:0x0" "SLAVE19_READ_INTERLEAVE:false" "SLAVE19_START_ADDR:0x91500000" "SLAVE19_START_ADDR_UPPER:0x0" "SLAVE19_TYPE:0" "SLAVE1_CHAN_RS:true" "SLAVE1_CLOCK_DOMAIN_CROSSING:false" "SLAVE1_DATA_WIDTH:32" "SLAVE1_DWC_DATA_FIFO_DEPTH:16" "SLAVE1_END_ADDR:0x8fffffff" "SLAVE1_END_ADDR_UPPER:0x0" "SLAVE1_READ_INTERLEAVE:false" "SLAVE1_START_ADDR:0x80000000" "SLAVE1_START_ADDR_UPPER:0x0" "SLAVE1_TYPE:0" "SLAVE20_CHAN_RS:true" "SLAVE20_CLOCK_DOMAIN_CROSSING:false" "SLAVE20_DATA_WIDTH:32" "SLAVE20_DWC_DATA_FIFO_DEPTH:16" "SLAVE20_END_ADDR:0x91afffff" "SLAVE20_END_ADDR_UPPER:0x0" "SLAVE20_READ_INTERLEAVE:false" "SLAVE20_START_ADDR:0x91800000" "SLAVE20_START_ADDR_UPPER:0x0" "SLAVE20_TYPE:0" "SLAVE21_CHAN_RS:true" "SLAVE21_CLOCK_DOMAIN_CROSSING:false" "SLAVE21_DATA_WIDTH:32" "SLAVE21_DWC_DATA_FIFO_DEPTH:16" "SLAVE21_END_ADDR:0x91dfffff" "SLAVE21_END_ADDR_UPPER:0x0" "SLAVE21_READ_INTERLEAVE:false" "SLAVE21_START_ADDR:0x91b00000" "SLAVE21_START_ADDR_UPPER:0x0" "SLAVE21_TYPE:0" "SLAVE22_CHAN_RS:true" "SLAVE22_CLOCK_DOMAIN_CROSSING:false" "SLAVE22_DATA_WIDTH:32" "SLAVE22_DWC_DATA_FIFO_DEPTH:16" "SLAVE22_END_ADDR:0x920fffff" "SLAVE22_END_ADDR_UPPER:0x0" "SLAVE22_READ_INTERLEAVE:false" "SLAVE22_START_ADDR:0x91e00000" "SLAVE22_START_ADDR_UPPER:0x0" "SLAVE22_TYPE:0" "SLAVE23_CHAN_RS:true" "SLAVE23_CLOCK_DOMAIN_CROSSING:false" "SLAVE23_DATA_WIDTH:32" "SLAVE23_DWC_DATA_FIFO_DEPTH:16" "SLAVE23_END_ADDR:0x923fffff" "SLAVE23_END_ADDR_UPPER:0x0" "SLAVE23_READ_INTERLEAVE:false" "SLAVE23_START_ADDR:0x92100000" "SLAVE23_START_ADDR_UPPER:0x0" "SLAVE23_TYPE:0" "SLAVE24_CHAN_RS:true" "SLAVE24_CLOCK_DOMAIN_CROSSING:false" "SLAVE24_DATA_WIDTH:32" "SLAVE24_DWC_DATA_FIFO_DEPTH:16" "SLAVE24_END_ADDR:0x926fffff" "SLAVE24_END_ADDR_UPPER:0x0" "SLAVE24_READ_INTERLEAVE:false" "SLAVE24_START_ADDR:0x92400000" "SLAVE24_START_ADDR_UPPER:0x0" "SLAVE24_TYPE:0" "SLAVE25_CHAN_RS:true" "SLAVE25_CLOCK_DOMAIN_CROSSING:false" "SLAVE25_DATA_WIDTH:32" "SLAVE25_DWC_DATA_FIFO_DEPTH:16" "SLAVE25_END_ADDR:0x929fffff" "SLAVE25_END_ADDR_UPPER:0x0" "SLAVE25_READ_INTERLEAVE:false" "SLAVE25_START_ADDR:0x92700000" "SLAVE25_START_ADDR_UPPER:0x0" "SLAVE25_TYPE:0" "SLAVE26_CHAN_RS:true" "SLAVE26_CLOCK_DOMAIN_CROSSING:false" "SLAVE26_DATA_WIDTH:32" "SLAVE26_DWC_DATA_FIFO_DEPTH:16" "SLAVE26_END_ADDR:0x92cfffff" "SLAVE26_END_ADDR_UPPER:0x0" "SLAVE26_READ_INTERLEAVE:false" "SLAVE26_START_ADDR:0x92a00000" "SLAVE26_START_ADDR_UPPER:0x0" "SLAVE26_TYPE:0" "SLAVE27_CHAN_RS:true" "SLAVE27_CLOCK_DOMAIN_CROSSING:false" "SLAVE27_DATA_WIDTH:32" "SLAVE27_DWC_DATA_FIFO_DEPTH:16" "SLAVE27_END_ADDR:0x92ffffff" "SLAVE27_END_ADDR_UPPER:0x0" "SLAVE27_READ_INTERLEAVE:false" "SLAVE27_START_ADDR:0x92d00000" "SLAVE27_START_ADDR_UPPER:0x0" "SLAVE27_TYPE:0" "SLAVE28_CHAN_RS:true" "SLAVE28_CLOCK_DOMAIN_CROSSING:false" "SLAVE28_DATA_WIDTH:32" "SLAVE28_DWC_DATA_FIFO_DEPTH:16" "SLAVE28_END_ADDR:0x932fffff" "SLAVE28_END_ADDR_UPPER:0x0" "SLAVE28_READ_INTERLEAVE:false" "SLAVE28_START_ADDR:0x93000000" "SLAVE28_START_ADDR_UPPER:0x0" "SLAVE28_TYPE:0" "SLAVE29_CHAN_RS:true" "SLAVE29_CLOCK_DOMAIN_CROSSING:false" "SLAVE29_DATA_WIDTH:32" "SLAVE29_DWC_DATA_FIFO_DEPTH:16" "SLAVE29_END_ADDR:0x935fffff" "SLAVE29_END_ADDR_UPPER:0x0" "SLAVE29_READ_INTERLEAVE:false" "SLAVE29_START_ADDR:0x93300000" "SLAVE29_START_ADDR_UPPER:0x0" "SLAVE29_TYPE:0" "SLAVE2_CHAN_RS:true" "SLAVE2_CLOCK_DOMAIN_CROSSING:false" "SLAVE2_DATA_WIDTH:32" "SLAVE2_DWC_DATA_FIFO_DEPTH:16" "SLAVE2_END_ADDR:0x17ffffff" "SLAVE2_END_ADDR_UPPER:0x0" "SLAVE2_READ_INTERLEAVE:false" "SLAVE2_START_ADDR:0x10000000" "SLAVE2_START_ADDR_UPPER:0x0" "SLAVE2_TYPE:0" "SLAVE30_CHAN_RS:true" "SLAVE30_CLOCK_DOMAIN_CROSSING:false" "SLAVE30_DATA_WIDTH:32" "SLAVE30_DWC_DATA_FIFO_DEPTH:16" "SLAVE30_END_ADDR:0x938fffff" "SLAVE30_END_ADDR_UPPER:0x0" "SLAVE30_READ_INTERLEAVE:false" "SLAVE30_START_ADDR:0x93600000" "SLAVE30_START_ADDR_UPPER:0x0" "SLAVE30_TYPE:0" "SLAVE31_CHAN_RS:true" "SLAVE31_CLOCK_DOMAIN_CROSSING:false" "SLAVE31_DATA_WIDTH:32" "SLAVE31_DWC_DATA_FIFO_DEPTH:16" "SLAVE31_END_ADDR:0x93bfffff" "SLAVE31_END_ADDR_UPPER:0x0" "SLAVE31_READ_INTERLEAVE:false" "SLAVE31_START_ADDR:0x93900000" "SLAVE31_START_ADDR_UPPER:0x0" "SLAVE31_TYPE:0" "SLAVE3_CHAN_RS:true" "SLAVE3_CLOCK_DOMAIN_CROSSING:false" "SLAVE3_DATA_WIDTH:32" "SLAVE3_DWC_DATA_FIFO_DEPTH:16" "SLAVE3_END_ADDR:0x1fffffff" "SLAVE3_END_ADDR_UPPER:0x0" "SLAVE3_READ_INTERLEAVE:false" "SLAVE3_START_ADDR:0x18000000" "SLAVE3_START_ADDR_UPPER:0x0" "SLAVE3_TYPE:0" "SLAVE4_CHAN_RS:true" "SLAVE4_CLOCK_DOMAIN_CROSSING:false" "SLAVE4_DATA_WIDTH:32" "SLAVE4_DWC_DATA_FIFO_DEPTH:16" "SLAVE4_END_ADDR:0x27ffffff" "SLAVE4_END_ADDR_UPPER:0x0" "SLAVE4_READ_INTERLEAVE:false" "SLAVE4_START_ADDR:0x20000000" "SLAVE4_START_ADDR_UPPER:0x0" "SLAVE4_TYPE:0" "SLAVE5_CHAN_RS:true" "SLAVE5_CLOCK_DOMAIN_CROSSING:false" "SLAVE5_DATA_WIDTH:32" "SLAVE5_DWC_DATA_FIFO_DEPTH:16" "SLAVE5_END_ADDR:0x2fffffff" "SLAVE5_END_ADDR_UPPER:0x0" "SLAVE5_READ_INTERLEAVE:false" "SLAVE5_START_ADDR:0x28000000" "SLAVE5_START_ADDR_UPPER:0x0" "SLAVE5_TYPE:0" "SLAVE6_CHAN_RS:true" "SLAVE6_CLOCK_DOMAIN_CROSSING:false" "SLAVE6_DATA_WIDTH:32" "SLAVE6_DWC_DATA_FIFO_DEPTH:16" "SLAVE6_END_ADDR:0x37ffffff" "SLAVE6_END_ADDR_UPPER:0x0" "SLAVE6_READ_INTERLEAVE:false" "SLAVE6_START_ADDR:0x30000000" "SLAVE6_START_ADDR_UPPER:0x0" "SLAVE6_TYPE:0" "SLAVE7_CHAN_RS:true" "SLAVE7_CLOCK_DOMAIN_CROSSING:false" "SLAVE7_DATA_WIDTH:32" "SLAVE7_DWC_DATA_FIFO_DEPTH:16" "SLAVE7_END_ADDR:0x3fffffff" "SLAVE7_END_ADDR_UPPER:0x0" "SLAVE7_READ_INTERLEAVE:false" "SLAVE7_START_ADDR:0x38000000" "SLAVE7_START_ADDR_UPPER:0x0" "SLAVE7_TYPE:0" "SLAVE8_CHAN_RS:true" "SLAVE8_CLOCK_DOMAIN_CROSSING:false" "SLAVE8_DATA_WIDTH:32" "SLAVE8_DWC_DATA_FIFO_DEPTH:16" "SLAVE8_END_ADDR:0x47ffffff" "SLAVE8_END_ADDR_UPPER:0x0" "SLAVE8_READ_INTERLEAVE:false" "SLAVE8_START_ADDR:0x40000000" "SLAVE8_START_ADDR_UPPER:0x0" "SLAVE8_TYPE:0" "SLAVE9_CHAN_RS:true" "SLAVE9_CLOCK_DOMAIN_CROSSING:false" "SLAVE9_DATA_WIDTH:32" "SLAVE9_DWC_DATA_FIFO_DEPTH:16" "SLAVE9_END_ADDR:0x4fffffff" "SLAVE9_END_ADDR_UPPER:0x0" "SLAVE9_READ_INTERLEAVE:false" "SLAVE9_START_ADDR:0x48000000" "SLAVE9_START_ADDR_UPPER:0x0" "SLAVE9_TYPE:0" "SLV_AXI4PRT_ADDRDEPTH:4" "SLV_AXI4PRT_DATADEPTH:4" "USER_WIDTH:1"} 
sd_instantiate_component -sd_name {FIC_0_PERIPHERALS} -component_name {COREAXI4INTERCONNECT_C0} -instance_name {} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"ACLK" "COREAXI4INTERCONNECT_C0_0:ACLK"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"ARESETN" "COREAXI4INTERCONNECT_C0_0:ARESETN"} 

puts " =============Instantiate the SRAM"
# Instantiate the SRAM 
create_and_configure_core -core_vlnv {Actel:SystemBuilder:PF_SRAM_AHBL_AXI:*} -component_name {PF_SRAM_AHBL_AXI_C0} -params {"AXI4_AWIDTH:32" "AXI4_DWIDTH:64" "AXI4_IDWIDTH:8" "AXI4_IFTYPE_RD:T" "AXI4_IFTYPE_WR:T" "AXI4_WRAP_SUPPORT:F" "BYTEENABLES:1" "BYTE_ENABLE_WIDTH:8" "B_REN_POLARITY:2" "CASCADE:1" "ECC_OPTIONS:0" "FABRIC_INTERFACE_TYPE:1" "IMPORT_FILE:" "INIT_RAM:F" "LPM_HINT:0" "PIPELINE_OPTIONS:1" "RDEPTH:2048" "RWIDTH:80" "USE_NATIVE_INTERFACE:F" "WDEPTH:2048" "WWIDTH:80"} 
sd_instantiate_component -sd_name {FIC_0_PERIPHERALS} -component_name {PF_SRAM_AHBL_AXI_C0} -instance_name {} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"ACLK" "PF_SRAM_AHBL_AXI_C0_0:ACLK"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"ARESETN" "PF_SRAM_AHBL_AXI_C0_0:ARESETN"} 

# Connect the master of the interconnect the the slave of the SRAM
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:AXI4mslave0" "PF_SRAM_AHBL_AXI_C0_0:AXI4_Slave"} 
build_design_hierarchy 

#   creating a HDL core from the data generator
# sd_instantiate_hdl_module -sd_name {MPFS_ICICLE_KIT_BASE_DESIGN} -hdl_module_name {AXI4_STREAM_DATA_GENERATOR} -hdl_file {hdl\AXI4_STREAM_DATA_GENERATOR.v} -instance_name {} 
build_design_hierarchy 
create_hdl_core -file "${project_dir}/hdl/AXI4_STREAM_DATA_GENERATOR.v" -module {AXI4_STREAM_DATA_GENERATOR} -library {work} -package {}

puts " =============creating the APB BIF on the data generator"
#   creating the APB BIF on the data generator
hdl_core_add_bif -hdl_core_name {AXI4_STREAM_DATA_GENERATOR} -bif_definition {APB:AMBA:AMBA2:slave} -bif_name {APB_TARGET} -signal_map {} 
hdl_core_assign_bif_signal -hdl_core_name {AXI4_STREAM_DATA_GENERATOR} -bif_name {APB_TARGET} -bif_signal_name {PADDR} -core_signal_name {PADDR} 
hdl_core_assign_bif_signal -hdl_core_name {AXI4_STREAM_DATA_GENERATOR} -bif_name {APB_TARGET} -bif_signal_name {PENABLE} -core_signal_name {PENABLE} 
hdl_core_assign_bif_signal -hdl_core_name {AXI4_STREAM_DATA_GENERATOR} -bif_name {APB_TARGET} -bif_signal_name {PWRITE} -core_signal_name {PWRITE} 
hdl_core_assign_bif_signal -hdl_core_name {AXI4_STREAM_DATA_GENERATOR} -bif_name {APB_TARGET} -bif_signal_name {PRDATA} -core_signal_name {PRDATA} 
hdl_core_assign_bif_signal -hdl_core_name {AXI4_STREAM_DATA_GENERATOR} -bif_name {APB_TARGET} -bif_signal_name {PWDATA} -core_signal_name {PWDATA} 
hdl_core_assign_bif_signal -hdl_core_name {AXI4_STREAM_DATA_GENERATOR} -bif_name {APB_TARGET} -bif_signal_name {PREADY} -core_signal_name {PREADY} 
hdl_core_assign_bif_signal -hdl_core_name {AXI4_STREAM_DATA_GENERATOR} -bif_name {APB_TARGET} -bif_signal_name {PSLVERR} -core_signal_name {PSLVERR} 
hdl_core_assign_bif_signal -hdl_core_name {AXI4_STREAM_DATA_GENERATOR} -bif_name {APB_TARGET} -bif_signal_name {PSELx} -core_signal_name {PSEL} 

puts " =============instanciate the module in the smart design"
#	instanciate the module in the smart design
sd_instantiate_hdl_core -sd_name {FIC_0_PERIPHERALS} -hdl_core_name {AXI4_STREAM_DATA_GENERATOR} -instance_name {}  


sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_CONTROLLER:TDATA} -pin_slices {"[63:32]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_CONTROLLER:TDATA} -pin_slices {"[31:0]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_CONTROLLER:TKEEP} -pin_slices {"[7:4]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_CONTROLLER:TKEEP} -pin_slices {"[3:0]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_CONTROLLER:TSTRB} -pin_slices {"[7:4]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_CONTROLLER:TSTRB} -pin_slices {"[3:0]"} 

sd_connect_pins_to_constant -sd_name {FIC_0_PERIPHERALS} -pin_names {DMA_CONTROLLER:TKEEP[7:4]} -value {GND} 
sd_connect_pins_to_constant -sd_name {FIC_0_PERIPHERALS} -pin_names {DMA_CONTROLLER:TSTRB[7:4]} -value {VCC} 
sd_connect_pins_to_constant -sd_name {FIC_0_PERIPHERALS} -pin_names {DMA_CONTROLLER:TDATA[63:32]} -value {GND} 


puts " =============connecting the data generator to the DMA CONTROLLER"
#	connecting the data generator to the DMA CONTROLLER
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"DMA_CONTROLLER:TID" "AXI4_STREAM_DATA_GENERATOR_0:TID"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"DMA_CONTROLLER:TLAST" "AXI4_STREAM_DATA_GENERATOR_0:TLAST"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"DMA_CONTROLLER:TVALID" "AXI4_STREAM_DATA_GENERATOR_0:TVALID"} 

sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"DMA_CONTROLLER:TREADY" "AXI4_STREAM_DATA_GENERATOR_0:TREADY"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"DMA_CONTROLLER:TDEST" "AXI4_STREAM_DATA_GENERATOR_0:TDEST"} 

sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"AXI4_STREAM_DATA_GENERATOR_0:TDATA" "DMA_CONTROLLER:TDATA[31:0]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"AXI4_STREAM_DATA_GENERATOR_0:TKEEP" "DMA_CONTROLLER:TKEEP[3:0]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"AXI4_STREAM_DATA_GENERATOR_0:TSTRB" "DMA_CONTROLLER:TSTRB[3:0]"} 



# connecting ACLK and RSTN to the data generator
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"ACLK" "AXI4_STREAM_DATA_GENERATOR_0:ACLK"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"ARESETN" "AXI4_STREAM_DATA_GENERATOR_0:RSTN"} 

puts " =============connecting the PCLK and PRESET_n and FIC 3"
#	connecting the PCLK and PRESET_n and FIC 3
sd_connect_pin_to_port -sd_name {FIC_0_PERIPHERALS} -pin_name {AXI4_STREAM_DATA_GENERATOR_0:APB_TARGET} -port_name {} 
sd_connect_pin_to_port -sd_name {FIC_0_PERIPHERALS} -pin_name {AXI4_STREAM_DATA_GENERATOR_0:PRESETN} -port_name {} 
sd_connect_pin_to_port -sd_name {FIC_0_PERIPHERALS} -pin_name {AXI4_STREAM_DATA_GENERATOR_0:PCLK} -port_name {} 
generate_component -component_name {FIC_0_PERIPHERALS} -recursive 0 
sd_update_instance -sd_name {MPFS_ICICLE_KIT_BASE_DESIGN} -instance_name {FIC_0_PERIPHERALS_1} 
sd_connect_pins -sd_name {MPFS_ICICLE_KIT_BASE_DESIGN} -pin_names {"FIC_0_PERIPHERALS_1:APB_TARGET" "FIC_3_PERIPHERALS_1:FIC_3_0x4000_0Fxx"} 
sd_connect_pins -sd_name {MPFS_ICICLE_KIT_BASE_DESIGN} -pin_names {"CLOCKS_AND_RESETS:RESETN_FIC_3_CLK" "FIC_0_PERIPHERALS_1:PRESETN"} 
sd_connect_pins -sd_name {MPFS_ICICLE_KIT_BASE_DESIGN} -pin_names {"CLOCKS_AND_RESETS:FIC_3_CLK" "FIC_0_PERIPHERALS_1:PCLK"} 
generate_component -component_name {MPFS_ICICLE_KIT_BASE_DESIGN} -recursive 0 
save_smartdesign -sd_name {MPFS_ICICLE_KIT_BASE_DESIGN} 
generate_component -component_name {MPFS_ICICLE_KIT_BASE_DESIGN} -recursive 0 
build_design_hierarchy

puts " =============showing BIF pins"
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_AWID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_AWADDR} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_AWLEN} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_AWSIZE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_AWBURST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_AWLOCK} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_AWCACHE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_AWPROT} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_AWQOS} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_AWREGION} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_AWVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_AWREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_WDATA} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_WSTRB} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_WLAST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_WVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_WREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_BID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_BRESP} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_BVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_BREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_ARID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_ARADDR} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_ARLEN} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_ARSIZE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_ARBURST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_ARLOCK} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_ARCACHE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_ARPROT} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_ARQOS} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_ARREGION} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_ARVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_ARREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_RID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_RDATA} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_RRESP} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_RLAST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_RVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_RREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_AWUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_WUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_BUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_ARUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster1} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER1_RUSER} 

sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_AWID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_AWADDR} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_AWLEN} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_AWSIZE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_AWBURST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_AWLOCK} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_AWCACHE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_AWPROT} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_AWQOS} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_AWREGION} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_AWVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_AWREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_WDATA} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_WSTRB} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_WLAST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_WVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_WREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_BID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_BRESP} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_BVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_BREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_ARID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_ARADDR} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_ARLEN} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_ARSIZE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_ARBURST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_ARLOCK} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_ARCACHE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_ARPROT} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_ARQOS} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_ARREGION} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_ARVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_ARREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_RID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_RDATA} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_RRESP} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_RLAST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_RVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_RREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_AWUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_WUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_BUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_ARUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {DMA_INITIATOR:AXI4mslave1} -pin_names {DMA_INITIATOR:SLAVE1_RUSER} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_INITIATOR:SLAVE1_AWID} -pin_slices {"[7:0]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_INITIATOR:SLAVE1_AWID} -pin_slices {"[8:7]"} 

sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_AWID" "DMA_INITIATOR:SLAVE1_AWID[7:0]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_AWADDR" "DMA_INITIATOR:SLAVE1_AWADDR"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_AWLEN" "DMA_INITIATOR:SLAVE1_AWLEN"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_AWSIZE" "DMA_INITIATOR:SLAVE1_AWSIZE"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_AWBURST" "DMA_INITIATOR:SLAVE1_AWBURST"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_AWLOCK" "DMA_INITIATOR:SLAVE1_AWLOCK"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_AWCACHE" "DMA_INITIATOR:SLAVE1_AWCACHE"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_AWPROT" "DMA_INITIATOR:SLAVE1_AWPROT"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_AWQOS" "DMA_INITIATOR:SLAVE1_AWQOS"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_AWREGION" "DMA_INITIATOR:SLAVE1_AWREGION"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_AWVALID" "DMA_INITIATOR:SLAVE1_AWVALID"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_WDATA" "DMA_INITIATOR:SLAVE1_WDATA"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_WSTRB" "DMA_INITIATOR:SLAVE1_WSTRB"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_WLAST" "DMA_INITIATOR:SLAVE1_WLAST"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_WVALID" "DMA_INITIATOR:SLAVE1_WVALID"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_BREADY" "DMA_INITIATOR:SLAVE1_BREADY"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_INITIATOR:SLAVE1_ARID} -pin_slices {"[7:0]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_INITIATOR:SLAVE1_ARID} -pin_slices {"[8:7]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_ARID" "DMA_INITIATOR:SLAVE1_ARID[7:0]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_ARADDR" "DMA_INITIATOR:SLAVE1_ARADDR"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_ARLEN" "DMA_INITIATOR:SLAVE1_ARLEN"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_ARSIZE" "DMA_INITIATOR:SLAVE1_ARSIZE"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_ARBURST" "DMA_INITIATOR:SLAVE1_ARBURST"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_ARLOCK" "DMA_INITIATOR:SLAVE1_ARLOCK"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_ARCACHE" "DMA_INITIATOR:SLAVE1_ARCACHE"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_ARPROT" "DMA_INITIATOR:SLAVE1_ARPROT"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_ARQOS" "DMA_INITIATOR:SLAVE1_ARQOS"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_ARREGION" "DMA_INITIATOR:SLAVE1_ARREGION"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_ARVALID" "DMA_INITIATOR:SLAVE1_ARVALID"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_RREADY" "DMA_INITIATOR:SLAVE1_RREADY"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_AWUSER" "DMA_INITIATOR:SLAVE1_AWUSER"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_WUSER" "DMA_INITIATOR:SLAVE1_WUSER"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_ARUSER" "DMA_INITIATOR:SLAVE1_ARUSER"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_AWREADY" "DMA_INITIATOR:SLAVE1_AWREADY"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_WREADY" "DMA_INITIATOR:SLAVE1_WREADY"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_INITIATOR:SLAVE1_BID} -pin_slices {"[7:0]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_INITIATOR:SLAVE1_BID} -pin_slices {"[8:8]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_BID" "DMA_INITIATOR:SLAVE1_BID[7:0]"} 
sd_delete_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_INITIATOR:SLAVE1_AWID} -pin_slices {"[8:7]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_INITIATOR:SLAVE1_AWID} -pin_slices {"[8:8]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_BRESP" "DMA_INITIATOR:SLAVE1_BRESP"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_BVALID" "DMA_INITIATOR:SLAVE1_BVALID"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_ARREADY" "DMA_INITIATOR:SLAVE1_ARREADY"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_INITIATOR:SLAVE1_RID} -pin_slices {"[7:0]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {DMA_INITIATOR:SLAVE1_RID} -pin_slices {"[8:8]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_RID" "DMA_INITIATOR:SLAVE1_RID[7:0]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_RDATA" "DMA_INITIATOR:SLAVE1_RDATA"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_RRESP" "DMA_INITIATOR:SLAVE1_RRESP"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_RLAST" "DMA_INITIATOR:SLAVE1_RLAST"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_RVALID" "DMA_INITIATOR:SLAVE1_RVALID"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_BUSER" "DMA_INITIATOR:SLAVE1_BUSER"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER1_RUSER" "DMA_INITIATOR:SLAVE1_RUSER"} 

## Showing the BIF pins on the FIC0
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_AWID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_AWADDR} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_AWLEN} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_AWSIZE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_AWBURST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_AWLOCK} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_AWCACHE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_AWPROT} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_AWQOS} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_AWREGION} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_AWVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_AWREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_WDATA} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_WSTRB} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_WLAST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_WVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_WREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_BID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_BRESP} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_BVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_BREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_ARID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_ARADDR} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_ARLEN} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_ARSIZE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_ARBURST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_ARLOCK} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_ARCACHE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_ARPROT} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_ARQOS} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_ARREGION} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_ARVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_ARREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_RID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_RDATA} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_RRESP} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_RLAST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_RVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_RREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_AWUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_WUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_BUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_ARUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {FIC0_INITIATOR:AXI4mslave2} -pin_names {FIC0_INITIATOR:SLAVE2_RUSER} 

puts " =============connecting the fic0 pins to the final interconnect"
## connecting the fic0 pins to the final interconnect
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {FIC0_INITIATOR:SLAVE2_AWID} -pin_slices {"[7:0]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {FIC0_INITIATOR:SLAVE2_AWID} -pin_slices {"[8:8]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {FIC0_INITIATOR:SLAVE2_AWADDR} -pin_slices {"[31:0]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {FIC0_INITIATOR:SLAVE2_AWADDR} -pin_slices {"[37:32]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {FIC0_INITIATOR:SLAVE2_ARADDR} -pin_slices {"[31:0]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {FIC0_INITIATOR:SLAVE2_ARADDR} -pin_slices {"[37:32]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {FIC0_INITIATOR:SLAVE2_BID} -pin_slices {"[7:0]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {FIC0_INITIATOR:SLAVE2_BID} -pin_slices {"[8:8]"} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWADDR} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWLEN} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWSIZE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWBURST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWLOCK} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWCACHE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWPROT} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWQOS} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWREGION} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_WDATA} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_WSTRB} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_WLAST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_WVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_WREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_BID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_BRESP} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_BVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_BREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_ARID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_ARADDR} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_ARLEN} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_ARSIZE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_ARBURST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_ARLOCK} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_ARCACHE} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_ARPROT} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_ARQOS} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_ARREGION} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_ARVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_ARREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_RID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_RDATA} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_RRESP} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_RLAST} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_RVALID} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_RREADY} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_WUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_BUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_ARUSER} 
sd_show_bif_pins -sd_name {FIC_0_PERIPHERALS} -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_RUSER} 

sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_AWID" "FIC0_INITIATOR:SLAVE2_AWID[7:0]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_AWADDR" "FIC0_INITIATOR:SLAVE2_AWADDR[31:0]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_AWLEN" "FIC0_INITIATOR:SLAVE2_AWLEN"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_AWSIZE" "FIC0_INITIATOR:SLAVE2_AWSIZE"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_AWBURST" "FIC0_INITIATOR:SLAVE2_AWBURST"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_AWLOCK" "FIC0_INITIATOR:SLAVE2_AWLOCK"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_AWCACHE" "FIC0_INITIATOR:SLAVE2_AWCACHE"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_AWPROT" "FIC0_INITIATOR:SLAVE2_AWPROT"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_AWQOS" "FIC0_INITIATOR:SLAVE2_AWQOS"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_AWREGION" "FIC0_INITIATOR:SLAVE2_AWREGION"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_AWVALID" "FIC0_INITIATOR:SLAVE2_AWVALID"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_WDATA" "FIC0_INITIATOR:SLAVE2_WDATA"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_WSTRB" "FIC0_INITIATOR:SLAVE2_WSTRB"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_WLAST" "FIC0_INITIATOR:SLAVE2_WLAST"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_WVALID" "FIC0_INITIATOR:SLAVE2_WVALID"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_BREADY" "FIC0_INITIATOR:SLAVE2_BREADY"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {FIC0_INITIATOR:SLAVE2_ARID} -pin_slices {"[7:0]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {FIC0_INITIATOR:SLAVE2_ARID} -pin_slices {"[8:8]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_ARID" "FIC0_INITIATOR:SLAVE2_ARID[7:0]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_ARADDR" "FIC0_INITIATOR:SLAVE2_ARADDR[31:0]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_ARLEN" "FIC0_INITIATOR:SLAVE2_ARLEN"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_ARSIZE" "FIC0_INITIATOR:SLAVE2_ARSIZE"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_ARBURST" "FIC0_INITIATOR:SLAVE2_ARBURST"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_ARLOCK" "FIC0_INITIATOR:SLAVE2_ARLOCK"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_ARCACHE" "FIC0_INITIATOR:SLAVE2_ARCACHE"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_ARPROT" "FIC0_INITIATOR:SLAVE2_ARPROT"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_ARQOS" "FIC0_INITIATOR:SLAVE2_ARQOS"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_ARREGION" "FIC0_INITIATOR:SLAVE2_ARREGION"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_ARVALID" "FIC0_INITIATOR:SLAVE2_ARVALID"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_RREADY" "FIC0_INITIATOR:SLAVE2_RREADY"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_AWUSER" "FIC0_INITIATOR:SLAVE2_AWUSER"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_WUSER" "FIC0_INITIATOR:SLAVE2_WUSER"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_ARUSER" "FIC0_INITIATOR:SLAVE2_ARUSER"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_AWREADY" "FIC0_INITIATOR:SLAVE2_AWREADY"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_WREADY" "FIC0_INITIATOR:SLAVE2_WREADY"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_BID" "FIC0_INITIATOR:SLAVE2_BID[7:0]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_BRESP" "FIC0_INITIATOR:SLAVE2_BRESP"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_BVALID" "FIC0_INITIATOR:SLAVE2_BVALID"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_ARREADY" "FIC0_INITIATOR:SLAVE2_ARREADY"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {FIC0_INITIATOR:SLAVE2_RID} -pin_slices {"[7:0]"} 
sd_create_pin_slices -sd_name {FIC_0_PERIPHERALS} -pin_name {FIC0_INITIATOR:SLAVE2_RID} -pin_slices {"[8:8]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_RID" "FIC0_INITIATOR:SLAVE2_RID[7:0]"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_RDATA" "FIC0_INITIATOR:SLAVE2_RDATA"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_RRESP" "FIC0_INITIATOR:SLAVE2_RRESP"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_RLAST" "FIC0_INITIATOR:SLAVE2_RLAST"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_RVALID" "FIC0_INITIATOR:SLAVE2_RVALID"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_BUSER" "FIC0_INITIATOR:SLAVE2_BUSER"} 
sd_connect_pins -sd_name {FIC_0_PERIPHERALS} -pin_names {"COREAXI4INTERCONNECT_C0_0:MASTER0_RUSER" "FIC0_INITIATOR:SLAVE2_RUSER"} 

save_smartdesign -sd_name {FIC_0_PERIPHERALS} 
generate_component \
        -component_name {FIC_0_PERIPHERALS} \
		-recursive 1 

save_smartdesign -sd_name {MPFS_ICICLE_KIT_BASE_DESIGN} 
generate_component \
        -component_name {MPFS_ICICLE_KIT_BASE_DESIGN} \
        -recursive 1 
		
build_design_hierarchy

# Importing BFM script files and Wave.do files
import_files \
         -convert_EDN_to_HDL 0 \
         -library {work} \
         -simulation "$local_dir/script_support/additional_configurations/AXI4_STREAM_DATA_GENERATOR/Wave.do" \
         -simulation "$local_dir/script_support/additional_configurations/AXI4_STREAM_DATA_GENERATOR/ICICLE_MSS_PFSOC_MSS_FIC0_user.bfm" \
         -simulation "$local_dir/script_support/additional_configurations/AXI4_STREAM_DATA_GENERATOR/ICICLE_MSS_PFSOC_MSS_FIC3_user.bfm"
         
# Configure simulation options
set_modelsim_options \
        -include_do_file 1 \
        -included_do_file "${project_dir}/simulation/Wave.do" \
        -sim_runtime "15us"
		

