

================================================================
== Vivado HLS Report for 'A_IO_L2_in_inter_tra_1'
================================================================
* Date:           Sun Mar 22 14:27:27 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 30.000 ns | 30.000 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         2|          1|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       58|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       81|    -|
|Register             |        -|      -|       16|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       16|      139|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln75_fu_141_p2                |     +    |      0|  0|   4|           3|           1|
    |c3_fu_147_p2                      |     +    |      0|  0|   3|           2|           1|
    |c4_fu_195_p2                      |     +    |      0|  0|   3|           2|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln75_fu_135_p2               |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln77_fu_153_p2               |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln82_1_fu_173_p2             |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln82_fu_167_p2               |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln75_fu_187_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln82_1_fu_179_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln82_fu_159_p3             |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  58|          24|          21|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |c3_0_reg_113             |   9|          2|    2|          4|
    |c4_0_reg_124             |   9|          2|    2|          4|
    |fifo_A_in_V_V_blk_n      |   9|          2|    1|          2|
    |fifo_A_out_V_V_blk_n     |   9|          2|    1|          2|
    |indvar_flatten_reg_102   |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17|   11|         25|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c3_0_reg_113             |  2|   0|    2|          0|
    |c4_0_reg_124             |  2|   0|    2|          0|
    |icmp_ln75_reg_205        |  1|   0|    1|          0|
    |indvar_flatten_reg_102   |  3|   0|    3|          0|
    |select_ln82_1_reg_219    |  1|   0|    1|          0|
    |select_ln82_reg_214      |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 16|   0|   16|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_tra.1 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_tra.1 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_tra.1 | return value |
|ap_done                | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_tra.1 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_tra.1 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_tra.1 | return value |
|local_A_0_V_address0   | out |    1|  ap_memory |       local_A_0_V      |     array    |
|local_A_0_V_ce0        | out |    1|  ap_memory |       local_A_0_V      |     array    |
|local_A_0_V_we0        | out |    1|  ap_memory |       local_A_0_V      |     array    |
|local_A_0_V_d0         | out |  128|  ap_memory |       local_A_0_V      |     array    |
|fifo_A_in_V_V_dout     |  in |  128|   ap_fifo  |      fifo_A_in_V_V     |    pointer   |
|fifo_A_in_V_V_empty_n  |  in |    1|   ap_fifo  |      fifo_A_in_V_V     |    pointer   |
|fifo_A_in_V_V_read     | out |    1|   ap_fifo  |      fifo_A_in_V_V     |    pointer   |
|fifo_A_out_V_V_din     | out |  128|   ap_fifo  |     fifo_A_out_V_V     |    pointer   |
|fifo_A_out_V_V_full_n  |  in |    1|   ap_fifo  |     fifo_A_out_V_V     |    pointer   |
|fifo_A_out_V_V_write   | out |    1|   ap_fifo  |     fifo_A_out_V_V     |    pointer   |
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:72]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.85>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %0 ], [ %add_ln75, %hls_label_4_end ]" [src/kernel_xilinx.cpp:75]   --->   Operation 8 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%c3_0 = phi i2 [ 0, %0 ], [ %select_ln75, %hls_label_4_end ]" [src/kernel_xilinx.cpp:75]   --->   Operation 9 'phi' 'c3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%c4_0 = phi i2 [ 0, %0 ], [ %c4, %hls_label_4_end ]"   --->   Operation 10 'phi' 'c4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.49ns)   --->   "%icmp_ln75 = icmp eq i3 %indvar_flatten, -4" [src/kernel_xilinx.cpp:75]   --->   Operation 11 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.26ns)   --->   "%add_ln75 = add i3 %indvar_flatten, 1" [src/kernel_xilinx.cpp:75]   --->   Operation 12 'add' 'add_ln75' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.loopexit, label %hls_label_4_begin" [src/kernel_xilinx.cpp:75]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.23ns)   --->   "%c3 = add i2 %c3_0, 1" [src/kernel_xilinx.cpp:75]   --->   Operation 14 'add' 'c3' <Predicate = (!icmp_ln75)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.34ns)   --->   "%icmp_ln77 = icmp eq i2 %c4_0, -2" [src/kernel_xilinx.cpp:77]   --->   Operation 15 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.27ns)   --->   "%select_ln82 = select i1 %icmp_ln77, i2 0, i2 %c4_0" [src/kernel_xilinx.cpp:82]   --->   Operation 16 'select' 'select_ln82' <Predicate = (!icmp_ln75)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.34ns)   --->   "%icmp_ln82 = icmp eq i2 %c3, 0" [src/kernel_xilinx.cpp:82]   --->   Operation 17 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln75)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.34ns)   --->   "%icmp_ln82_1 = icmp eq i2 %c3_0, 0" [src/kernel_xilinx.cpp:82]   --->   Operation 18 'icmp' 'icmp_ln82_1' <Predicate = (!icmp_ln75)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.27ns)   --->   "%select_ln82_1 = select i1 %icmp_ln77, i1 %icmp_ln82, i1 %icmp_ln82_1" [src/kernel_xilinx.cpp:82]   --->   Operation 19 'select' 'select_ln82_1' <Predicate = (!icmp_ln75)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.27ns)   --->   "%select_ln75 = select i1 %icmp_ln77, i2 %c3, i2 %c3_0" [src/kernel_xilinx.cpp:75]   --->   Operation 20 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %select_ln82_1, label %1, label %2" [src/kernel_xilinx.cpp:82]   --->   Operation 21 'br' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.23ns)   --->   "%c4 = add i2 %select_ln82, 1" [src/kernel_xilinx.cpp:77]   --->   Operation 22 'add' 'c4' <Predicate = (!icmp_ln75)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 23 'speclooptripcount' 'empty_112' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [src/kernel_xilinx.cpp:77]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:78]   --->   Operation 25 'specpipeline' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.45ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_A_in_V_V)" [src/kernel_xilinx.cpp:81]   --->   Operation 26 'read' 'tmp_V' <Predicate = (!icmp_ln75)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 27 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %fifo_A_out_V_V, i128 %tmp_V)" [src/kernel_xilinx.cpp:85]   --->   Operation 27 'write' <Predicate = (!select_ln82_1)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %hls_label_4_end"   --->   Operation 28 'br' <Predicate = (!select_ln82_1)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i2 %select_ln82 to i64" [src/kernel_xilinx.cpp:83]   --->   Operation 29 'zext' 'zext_ln83' <Predicate = (select_ln82_1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%local_A_0_V_addr = getelementptr [2 x i128]* %local_A_0_V, i64 0, i64 %zext_ln83" [src/kernel_xilinx.cpp:83]   --->   Operation 30 'getelementptr' 'local_A_0_V_addr' <Predicate = (select_ln82_1)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.59ns)   --->   "store i128 %tmp_V, i128* %local_A_0_V_addr, align 16" [src/kernel_xilinx.cpp:83]   --->   Operation 31 'store' <Predicate = (select_ln82_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_xilinx.cpp:84]   --->   Operation 32 'br' <Predicate = (select_ln82_1)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [src/kernel_xilinx.cpp:88]   --->   Operation 33 'specregionend' 'empty' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:77]   --->   Operation 34 'br' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:90]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_A_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fifo_A_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln72           (br               ) [ 01110]
indvar_flatten    (phi              ) [ 00100]
c3_0              (phi              ) [ 00100]
c4_0              (phi              ) [ 00100]
icmp_ln75         (icmp             ) [ 00110]
add_ln75          (add              ) [ 01110]
br_ln75           (br               ) [ 00000]
c3                (add              ) [ 00000]
icmp_ln77         (icmp             ) [ 00000]
select_ln82       (select           ) [ 00110]
icmp_ln82         (icmp             ) [ 00000]
icmp_ln82_1       (icmp             ) [ 00000]
select_ln82_1     (select           ) [ 00110]
select_ln75       (select           ) [ 01110]
br_ln82           (br               ) [ 00000]
c4                (add              ) [ 01110]
empty_112         (speclooptripcount) [ 00000]
tmp               (specregionbegin  ) [ 00000]
specpipeline_ln78 (specpipeline     ) [ 00000]
tmp_V             (read             ) [ 00000]
write_ln85        (write            ) [ 00000]
br_ln0            (br               ) [ 00000]
zext_ln83         (zext             ) [ 00000]
local_A_0_V_addr  (getelementptr    ) [ 00000]
store_ln83        (store            ) [ 00000]
br_ln84           (br               ) [ 00000]
empty             (specregionend    ) [ 00000]
br_ln77           (br               ) [ 01110]
ret_ln90          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_A_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_A_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_V_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="128" slack="0"/>
<pin id="76" dir="0" index="1" bw="128" slack="0"/>
<pin id="77" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln85_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="128" slack="0"/>
<pin id="83" dir="0" index="2" bw="128" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln85/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="local_A_0_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="128" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="2" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_0_V_addr/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln83_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="128" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="indvar_flatten_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="1"/>
<pin id="104" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="c3_0_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="1"/>
<pin id="115" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c3_0 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="c3_0_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="2" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="c4_0_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="1"/>
<pin id="126" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c4_0 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="c4_0_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="2" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_0/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln75_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="3" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln75_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="c3_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln77_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="0" index="1" bw="2" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="select_ln82_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="2" slack="0"/>
<pin id="162" dir="0" index="2" bw="2" slack="0"/>
<pin id="163" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln82_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="0" index="1" bw="2" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln82_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="2" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln82_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="select_ln75_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="0" index="2" bw="2" slack="0"/>
<pin id="191" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="c4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c4/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln83_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/3 "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln75_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="209" class="1005" name="add_ln75_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln75 "/>
</bind>
</comp>

<comp id="214" class="1005" name="select_ln82_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="1"/>
<pin id="216" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82 "/>
</bind>
</comp>

<comp id="219" class="1005" name="select_ln82_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln82_1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="select_ln75_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln75 "/>
</bind>
</comp>

<comp id="228" class="1005" name="c4_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="66" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="68" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="74" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="70" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="74" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="106" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="106" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="117" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="128" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="128" pin="4"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="147" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="117" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="153" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="167" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="173" pin="2"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="153" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="147" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="117" pin="4"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="159" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="208"><net_src comp="135" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="141" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="217"><net_src comp="159" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="222"><net_src comp="179" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="187" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="231"><net_src comp="195" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_A_0_V | {3 }
	Port: fifo_A_in_V_V | {}
	Port: fifo_A_out_V_V | {3 }
 - Input state : 
	Port: A_IO_L2_in_inter_tra.1 : fifo_A_in_V_V | {3 }
	Port: A_IO_L2_in_inter_tra.1 : fifo_A_out_V_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln75 : 1
		add_ln75 : 1
		br_ln75 : 2
		c3 : 1
		icmp_ln77 : 1
		select_ln82 : 2
		icmp_ln82 : 2
		icmp_ln82_1 : 1
		select_ln82_1 : 3
		select_ln75 : 2
		br_ln82 : 4
		c4 : 3
	State 3
		local_A_0_V_addr : 1
		store_ln83 : 2
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    icmp_ln75_fu_135    |    0    |    9    |
|   icmp   |    icmp_ln77_fu_153    |    0    |    8    |
|          |    icmp_ln82_fu_167    |    0    |    8    |
|          |   icmp_ln82_1_fu_173   |    0    |    8    |
|----------|------------------------|---------|---------|
|          |     add_ln75_fu_141    |    0    |    4    |
|    add   |        c3_fu_147       |    0    |    3    |
|          |        c4_fu_195       |    0    |    3    |
|----------|------------------------|---------|---------|
|          |   select_ln82_fu_159   |    0    |    2    |
|  select  |  select_ln82_1_fu_179  |    0    |    2    |
|          |   select_ln75_fu_187   |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |    tmp_V_read_fu_74    |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln85_write_fu_80 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln83_fu_201    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    49   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln75_reg_209   |    3   |
|     c3_0_reg_113     |    2   |
|     c4_0_reg_124     |    2   |
|      c4_reg_228      |    2   |
|   icmp_ln75_reg_205  |    1   |
|indvar_flatten_reg_102|    3   |
|  select_ln75_reg_223 |    2   |
| select_ln82_1_reg_219|    1   |
|  select_ln82_reg_214 |    2   |
+----------------------+--------+
|         Total        |   18   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   49   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   18   |    -   |
+-----------+--------+--------+
|   Total   |   18   |   49   |
+-----------+--------+--------+
