// Seed: 3680296737
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  buf primCall (id_2, id_4);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  wire id_7;
  ;
  always_latch @(-1) begin : LABEL_0
    assume (-1'b0 + id_1);
  end
endmodule
module module_2 ();
  logic id_1;
  ;
endmodule
module module_0 (
    input tri id_0,
    output supply1 module_3,
    input tri0 id_2,
    output tri1 id_3,
    input wire id_4,
    output uwire id_5,
    input uwire id_6
);
  assign id_1 = 1;
  module_2 modCall_1 ();
endmodule
