Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      rrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fac5d300000,4000
launching memcpy command : MemcpyHtoD,0x00007fac5d302000,76000
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 1
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9888
gpu_sim_insn = 226960
gpu_ipc =      22.9531
gpu_tot_sim_cycle = 9888
gpu_tot_sim_insn = 226960
gpu_tot_ipc =      22.9531
gpu_tot_issued_cta = 5
gpu_occupancy = 16.2772% 
gpu_tot_occupancy = 16.2772% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0953
partiton_level_parallism_total  =       0.0953
partiton_level_parallism_util =       2.9623
partiton_level_parallism_util_total  =       2.9623
L2_BW  =       3.6583 GB/Sec
L2_BW_total  =       3.6583 GB/Sec
gpu_total_sim_rate=226960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 23
	L1D_cache_core[1]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 29
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 22
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1110
	L1D_total_cache_misses = 942
	L1D_total_cache_miss_rate = 0.8486
	L1D_total_cache_pending_hits = 168
	L1D_total_cache_reservation_fails = 105
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 84
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 256160
gpgpu_n_tot_w_icount = 8005
gpgpu_n_stall_shd_mem = 195
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786
gpgpu_n_mem_write_global = 156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6120
gpgpu_n_store_insn = 1000
gpgpu_n_shmem_insn = 30520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 195
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1538	W0_Idle:24444	W0_Scoreboard:73595	W1:0	W2:0	W3:0	W4:0	W5:8	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:20	W17:16	W18:16	W19:16	W20:16	W21:4	W22:0	W23:0	W24:0	W25:0	W26:0	W27:220	W28:112	W29:112	W30:112	W31:112	W32:6443
single_issue_nums: WS0:1990	WS1:2005	WS2:2005	WS3:2005	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6288 {8:786,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6240 {40:156,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31440 {40:786,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1248 {8:156,}
maxmflatency = 667 
max_icnt2mem_latency = 69 
maxmrqlatency = 20 
max_icnt2sh_latency = 12 
averagemflatency = 638 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:769 	69 	5 	14 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	942 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	925 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	683 	233 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5195      5203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5200      5173         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5172      5193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5190      5198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5195      5204         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5200      5175         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5172      5194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5190      5199         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5204      5200         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5173      5172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5194      5190         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5199      5195         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5195      5201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5176      5172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5172      5191         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5190      5196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 28.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 29.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 25.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 26.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 906/32 = 28.312500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        21         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        21        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 750
min_bank_accesses = 0!
chip skew: 48/40 = 1.20
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        661       639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        638       725    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        639       638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        679       659    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        639       638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        637       725    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        638       635    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        678       700    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        638       638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        705       667    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        637       656    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        720       638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        637       638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        696       695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        638       636    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        706       664    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        659       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        664       654         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        652       654         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       663         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        663       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        666       652         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        655       653         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        660       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        653       647         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        654       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        663       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        656       665         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        650       654         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        656       661         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57623 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001005
n_activity=1665 dram_eff=0.03483
bk0: 24a 57407i bk1: 24a 57386i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195076
Bank_Level_Parallism_Col = 1.193548
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.068311
GrpLevelPara = 1.193548 

BW Util details:
bwutil = 0.001005 
total_CMD = 57683 
util_bw = 58 
Wasted_Col = 470 
Wasted_Row = 0 
Idle = 57155 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 370 
rwq = 0 
CCDLc_limit_alone = 370 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57623 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00804396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57623 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001005
n_activity=1474 dram_eff=0.03935
bk0: 24a 57370i bk1: 24a 57360i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080997
Bank_Level_Parallism_Col = 1.081250
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.103125
GrpLevelPara = 1.081250 

BW Util details:
bwutil = 0.001005 
total_CMD = 57683 
util_bw = 58 
Wasted_Col = 584 
Wasted_Row = 0 
Idle = 57041 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 427 
rwq = 0 
CCDLc_limit_alone = 427 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57623 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0114245
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57623 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001005
n_activity=1620 dram_eff=0.0358
bk0: 24a 57409i bk1: 24a 57405i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.073944
Bank_Level_Parallism_Col = 1.072310
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.089947
GrpLevelPara = 1.072310 

BW Util details:
bwutil = 0.001005 
total_CMD = 57683 
util_bw = 58 
Wasted_Col = 510 
Wasted_Row = 0 
Idle = 57115 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 342 
rwq = 0 
CCDLc_limit_alone = 342 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57623 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00631035
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57623 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001005
n_activity=1634 dram_eff=0.0355
bk0: 24a 57395i bk1: 24a 57399i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.254980
Bank_Level_Parallism_Col = 1.253493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.111776
GrpLevelPara = 1.253493 

BW Util details:
bwutil = 0.001005 
total_CMD = 57683 
util_bw = 58 
Wasted_Col = 444 
Wasted_Row = 0 
Idle = 57181 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 365 
rwq = 0 
CCDLc_limit_alone = 365 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57623 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00913614
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57623 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001005
n_activity=1714 dram_eff=0.03384
bk0: 24a 57417i bk1: 24a 57363i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192593
Bank_Level_Parallism_Col = 1.191095
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.083488
GrpLevelPara = 1.191095 

BW Util details:
bwutil = 0.001005 
total_CMD = 57683 
util_bw = 58 
Wasted_Col = 482 
Wasted_Row = 0 
Idle = 57143 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 382 
rwq = 0 
CCDLc_limit_alone = 382 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57623 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00925749
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57623 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001005
n_activity=1776 dram_eff=0.03266
bk0: 24a 57366i bk1: 24a 57365i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.017621
Bank_Level_Parallism_Col = 1.017673
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.128130
GrpLevelPara = 1.017673 

BW Util details:
bwutil = 0.001005 
total_CMD = 57683 
util_bw = 58 
Wasted_Col = 623 
Wasted_Row = 0 
Idle = 57002 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 436 
rwq = 0 
CCDLc_limit_alone = 436 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57623 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00899745
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57623 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001005
n_activity=1663 dram_eff=0.03488
bk0: 24a 57401i bk1: 24a 57346i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071203
Bank_Level_Parallism_Col = 1.069731
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.083994
GrpLevelPara = 1.069731 

BW Util details:
bwutil = 0.001005 
total_CMD = 57683 
util_bw = 58 
Wasted_Col = 574 
Wasted_Row = 0 
Idle = 57051 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 414 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57623 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00774925
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57623 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001005
n_activity=1735 dram_eff=0.03343
bk0: 24a 57378i bk1: 24a 57385i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.171986
Bank_Level_Parallism_Col = 1.170515
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.149201
GrpLevelPara = 1.170515 

BW Util details:
bwutil = 0.001005 
total_CMD = 57683 
util_bw = 58 
Wasted_Col = 506 
Wasted_Row = 0 
Idle = 57119 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57623 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0110605
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57623 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001005
n_activity=1560 dram_eff=0.03718
bk0: 24a 57356i bk1: 24a 57367i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.302974
Bank_Level_Parallism_Col = 1.292365
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.154562
GrpLevelPara = 1.292365 

BW Util details:
bwutil = 0.001005 
total_CMD = 57683 
util_bw = 58 
Wasted_Col = 480 
Wasted_Row = 0 
Idle = 57145 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57623 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101416
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57631 n_act=2 n_pre=0 n_ref_event=0 n_req=50 n_rd=45 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0008668
n_activity=1545 dram_eff=0.03236
bk0: 24a 57394i bk1: 21a 57442i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.198347
Bank_Level_Parallism_Col = 1.149068
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.010352
GrpLevelPara = 1.149068 

BW Util details:
bwutil = 0.000867 
total_CMD = 57683 
util_bw = 50 
Wasted_Col = 434 
Wasted_Row = 0 
Idle = 57199 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 307 
rwq = 0 
CCDLc_limit_alone = 307 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57631 
Read = 45 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 50 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000867 
Either_Row_CoL_Bus_Util = 0.000901 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00370993
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57623 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001005
n_activity=1566 dram_eff=0.03704
bk0: 24a 57338i bk1: 24a 57381i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.340304
Bank_Level_Parallism_Col = 1.327619
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.135238
GrpLevelPara = 1.327619 

BW Util details:
bwutil = 0.001005 
total_CMD = 57683 
util_bw = 58 
Wasted_Col = 468 
Wasted_Row = 0 
Idle = 57157 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57623 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0080613
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57623 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001005
n_activity=1681 dram_eff=0.0345
bk0: 24a 57387i bk1: 24a 57408i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.263052
Bank_Level_Parallism_Col = 1.249497
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.094567
GrpLevelPara = 1.249497 

BW Util details:
bwutil = 0.001005 
total_CMD = 57683 
util_bw = 58 
Wasted_Col = 440 
Wasted_Row = 0 
Idle = 57185 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57623 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0108698
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57623 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001005
n_activity=1696 dram_eff=0.0342
bk0: 24a 57430i bk1: 24a 57370i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.218750
Bank_Level_Parallism_Col = 1.217221
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.091977
GrpLevelPara = 1.217221 

BW Util details:
bwutil = 0.001005 
total_CMD = 57683 
util_bw = 58 
Wasted_Col = 454 
Wasted_Row = 0 
Idle = 57171 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 359 
rwq = 0 
CCDLc_limit_alone = 359 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57623 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00703847
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57622 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=48 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.001023
n_activity=1647 dram_eff=0.03582
bk0: 24a 57427i bk1: 24a 57389i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.301282
Bank_Level_Parallism_Col = 1.286938
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.115632
GrpLevelPara = 1.286938 

BW Util details:
bwutil = 0.001023 
total_CMD = 57683 
util_bw = 59 
Wasted_Col = 409 
Wasted_Row = 0 
Idle = 57215 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 337 
rwq = 0 
CCDLc_limit_alone = 337 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57622 
Read = 48 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 59 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001023 
Either_Row_CoL_Bus_Util = 0.001058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00651838
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57631 n_act=2 n_pre=0 n_ref_event=0 n_req=50 n_rd=40 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008668
n_activity=1425 dram_eff=0.03509
bk0: 20a 57454i bk1: 20a 57393i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.109162
Bank_Level_Parallism_Col = 1.109589
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.093933
GrpLevelPara = 1.109589 

BW Util details:
bwutil = 0.000867 
total_CMD = 57683 
util_bw = 50 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 57170 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 307 
rwq = 0 
CCDLc_limit_alone = 307 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57631 
Read = 40 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 50 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000867 
Either_Row_CoL_Bus_Util = 0.000901 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00689978
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57683 n_nop=57630 n_act=2 n_pre=0 n_ref_event=0 n_req=51 n_rd=41 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008841
n_activity=1648 dram_eff=0.03095
bk0: 21a 57421i bk1: 20a 57412i bk2: 0a 57683i bk3: 0a 57683i bk4: 0a 57683i bk5: 0a 57683i bk6: 0a 57683i bk7: 0a 57683i bk8: 0a 57683i bk9: 0a 57683i bk10: 0a 57683i bk11: 0a 57683i bk12: 0a 57683i bk13: 0a 57683i bk14: 0a 57683i bk15: 0a 57683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.951219
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.239915
Bank_Level_Parallism_Col = 1.238298
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.100000
GrpLevelPara = 1.238298 

BW Util details:
bwutil = 0.000884 
total_CMD = 57683 
util_bw = 51 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 57212 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 330 
rwq = 0 
CCDLc_limit_alone = 330 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57683 
n_nop = 57630 
Read = 41 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 51 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000884 
Either_Row_CoL_Bus_Util = 0.000919 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0078706

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30, Miss = 29, Miss_rate = 0.967, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 29, Miss_rate = 0.879, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 30, Miss = 29, Miss_rate = 0.967, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 31, Miss = 29, Miss_rate = 0.935, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 33, Miss = 29, Miss_rate = 0.879, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 31, Miss = 29, Miss_rate = 0.935, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 31, Miss = 28, Miss_rate = 0.903, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 23, Miss = 22, Miss_rate = 0.957, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 30, Miss = 29, Miss_rate = 0.967, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 33, Miss = 29, Miss_rate = 0.879, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 33, Miss = 30, Miss_rate = 0.909, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 26, Miss = 25, Miss_rate = 0.962, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 26, Miss_rate = 0.897, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 942
L2_total_cache_misses = 906
L2_total_cache_miss_rate = 0.9618
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=942
icnt_total_pkts_simt_to_mem=942
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 942
Req_Network_cycles = 9888
Req_Network_injected_packets_per_cycle =       0.0953 
Req_Network_conflicts_per_cycle =       0.0008
Req_Network_conflicts_per_cycle_util =       0.0252
Req_Bank_Level_Parallism =       2.9623
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0030

Reply_Network_injected_packets_num = 942
Reply_Network_cycles = 9888
Reply_Network_injected_packets_per_cycle =        0.0953
Reply_Network_conflicts_per_cycle =        0.0858
Reply_Network_conflicts_per_cycle_util =       2.4868
Reply_Bank_Level_Parallism =       2.7625
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0033
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0025
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 226960 (inst/sec)
gpgpu_simulation_rate = 9888 (cycle/sec)
gpgpu_silicon_slowdown = 121359x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 2
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 2
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 9484
gpu_sim_insn = 226960
gpu_ipc =      23.9308
gpu_tot_sim_cycle = 19372
gpu_tot_sim_insn = 453920
gpu_tot_ipc =      23.4318
gpu_tot_issued_cta = 10
gpu_occupancy = 16.4657% 
gpu_tot_occupancy = 16.3678% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0993
partiton_level_parallism_total  =       0.0973
partiton_level_parallism_util =       2.8204
partiton_level_parallism_util_total  =       2.8896
L2_BW  =       3.8141 GB/Sec
L2_BW_total  =       3.7345 GB/Sec
gpu_total_sim_rate=151306

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 23
	L1D_cache_core[1]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 29
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 22
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 22
	L1D_cache_core[6]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 25
	L1D_cache_core[7]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 36
	L1D_cache_core[8]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 30
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2220
	L1D_total_cache_misses = 1884
	L1D_total_cache_miss_rate = 0.8486
	L1D_total_cache_pending_hits = 336
	L1D_total_cache_reservation_fails = 218
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 50
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 168
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 512320
gpgpu_n_tot_w_icount = 16010
gpgpu_n_stall_shd_mem = 390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1572
gpgpu_n_mem_write_global = 312
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12240
gpgpu_n_store_insn = 2000
gpgpu_n_shmem_insn = 61040
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 390
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3053	W0_Idle:41177	W0_Scoreboard:146920	W1:0	W2:0	W3:0	W4:0	W5:16	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:40	W17:32	W18:32	W19:32	W20:32	W21:8	W22:0	W23:0	W24:0	W25:0	W26:0	W27:440	W28:224	W29:224	W30:224	W31:224	W32:12886
single_issue_nums: WS0:3980	WS1:4010	WS2:4010	WS3:4010	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12576 {8:1572,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12480 {40:312,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62880 {40:1572,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2496 {8:312,}
maxmflatency = 667 
max_icnt2mem_latency = 69 
maxmrqlatency = 20 
max_icnt2sh_latency = 12 
averagemflatency = 636 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 3 
mrq_lat_table:1452 	136 	5 	14 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	134 	22 	1728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1848 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1478 	379 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5195      5203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5200      5173         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5172      5193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5190      5198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5195      5204         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5200      5175         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5172      5194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5190      5199         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5204      5200         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5173      5172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5194      5190         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5199      5195         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5195      5201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5176      5172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5172      5191         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5190      5196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 49.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 51.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 49.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 53.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1656/32 = 51.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        46        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        42         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1500
min_bank_accesses = 0!
chip skew: 96/88 = 1.09
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        678       700    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        687       751    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        683       662    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        698       676    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        662       684    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        685       733    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        672       670    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        683       696    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        662       684    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        740       659    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        671       681    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        706       662    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        672       672    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        717       731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        672       670    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        694       673    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        659       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        664       654         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        652       654         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       663         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        663       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        666       652         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        655       653         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        660       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        653       647         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        654       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        663       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        656       665         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        650       654         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        656       661         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112914 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=88 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008671
n_activity=2819 dram_eff=0.03476
bk0: 44a 112594i bk1: 44a 112594i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150920
Bank_Level_Parallism_Col = 1.149877
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044226
GrpLevelPara = 1.149877 

BW Util details:
bwutil = 0.000867 
total_CMD = 113014 
util_bw = 98 
Wasted_Col = 717 
Wasted_Row = 0 
Idle = 112199 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 631 
rwq = 0 
CCDLc_limit_alone = 631 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112914 
Read = 88 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000867 
Either_Row_CoL_Bus_Util = 0.000885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00477817
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112914 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=88 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008671
n_activity=2782 dram_eff=0.03523
bk0: 44a 112557i bk1: 44a 112548i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.054752
Bank_Level_Parallism_Col = 1.054865
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.068323
GrpLevelPara = 1.054865 

BW Util details:
bwutil = 0.000867 
total_CMD = 113014 
util_bw = 98 
Wasted_Col = 870 
Wasted_Row = 0 
Idle = 112046 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 713 
rwq = 0 
CCDLc_limit_alone = 713 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112914 
Read = 88 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000867 
Either_Row_CoL_Bus_Util = 0.000885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00667174
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112912 n_act=2 n_pre=0 n_ref_event=0 n_req=100 n_rd=90 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008848
n_activity=2983 dram_eff=0.03352
bk0: 46a 112598i bk1: 44a 112603i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.072917
Bank_Level_Parallism_Col = 1.071842
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.059096
GrpLevelPara = 1.071842 

BW Util details:
bwutil = 0.000885 
total_CMD = 113014 
util_bw = 100 
Wasted_Col = 764 
Wasted_Row = 0 
Idle = 112150 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 611 
rwq = 0 
CCDLc_limit_alone = 611 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112912 
Read = 90 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 100 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.000903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00390217
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112914 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=88 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008671
n_activity=2759 dram_eff=0.03552
bk0: 44a 112569i bk1: 44a 112594i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.181595
Bank_Level_Parallism_Col = 1.180590
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.068796
GrpLevelPara = 1.180590 

BW Util details:
bwutil = 0.000867 
total_CMD = 113014 
util_bw = 98 
Wasted_Col = 717 
Wasted_Row = 0 
Idle = 112199 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 652 
rwq = 0 
CCDLc_limit_alone = 652 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112914 
Read = 88 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000867 
Either_Row_CoL_Bus_Util = 0.000885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00546835
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112906 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009379
n_activity=2952 dram_eff=0.03591
bk0: 48a 112558i bk1: 48a 112547i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.138274
Bank_Level_Parallism_Col = 1.137320
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049834
GrpLevelPara = 1.137320 

BW Util details:
bwutil = 0.000938 
total_CMD = 113014 
util_bw = 106 
Wasted_Col = 798 
Wasted_Row = 0 
Idle = 112110 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 714 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112906 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00567186
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112906 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009379
n_activity=3126 dram_eff=0.03391
bk0: 48a 112501i bk1: 48a 112530i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.047483
Bank_Level_Parallism_Col = 1.047574
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.082778
GrpLevelPara = 1.047574 

BW Util details:
bwutil = 0.000938 
total_CMD = 113014 
util_bw = 106 
Wasted_Col = 947 
Wasted_Row = 0 
Idle = 111961 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 788 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112906 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00578689
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112906 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009379
n_activity=3115 dram_eff=0.03403
bk0: 48a 112574i bk1: 48a 112515i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.073998
Bank_Level_Parallism_Col = 1.073045
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054527
GrpLevelPara = 1.073045 

BW Util details:
bwutil = 0.000938 
total_CMD = 113014 
util_bw = 106 
Wasted_Col = 867 
Wasted_Row = 0 
Idle = 112041 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 725 
rwq = 0 
CCDLc_limit_alone = 725 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112906 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00472508
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112906 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009379
n_activity=3036 dram_eff=0.03491
bk0: 48a 112541i bk1: 48a 112557i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.135965
Bank_Level_Parallism_Col = 1.135016
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.092206
GrpLevelPara = 1.135016 

BW Util details:
bwutil = 0.000938 
total_CMD = 113014 
util_bw = 106 
Wasted_Col = 806 
Wasted_Row = 0 
Idle = 112102 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 719 
rwq = 0 
CCDLc_limit_alone = 719 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112906 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00644168
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112906 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009379
n_activity=2859 dram_eff=0.03708
bk0: 48a 112539i bk1: 48a 112527i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.189310
Bank_Level_Parallism_Col = 1.182832
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.092531
GrpLevelPara = 1.182832 

BW Util details:
bwutil = 0.000938 
total_CMD = 113014 
util_bw = 106 
Wasted_Col = 792 
Wasted_Row = 0 
Idle = 112116 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 736 
rwq = 0 
CCDLc_limit_alone = 736 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112906 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00600811
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112917 n_act=2 n_pre=0 n_ref_event=0 n_req=95 n_rd=90 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0008406
n_activity=2789 dram_eff=0.03406
bk0: 48a 112580i bk1: 42a 112616i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.158750
Bank_Level_Parallism_Col = 1.128911
Bank_Level_Parallism_Ready = 1.010526
write_to_read_ratio_blp_rw_average = 0.006258
GrpLevelPara = 1.128911 

BW Util details:
bwutil = 0.000841 
total_CMD = 113014 
util_bw = 95 
Wasted_Col = 705 
Wasted_Row = 0 
Idle = 112214 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112917 
Read = 90 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 95 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000841 
Either_Row_CoL_Bus_Util = 0.000858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00282266
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112906 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009379
n_activity=2836 dram_eff=0.03738
bk0: 48a 112526i bk1: 48a 112524i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.229025
Bank_Level_Parallism_Col = 1.221339
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.080590
GrpLevelPara = 1.221339 

BW Util details:
bwutil = 0.000938 
total_CMD = 113014 
util_bw = 106 
Wasted_Col = 776 
Wasted_Row = 0 
Idle = 112132 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 745 
rwq = 0 
CCDLc_limit_alone = 745 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112906 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00493744
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112906 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009379
n_activity=3047 dram_eff=0.03479
bk0: 48a 112564i bk1: 48a 112534i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.185698
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054210
GrpLevelPara = 1.185698 

BW Util details:
bwutil = 0.000938 
total_CMD = 113014 
util_bw = 106 
Wasted_Col = 762 
Wasted_Row = 0 
Idle = 112146 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 706 
rwq = 0 
CCDLc_limit_alone = 706 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112906 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0066275
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112906 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009379
n_activity=2995 dram_eff=0.03539
bk0: 48a 112631i bk1: 48a 112524i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166865
Bank_Level_Parallism_Col = 1.165871
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.056086
GrpLevelPara = 1.165871 

BW Util details:
bwutil = 0.000938 
total_CMD = 113014 
util_bw = 106 
Wasted_Col = 733 
Wasted_Row = 0 
Idle = 112175 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 658 
rwq = 0 
CCDLc_limit_alone = 658 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112906 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0043092
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112905 n_act=2 n_pre=0 n_ref_event=0 n_req=107 n_rd=96 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0009468
n_activity=3020 dram_eff=0.03543
bk0: 48a 112602i bk1: 48a 112555i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192683
Bank_Level_Parallism_Col = 1.184371
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.065934
GrpLevelPara = 1.184371 

BW Util details:
bwutil = 0.000947 
total_CMD = 113014 
util_bw = 107 
Wasted_Col = 713 
Wasted_Row = 0 
Idle = 112194 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 649 
rwq = 0 
CCDLc_limit_alone = 649 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112905 
Read = 96 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 107 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000947 
Either_Row_CoL_Bus_Util = 0.000964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00407029
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112906 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009379
n_activity=2997 dram_eff=0.03537
bk0: 48a 112580i bk1: 48a 112515i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.062372
Bank_Level_Parallism_Col = 1.062500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049180
GrpLevelPara = 1.062500 

BW Util details:
bwutil = 0.000938 
total_CMD = 113014 
util_bw = 106 
Wasted_Col = 872 
Wasted_Row = 0 
Idle = 112036 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 716 
rwq = 0 
CCDLc_limit_alone = 716 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112906 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00484011
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113014 n_nop=112906 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009379
n_activity=3100 dram_eff=0.03419
bk0: 48a 112605i bk1: 48a 112554i bk2: 0a 113014i bk3: 0a 113014i bk4: 0a 113014i bk5: 0a 113014i bk6: 0a 113014i bk7: 0a 113014i bk8: 0a 113014i bk9: 0a 113014i bk10: 0a 113014i bk11: 0a 113014i bk12: 0a 113014i bk13: 0a 113014i bk14: 0a 113014i bk15: 0a 113014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136364
Bank_Level_Parallism_Col = 1.135356
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054842
GrpLevelPara = 1.135356 

BW Util details:
bwutil = 0.000938 
total_CMD = 113014 
util_bw = 106 
Wasted_Col = 752 
Wasted_Row = 0 
Idle = 112156 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 662 
rwq = 0 
CCDLc_limit_alone = 662 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113014 
n_nop = 112906 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00456581

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56, Miss = 49, Miss_rate = 0.875, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 49, Miss_rate = 0.875, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 49, Miss_rate = 0.875, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 61, Miss = 49, Miss_rate = 0.803, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 49, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 58, Miss = 51, Miss_rate = 0.879, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 55, Miss = 49, Miss_rate = 0.891, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 57, Miss = 49, Miss_rate = 0.860, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 53, Miss_rate = 0.828, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 61, Miss = 53, Miss_rate = 0.869, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 58, Miss = 53, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 63, Miss = 52, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[19]: Access = 45, Miss = 43, Miss_rate = 0.956, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 53, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 62, Miss = 53, Miss_rate = 0.855, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 63, Miss = 53, Miss_rate = 0.841, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 66, Miss = 54, Miss_rate = 0.818, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 61, Miss = 53, Miss_rate = 0.869, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1884
L2_total_cache_misses = 1656
L2_total_cache_miss_rate = 0.8790
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 72
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1884
icnt_total_pkts_simt_to_mem=1884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1884
Req_Network_cycles = 19372
Req_Network_injected_packets_per_cycle =       0.0973 
Req_Network_conflicts_per_cycle =       0.0006
Req_Network_conflicts_per_cycle_util =       0.0184
Req_Bank_Level_Parallism =       2.8896
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0030

Reply_Network_injected_packets_num = 1884
Reply_Network_cycles = 19372
Reply_Network_injected_packets_per_cycle =        0.0973
Reply_Network_conflicts_per_cycle =        0.0715
Reply_Network_conflicts_per_cycle_util =       1.9942
Reply_Bank_Level_Parallism =       2.7108
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0026
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 151306 (inst/sec)
gpgpu_simulation_rate = 6457 (cycle/sec)
gpgpu_silicon_slowdown = 185844x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 3
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 3
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 9097
gpu_sim_insn = 226960
gpu_ipc =      24.9489
gpu_tot_sim_cycle = 28469
gpu_tot_sim_insn = 680880
gpu_tot_ipc =      23.9165
gpu_tot_issued_cta = 15
gpu_occupancy = 16.4493% 
gpu_tot_occupancy = 16.3928% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1036
partiton_level_parallism_total  =       0.0993
partiton_level_parallism_util =       3.1824
partiton_level_parallism_util_total  =       2.9810
L2_BW  =       3.9763 GB/Sec
L2_BW_total  =       3.8118 GB/Sec
gpu_total_sim_rate=136176

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 23
	L1D_cache_core[1]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 29
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 22
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 22
	L1D_cache_core[6]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 25
	L1D_cache_core[7]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 36
	L1D_cache_core[8]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 30
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 30
	L1D_cache_core[11]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 28
	L1D_cache_core[12]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 30
	L1D_cache_core[13]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 24
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3330
	L1D_total_cache_misses = 2826
	L1D_total_cache_miss_rate = 0.8486
	L1D_total_cache_pending_hits = 504
	L1D_total_cache_reservation_fails = 330
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 81
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 504
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 81
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 249
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 768480
gpgpu_n_tot_w_icount = 24015
gpgpu_n_stall_shd_mem = 585
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2358
gpgpu_n_mem_write_global = 468
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18360
gpgpu_n_store_insn = 3000
gpgpu_n_shmem_insn = 91560
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 585
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4572	W0_Idle:56691	W0_Scoreboard:213732	W1:0	W2:0	W3:0	W4:0	W5:24	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:60	W17:48	W18:48	W19:48	W20:48	W21:12	W22:0	W23:0	W24:0	W25:0	W26:0	W27:660	W28:336	W29:336	W30:336	W31:336	W32:19329
single_issue_nums: WS0:5970	WS1:6015	WS2:6015	WS3:6015	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18864 {8:2358,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18720 {40:468,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94320 {40:2358,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3744 {8:468,}
maxmflatency = 667 
max_icnt2mem_latency = 69 
maxmrqlatency = 20 
max_icnt2sh_latency = 14 
averagemflatency = 594 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:1970 	188 	11 	36 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	404 	42 	2380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2770 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2239 	537 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5195      5203      8688      8705         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5200      5173      8704      8699         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5172      5193      8698      8700         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5190      5198      8687      8684         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5195      5204      8694      8706         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5200      5175      8692      8689         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5172      5194      8698      8685         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5190      5199      8683      8693         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5204      5200      8701      8690         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5173      5172      8688      8704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5194      5190      8591         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5199      5195         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5195      5201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5176      5172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5172      5191         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5190      5196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 68.000000 59.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 69.000000 69.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 69.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2281/53 = 43.037735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        58         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2125
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        697       714       642       659    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        712       784       653       656    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        720       702       812       657    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        711       696       650       648    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        689       706       654       658    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        706       768       654       651    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        706       714       816       654    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        703       715       646       651    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        698       706       657       655    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        770       672       648       659    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        696       719       644    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        722       687    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        704       696    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        735       756    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        714       711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        712       697    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        659       662       646       663         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        664       654       656       660         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        652       654       653       659         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       663       653       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        663       659       659       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        666       652       656       656         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        655       653       660       660         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       662       649       655         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        660       667       660       659         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        653       647       651       661         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        654       655       648         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        663       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        656       665         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        650       654         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        656       661         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165938 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008791
n_activity=4095 dram_eff=0.03565
bk0: 64a 165567i bk1: 64a 165545i bk2: 4a 165965i bk3: 4a 165947i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.165217
Bank_Level_Parallism_Col = 1.164818
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028526
GrpLevelPara = 1.164818 

BW Util details:
bwutil = 0.000879 
total_CMD = 166088 
util_bw = 146 
Wasted_Col = 1119 
Wasted_Row = 0 
Idle = 164823 

BW Util Bottlenecks: 
RCDc_limit = 381 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 915 
rwq = 0 
CCDLc_limit_alone = 915 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165938 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.000903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00533452
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165938 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008791
n_activity=4304 dram_eff=0.03392
bk0: 64a 165523i bk1: 64a 165493i bk2: 4a 165947i bk3: 4a 165947i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155750
Bank_Level_Parallism_Col = 1.155361
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.048140
GrpLevelPara = 1.155361 

BW Util details:
bwutil = 0.000879 
total_CMD = 166088 
util_bw = 146 
Wasted_Col = 1228 
Wasted_Row = 0 
Idle = 164714 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1021 
rwq = 0 
CCDLc_limit_alone = 1021 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165938 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.000903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00764655
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165938 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008791
n_activity=4442 dram_eff=0.03287
bk0: 64a 165548i bk1: 64a 165539i bk2: 4a 165947i bk3: 4a 165929i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.163760
Bank_Level_Parallism_Col = 1.148823
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.038724
GrpLevelPara = 1.148823 

BW Util details:
bwutil = 0.000879 
total_CMD = 166088 
util_bw = 146 
Wasted_Col = 1173 
Wasted_Row = 0 
Idle = 164769 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 948 
rwq = 0 
CCDLc_limit_alone = 948 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165938 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.000903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00540677
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165938 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008791
n_activity=3987 dram_eff=0.03662
bk0: 64a 165473i bk1: 64a 165511i bk2: 4a 165936i bk3: 4a 165947i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.232804
Bank_Level_Parallism_Col = 1.223316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.042392
GrpLevelPara = 1.223316 

BW Util details:
bwutil = 0.000879 
total_CMD = 166088 
util_bw = 146 
Wasted_Col = 1177 
Wasted_Row = 0 
Idle = 164765 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1050 
rwq = 0 
CCDLc_limit_alone = 1050 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165938 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.000903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00767665
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165938 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008791
n_activity=3986 dram_eff=0.03663
bk0: 64a 165497i bk1: 64a 165501i bk2: 4a 165947i bk3: 4a 165947i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.186992
Bank_Level_Parallism_Col = 1.184911
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.033284
GrpLevelPara = 1.184911 

BW Util details:
bwutil = 0.000879 
total_CMD = 166088 
util_bw = 146 
Wasted_Col = 1207 
Wasted_Row = 0 
Idle = 164735 

BW Util Bottlenecks: 
RCDc_limit = 383 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1048 
rwq = 0 
CCDLc_limit_alone = 1048 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165938 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.000903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00733948
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165939 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008791
n_activity=4153 dram_eff=0.03516
bk0: 64a 165477i bk1: 64a 165481i bk2: 4a 165936i bk3: 4a 165947i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.173513
Bank_Level_Parallism_Col = 1.165365
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.061746
GrpLevelPara = 1.165365 

BW Util details:
bwutil = 0.000879 
total_CMD = 166088 
util_bw = 146 
Wasted_Col = 1266 
Wasted_Row = 0 
Idle = 164676 

BW Util Bottlenecks: 
RCDc_limit = 378 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1082 
rwq = 0 
CCDLc_limit_alone = 1082 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165939 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.000897 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.006711 
queue_avg = 0.006954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00695414
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165938 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008791
n_activity=4138 dram_eff=0.03528
bk0: 64a 165538i bk1: 64a 165493i bk2: 4a 165947i bk3: 4a 165947i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.153226
Bank_Level_Parallism_Col = 1.151982
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.038913
GrpLevelPara = 1.151982 

BW Util details:
bwutil = 0.000879 
total_CMD = 166088 
util_bw = 146 
Wasted_Col = 1218 
Wasted_Row = 0 
Idle = 164724 

BW Util Bottlenecks: 
RCDc_limit = 383 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1004 
rwq = 0 
CCDLc_limit_alone = 1004 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165938 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.000903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00645441
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165938 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008791
n_activity=3932 dram_eff=0.03713
bk0: 64a 165505i bk1: 64a 165514i bk2: 4a 165947i bk3: 4a 165947i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.208079
Bank_Level_Parallism_Col = 1.206870
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.064122
GrpLevelPara = 1.206870 

BW Util details:
bwutil = 0.000879 
total_CMD = 166088 
util_bw = 146 
Wasted_Col = 1166 
Wasted_Row = 0 
Idle = 164776 

BW Util Bottlenecks: 
RCDc_limit = 378 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1019 
rwq = 0 
CCDLc_limit_alone = 1019 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165938 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.000903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00667718
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165938 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008791
n_activity=4146 dram_eff=0.03521
bk0: 64a 165496i bk1: 64a 165514i bk2: 4a 165947i bk3: 4a 165947i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.187779
Bank_Level_Parallism_Col = 1.182836
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.061940
GrpLevelPara = 1.182836 

BW Util details:
bwutil = 0.000879 
total_CMD = 166088 
util_bw = 146 
Wasted_Col = 1196 
Wasted_Row = 0 
Idle = 164746 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1023 
rwq = 0 
CCDLc_limit_alone = 1023 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165938 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.000903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00765257
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165949 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=130 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0008128
n_activity=4106 dram_eff=0.03288
bk0: 64a 165544i bk1: 58a 165600i bk2: 4a 165947i bk3: 4a 165947i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164791
Bank_Level_Parallism_Col = 1.144928
Bank_Level_Parallism_Ready = 1.014815
write_to_read_ratio_blp_rw_average = 0.004026
GrpLevelPara = 1.144928 

BW Util details:
bwutil = 0.000813 
total_CMD = 166088 
util_bw = 135 
Wasted_Col = 1109 
Wasted_Row = 0 
Idle = 164844 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 878 
rwq = 0 
CCDLc_limit_alone = 878 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165949 
Read = 130 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000813 
Either_Row_CoL_Bus_Util = 0.000837 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00460599
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165944 n_act=3 n_pre=0 n_ref_event=0 n_req=141 n_rd=131 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008489
n_activity=4107 dram_eff=0.03433
bk0: 64a 165465i bk1: 64a 165496i bk2: 3a 165975i bk3: 0a 166088i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.187551
Bank_Level_Parallism_Col = 1.182186
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.057490
GrpLevelPara = 1.182186 

BW Util details:
bwutil = 0.000849 
total_CMD = 166088 
util_bw = 141 
Wasted_Col = 1096 
Wasted_Row = 0 
Idle = 164851 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 988 
rwq = 0 
CCDLc_limit_alone = 988 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165944 
Read = 131 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 141 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000849 
Either_Row_CoL_Bus_Util = 0.000867 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00442537
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165948 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008309
n_activity=3873 dram_eff=0.03563
bk0: 64a 165528i bk1: 64a 165488i bk2: 0a 166088i bk3: 0a 166088i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.182149
Bank_Level_Parallism_Col = 1.175934
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.042844
GrpLevelPara = 1.175934 

BW Util details:
bwutil = 0.000831 
total_CMD = 166088 
util_bw = 138 
Wasted_Col = 960 
Wasted_Row = 0 
Idle = 164990 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 928 
rwq = 0 
CCDLc_limit_alone = 928 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165948 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000831 
Either_Row_CoL_Bus_Util = 0.000843 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00500939
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165948 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008309
n_activity=3858 dram_eff=0.03577
bk0: 64a 165571i bk1: 64a 165483i bk2: 0a 166088i bk3: 0a 166088i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126005
Bank_Level_Parallism_Col = 1.125224
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.042039
GrpLevelPara = 1.125224 

BW Util details:
bwutil = 0.000831 
total_CMD = 166088 
util_bw = 138 
Wasted_Col = 981 
Wasted_Row = 0 
Idle = 164969 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 906 
rwq = 0 
CCDLc_limit_alone = 906 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165948 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000831 
Either_Row_CoL_Bus_Util = 0.000843 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00347406
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165947 n_act=2 n_pre=0 n_ref_event=0 n_req=139 n_rd=128 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0008369
n_activity=3932 dram_eff=0.03535
bk0: 64a 165575i bk1: 64a 165529i bk2: 0a 166088i bk3: 0a 166088i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167792
Bank_Level_Parallism_Col = 1.161197
Bank_Level_Parallism_Ready = 1.007194
write_to_read_ratio_blp_rw_average = 0.052124
GrpLevelPara = 1.161197 

BW Util details:
bwutil = 0.000837 
total_CMD = 166088 
util_bw = 139 
Wasted_Col = 898 
Wasted_Row = 0 
Idle = 165051 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 844 
rwq = 0 
CCDLc_limit_alone = 844 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165947 
Read = 128 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 139 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000837 
Either_Row_CoL_Bus_Util = 0.000849 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00307668
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165948 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008309
n_activity=3971 dram_eff=0.03475
bk0: 64a 165569i bk1: 64a 165497i bk2: 0a 166088i bk3: 0a 166088i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.067579
Bank_Level_Parallism_Col = 1.067695
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.041131
GrpLevelPara = 1.067695 

BW Util details:
bwutil = 0.000831 
total_CMD = 166088 
util_bw = 138 
Wasted_Col = 1031 
Wasted_Row = 0 
Idle = 164919 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 889 
rwq = 0 
CCDLc_limit_alone = 889 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165948 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000831 
Either_Row_CoL_Bus_Util = 0.000843 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00344396
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166088 n_nop=165948 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008309
n_activity=3932 dram_eff=0.0351
bk0: 64a 165563i bk1: 64a 165530i bk2: 0a 166088i bk3: 0a 166088i bk4: 0a 166088i bk5: 0a 166088i bk6: 0a 166088i bk7: 0a 166088i bk8: 0a 166088i bk9: 0a 166088i bk10: 0a 166088i bk11: 0a 166088i bk12: 0a 166088i bk13: 0a 166088i bk14: 0a 166088i bk15: 0a 166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.138993
Bank_Level_Parallism_Col = 1.138189
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.043884
GrpLevelPara = 1.138189 

BW Util details:
bwutil = 0.000831 
total_CMD = 166088 
util_bw = 138 
Wasted_Col = 934 
Wasted_Row = 0 
Idle = 165016 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 867 
rwq = 0 
CCDLc_limit_alone = 867 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166088 
n_nop = 165948 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000831 
Either_Row_CoL_Bus_Util = 0.000843 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00349815

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 92, Miss = 73, Miss_rate = 0.793, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 98, Miss = 73, Miss_rate = 0.745, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 73, Miss_rate = 0.793, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 90, Miss = 73, Miss_rate = 0.811, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 91, Miss = 73, Miss_rate = 0.802, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 95, Miss = 73, Miss_rate = 0.768, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 91, Miss = 73, Miss_rate = 0.802, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 90, Miss = 73, Miss_rate = 0.811, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 96, Miss = 72, Miss_rate = 0.750, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[19]: Access = 67, Miss = 63, Miss_rate = 0.940, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 69, Miss_rate = 0.812, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 89, Miss = 72, Miss_rate = 0.809, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 83, Miss = 69, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 87, Miss = 69, Miss_rate = 0.793, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 84, Miss = 69, Miss_rate = 0.821, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 85, Miss = 69, Miss_rate = 0.812, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 90, Miss = 69, Miss_rate = 0.767, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 93, Miss = 70, Miss_rate = 0.753, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 86, Miss = 69, Miss_rate = 0.802, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 86, Miss = 69, Miss_rate = 0.802, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 84, Miss = 69, Miss_rate = 0.821, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 86, Miss = 69, Miss_rate = 0.802, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 2826
L2_total_cache_misses = 2281
L2_total_cache_miss_rate = 0.8071
L2_total_cache_pending_hits = 99
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 99
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2826
icnt_total_pkts_simt_to_mem=2826
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2826
Req_Network_cycles = 28469
Req_Network_injected_packets_per_cycle =       0.0993 
Req_Network_conflicts_per_cycle =       0.0010
Req_Network_conflicts_per_cycle_util =       0.0306
Req_Bank_Level_Parallism =       2.9810
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 2826
Reply_Network_cycles = 28469
Reply_Network_injected_packets_per_cycle =        0.0993
Reply_Network_conflicts_per_cycle =        0.0680
Reply_Network_conflicts_per_cycle_util =       1.8896
Reply_Bank_Level_Parallism =       2.7598
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0026
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 136176 (inst/sec)
gpgpu_simulation_rate = 5693 (cycle/sec)
gpgpu_silicon_slowdown = 210785x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 4
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 4
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 8324
gpu_sim_insn = 189936
gpu_ipc =      22.8179
gpu_tot_sim_cycle = 36793
gpu_tot_sim_insn = 870816
gpu_tot_ipc =      23.6680
gpu_tot_issued_cta = 20
gpu_occupancy = 16.4038% 
gpu_tot_occupancy = 16.3950% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0978
partiton_level_parallism_total  =       0.0989
partiton_level_parallism_util =       2.3732
partiton_level_parallism_util_total  =       2.8195
L2_BW  =       3.7551 GB/Sec
L2_BW_total  =       3.7990 GB/Sec
gpu_total_sim_rate=145136

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 23
	L1D_cache_core[1]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 29
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 22
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 22
	L1D_cache_core[6]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 25
	L1D_cache_core[7]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 36
	L1D_cache_core[8]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 30
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 30
	L1D_cache_core[11]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 28
	L1D_cache_core[12]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 30
	L1D_cache_core[13]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 24
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 231, Miss = 196, Miss_rate = 0.848, Pending_hits = 35, Reservation_fails = 28
	L1D_cache_core[16]: Access = 237, Miss = 202, Miss_rate = 0.852, Pending_hits = 35, Reservation_fails = 23
	L1D_cache_core[17]: Access = 237, Miss = 202, Miss_rate = 0.852, Pending_hits = 35, Reservation_fails = 28
	L1D_cache_core[18]: Access = 237, Miss = 202, Miss_rate = 0.852, Pending_hits = 35, Reservation_fails = 26
	L1D_cache_core[19]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4284
	L1D_total_cache_misses = 3640
	L1D_total_cache_miss_rate = 0.8497
	L1D_total_cache_pending_hits = 644
	L1D_total_cache_reservation_fails = 435
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 100
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 335
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 982400
gpgpu_n_tot_w_icount = 30700
gpgpu_n_stall_shd_mem = 759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3015
gpgpu_n_mem_write_global = 625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23440
gpgpu_n_store_insn = 4000
gpgpu_n_shmem_insn = 115880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5857	W0_Idle:70286	W0_Scoreboard:268233	W1:0	W2:0	W3:0	W4:7	W5:25	W6:0	W7:0	W8:0	W9:19	W10:16	W11:16	W12:16	W13:4	W14:0	W15:0	W16:60	W17:48	W18:48	W19:48	W20:48	W21:12	W22:0	W23:1	W24:0	W25:0	W26:0	W27:731	W28:469	W29:448	W30:448	W31:448	W32:24748
single_issue_nums: WS0:7630	WS1:7690	WS2:7690	WS3:7690	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24120 {8:3015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25000 {40:625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120600 {40:3015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5000 {8:625,}
maxmflatency = 667 
max_icnt2mem_latency = 69 
maxmrqlatency = 20 
max_icnt2sh_latency = 14 
averagemflatency = 571 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:2408 	224 	14 	42 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	674 	62 	2904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3564 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2925 	665 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	1 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5195      5203      8688      8705         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5200      5173      8704      8699         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5172      5193      8698      8700         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5190      5198      8687      8684         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5195      5204      8694      8706         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5200      5175      8692      8689         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5172      5194      8698      8685         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5190      5199      8683      8693         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5204      5200      8701      8690         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5173      5172      8688      8704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5194      5190      8591      5544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5199      5195      5571      5568         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5195      5201      5561      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5176      5172      5576      5573         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5172      5191      5553      5551         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5190      5196      5570      5568         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 68.000000 59.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 69.000000 70.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2781/64 = 43.453125
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        58        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        20        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2625
min_bank_accesses = 0!
chip skew: 168/154 = 1.09
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        729       747       638       639    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        744       824       638       673    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        751       734       732       641    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        743       728       670       701    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        721       739       640       639    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        738       807       640       702    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        737       746       704       640    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        734       746       671       701    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        730       738       641       640    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        809       684       639       715    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        727       750       639       640    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        755       719       713       676    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        736       728       638       641    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        767       794       643       737    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        746       742       721       639    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        743       729       722       637    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        659       662       647       663         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        664       654       656       660         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        652       654       653       659         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       663       653       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        663       659       659       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        666       652       656       656         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        655       653       660       660         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       662       649       655         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        660       667       660       659         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        653       647       651       661         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        654       655       650       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        663       664       657       652         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        656       665       652       652         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        650       654       657       657         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        656       661       658       648         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       664       660       649         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214469 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008293
n_activity=4972 dram_eff=0.0358
bk0: 64a 214130i bk1: 64a 214108i bk2: 20a 214451i bk3: 20a 214423i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.156510
Bank_Level_Parallism_Col = 1.156142
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.024983
GrpLevelPara = 1.156142 

BW Util details:
bwutil = 0.000829 
total_CMD = 214651 
util_bw = 178 
Wasted_Col = 1266 
Wasted_Row = 0 
Idle = 213207 

BW Util Bottlenecks: 
RCDc_limit = 381 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1074 
rwq = 0 
CCDLc_limit_alone = 1074 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214469 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000829 
Either_Row_CoL_Bus_Util = 0.000848 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00420217
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214469 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008293
n_activity=5154 dram_eff=0.03454
bk0: 64a 214086i bk1: 64a 214056i bk2: 20a 214408i bk3: 20a 214417i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137218
Bank_Level_Parallism_Col = 1.136849
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.041431
GrpLevelPara = 1.136849 

BW Util details:
bwutil = 0.000829 
total_CMD = 214651 
util_bw = 178 
Wasted_Col = 1418 
Wasted_Row = 0 
Idle = 213055 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1211 
rwq = 0 
CCDLc_limit_alone = 1211 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214469 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000829 
Either_Row_CoL_Bus_Util = 0.000848 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00607032
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214469 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008293
n_activity=5310 dram_eff=0.03352
bk0: 64a 214111i bk1: 64a 214102i bk2: 20a 214400i bk3: 20a 214386i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.149581
Bank_Level_Parallism_Col = 1.136863
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.032924
GrpLevelPara = 1.136863 

BW Util details:
bwutil = 0.000829 
total_CMD = 214651 
util_bw = 178 
Wasted_Col = 1373 
Wasted_Row = 0 
Idle = 213100 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1160 
rwq = 0 
CCDLc_limit_alone = 1160 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214469 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000829 
Either_Row_CoL_Bus_Util = 0.000848 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00448169
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214469 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008293
n_activity=4957 dram_eff=0.03591
bk0: 64a 214036i bk1: 64a 214074i bk2: 20a 214392i bk3: 20a 214423i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.207412
Bank_Level_Parallism_Col = 1.199219
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.036458
GrpLevelPara = 1.199219 

BW Util details:
bwutil = 0.000829 
total_CMD = 214651 
util_bw = 178 
Wasted_Col = 1360 
Wasted_Row = 0 
Idle = 213113 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1240 
rwq = 0 
CCDLc_limit_alone = 1240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214469 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000829 
Either_Row_CoL_Bus_Util = 0.000848 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00612156
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214469 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008293
n_activity=4883 dram_eff=0.03645
bk0: 64a 214060i bk1: 64a 214064i bk2: 20a 214403i bk3: 20a 214408i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.160905
Bank_Level_Parallism_Col = 1.159119
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028302
GrpLevelPara = 1.159119 

BW Util details:
bwutil = 0.000829 
total_CMD = 214651 
util_bw = 178 
Wasted_Col = 1413 
Wasted_Row = 0 
Idle = 213060 

BW Util Bottlenecks: 
RCDc_limit = 383 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1254 
rwq = 0 
CCDLc_limit_alone = 1254 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214469 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000829 
Either_Row_CoL_Bus_Util = 0.000848 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00595385
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214470 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008293
n_activity=5026 dram_eff=0.03542
bk0: 64a 214040i bk1: 64a 214044i bk2: 20a 214383i bk3: 20a 214429i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159189
Bank_Level_Parallism_Col = 1.152094
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.053571
GrpLevelPara = 1.152094 

BW Util details:
bwutil = 0.000829 
total_CMD = 214651 
util_bw = 178 
Wasted_Col = 1449 
Wasted_Row = 0 
Idle = 213024 

BW Util Bottlenecks: 
RCDc_limit = 378 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1275 
rwq = 0 
CCDLc_limit_alone = 1275 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214470 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000829 
Either_Row_CoL_Bus_Util = 0.000843 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.005525 
queue_avg = 0.005609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0056091
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214469 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008293
n_activity=4994 dram_eff=0.03564
bk0: 64a 214101i bk1: 64a 214056i bk2: 20a 214412i bk3: 20a 214418i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.138237
Bank_Level_Parallism_Col = 1.137143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.033651
GrpLevelPara = 1.137143 

BW Util details:
bwutil = 0.000829 
total_CMD = 214651 
util_bw = 178 
Wasted_Col = 1399 
Wasted_Row = 0 
Idle = 213074 

BW Util Bottlenecks: 
RCDc_limit = 383 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1191 
rwq = 0 
CCDLc_limit_alone = 1191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214469 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000829 
Either_Row_CoL_Bus_Util = 0.000848 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00516653
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214469 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008293
n_activity=4760 dram_eff=0.03739
bk0: 64a 214068i bk1: 64a 214077i bk2: 20a 214381i bk3: 20a 214389i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.171267
Bank_Level_Parallism_Col = 1.170226
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.052764
GrpLevelPara = 1.170226 

BW Util details:
bwutil = 0.000829 
total_CMD = 214651 
util_bw = 178 
Wasted_Col = 1416 
Wasted_Row = 0 
Idle = 213057 

BW Util Bottlenecks: 
RCDc_limit = 378 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1269 
rwq = 0 
CCDLc_limit_alone = 1269 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214469 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000829 
Either_Row_CoL_Bus_Util = 0.000848 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00561376
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214477 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000792
n_activity=4954 dram_eff=0.03432
bk0: 64a 214059i bk1: 64a 214077i bk2: 16a 214427i bk3: 16a 214432i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166557
Bank_Level_Parallism_Col = 1.162180
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054498
GrpLevelPara = 1.162180 

BW Util details:
bwutil = 0.000792 
total_CMD = 214651 
util_bw = 170 
Wasted_Col = 1355 
Wasted_Row = 0 
Idle = 213126 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1182 
rwq = 0 
CCDLc_limit_alone = 1182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214477 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00614952
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214488 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=154 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0007407
n_activity=4775 dram_eff=0.0333
bk0: 64a 214107i bk1: 58a 214163i bk2: 16a 214417i bk3: 16a 214448i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.144866
Bank_Level_Parallism_Col = 1.127465
Bank_Level_Parallism_Ready = 1.012579
write_to_read_ratio_blp_rw_average = 0.003521
GrpLevelPara = 1.127465 

BW Util details:
bwutil = 0.000741 
total_CMD = 214651 
util_bw = 159 
Wasted_Col = 1263 
Wasted_Row = 0 
Idle = 213229 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1032 
rwq = 0 
CCDLc_limit_alone = 1032 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214488 
Read = 154 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000741 
Either_Row_CoL_Bus_Util = 0.000759 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00374096
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214477 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000792
n_activity=4948 dram_eff=0.03436
bk0: 64a 214028i bk1: 64a 214059i bk2: 16a 214429i bk3: 16a 214445i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.160691
Bank_Level_Parallism_Col = 1.156511
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.045542
GrpLevelPara = 1.156511 

BW Util details:
bwutil = 0.000792 
total_CMD = 214651 
util_bw = 170 
Wasted_Col = 1392 
Wasted_Row = 0 
Idle = 213089 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1198 
rwq = 0 
CCDLc_limit_alone = 1198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214477 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00477053
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214477 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000792
n_activity=4962 dram_eff=0.03426
bk0: 64a 214091i bk1: 64a 214051i bk2: 16a 214433i bk3: 16a 214440i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.245751
Bank_Level_Parallism_Col = 1.232624
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.033333
GrpLevelPara = 1.232624 

BW Util details:
bwutil = 0.000792 
total_CMD = 214651 
util_bw = 170 
Wasted_Col = 1242 
Wasted_Row = 0 
Idle = 213239 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1138 
rwq = 0 
CCDLc_limit_alone = 1138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214477 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00637314
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214477 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000792
n_activity=4864 dram_eff=0.03495
bk0: 64a 214134i bk1: 64a 214046i bk2: 16a 214386i bk3: 16a 214427i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166339
Bank_Level_Parallism_Col = 1.157377
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.030820
GrpLevelPara = 1.157377 

BW Util details:
bwutil = 0.000792 
total_CMD = 214651 
util_bw = 170 
Wasted_Col = 1357 
Wasted_Row = 0 
Idle = 213124 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1183 
rwq = 0 
CCDLc_limit_alone = 1183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214477 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00484042
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214469 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=167 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0008293
n_activity=5068 dram_eff=0.03512
bk0: 64a 214138i bk1: 64a 214092i bk2: 20a 214368i bk3: 19a 214404i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976048
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.235253
Bank_Level_Parallism_Col = 1.222377
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.037526
GrpLevelPara = 1.222377 

BW Util details:
bwutil = 0.000829 
total_CMD = 214651 
util_bw = 178 
Wasted_Col = 1263 
Wasted_Row = 0 
Idle = 213210 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1151 
rwq = 0 
CCDLc_limit_alone = 1151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214469 
Read = 167 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000829 
Either_Row_CoL_Bus_Util = 0.000848 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00495688
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214477 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000792
n_activity=4916 dram_eff=0.03458
bk0: 64a 214132i bk1: 64a 214060i bk2: 16a 214442i bk3: 16a 214450i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.143437
Bank_Level_Parallism_Col = 1.131525
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.032542
GrpLevelPara = 1.131525 

BW Util details:
bwutil = 0.000792 
total_CMD = 214651 
util_bw = 170 
Wasted_Col = 1308 
Wasted_Row = 0 
Idle = 213173 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1075 
rwq = 0 
CCDLc_limit_alone = 1075 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214477 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00432796
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214651 n_nop=214477 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000792
n_activity=4869 dram_eff=0.03491
bk0: 64a 214126i bk1: 64a 214093i bk2: 16a 214390i bk3: 16a 214429i bk4: 0a 214651i bk5: 0a 214651i bk6: 0a 214651i bk7: 0a 214651i bk8: 0a 214651i bk9: 0a 214651i bk10: 0a 214651i bk11: 0a 214651i bk12: 0a 214651i bk13: 0a 214651i bk14: 0a 214651i bk15: 0a 214651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.227723
Bank_Level_Parallism_Col = 1.214589
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.033286
GrpLevelPara = 1.214589 

BW Util details:
bwutil = 0.000792 
total_CMD = 214651 
util_bw = 170 
Wasted_Col = 1244 
Wasted_Row = 0 
Idle = 213237 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1121 
rwq = 0 
CCDLc_limit_alone = 1121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214651 
n_nop = 214477 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00461214

========= L2 cache stats =========
L2_cache_bank[0]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 89, Miss_rate = 0.754, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 125, Miss = 89, Miss_rate = 0.712, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 119, Miss = 89, Miss_rate = 0.748, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 117, Miss = 89, Miss_rate = 0.761, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 89, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 113, Miss = 89, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 118, Miss = 89, Miss_rate = 0.754, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 122, Miss = 89, Miss_rate = 0.730, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 117, Miss = 89, Miss_rate = 0.761, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 116, Miss = 89, Miss_rate = 0.767, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 116, Miss = 89, Miss_rate = 0.767, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 109, Miss = 85, Miss_rate = 0.780, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 121, Miss = 84, Miss_rate = 0.694, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[19]: Access = 82, Miss = 75, Miss_rate = 0.915, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 113, Miss = 85, Miss_rate = 0.752, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 109, Miss = 85, Miss_rate = 0.780, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 121, Miss = 88, Miss_rate = 0.727, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[27]: Access = 124, Miss = 90, Miss_rate = 0.726, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 113, Miss = 85, Miss_rate = 0.752, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 3640
L2_total_cache_misses = 2781
L2_total_cache_miss_rate = 0.7640
L2_total_cache_pending_hits = 123
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 123
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=3640
icnt_total_pkts_simt_to_mem=3640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3640
Req_Network_cycles = 36793
Req_Network_injected_packets_per_cycle =       0.0989 
Req_Network_conflicts_per_cycle =       0.0010
Req_Network_conflicts_per_cycle_util =       0.0271
Req_Bank_Level_Parallism =       2.8195
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 3640
Reply_Network_cycles = 36793
Reply_Network_injected_packets_per_cycle =        0.0989
Reply_Network_conflicts_per_cycle =        0.0638
Reply_Network_conflicts_per_cycle_util =       1.6985
Reply_Bank_Level_Parallism =       2.6320
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0024
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 145136 (inst/sec)
gpgpu_simulation_rate = 6132 (cycle/sec)
gpgpu_silicon_slowdown = 195694x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
