{"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/include(statement:)"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"include","kind":"identifier"},{"text":"(","kind":"text"},{"text":"statement","kind":"externalParam"},{"text":": ","kind":"text"},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement","text":"UseStatement","preciseIdentifier":"s:11VHDLParsing12UseStatementV","kind":"typeIdentifier"},{"text":")","kind":"text"}]}]}],"schemaVersion":{"major":0,"minor":3,"patch":0},"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/include\/include(statement:)"]}],"abstract":[{"type":"text","text":"Use a module from a library."}],"metadata":{"roleHeading":"Case","externalID":"s:11VHDLParsing7IncludeO7includeyAcA12UseStatementV_tcACmF","role":"symbol","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"include"},{"kind":"text","text":"("},{"kind":"externalParam","text":"statement"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12UseStatementV","kind":"typeIdentifier","text":"UseStatement"},{"kind":"text","text":")"}],"title":"Include.include(statement:)","symbolKind":"case","modules":[{"name":"VHDLParsing"}]},"sections":[],"references":{"doc://VHDLParsing/documentation/VHDLParsing/UseStatement":{"url":"\/documentation\/vhdlparsing\/usestatement","fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"UseStatement","kind":"identifier"}],"type":"topic","title":"UseStatement","kind":"symbol","navigatorTitle":[{"text":"UseStatement","kind":"identifier"}],"abstract":[{"text":"An include statement that imports module from a library.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/Include":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Include"}],"title":"Include","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Include"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","role":"symbol","type":"topic","abstract":[{"text":"A type for representing VHDL include statements.","type":"text"}],"url":"\/documentation\/vhdlparsing\/include"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Include/include(statement:)":{"abstract":[{"type":"text","text":"Use a module from a library."}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/include(statement:)","url":"\/documentation\/vhdlparsing\/include\/include(statement:)","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"include","kind":"identifier"},{"text":"(","kind":"text"},{"text":"statement","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"UseStatement","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12UseStatementV"},{"text":")","kind":"text"}],"title":"Include.include(statement:)","type":"topic","kind":"symbol","role":"symbol"}}}