# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:44:59 on May 06,2023
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-71-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Reg_enable_control
# Loading __work.fetch
# Loading __work.cla16b
# Loading __work.cla4b
# Loading __work.or2
# Loading __work.and2
# Loading __work.fullAdder1b
# Loading __work.xor2
# Loading __work.and3
# Loading __work.or3
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.IF_ID_Reg
# Loading __work.B16register
# Loading __work.B1register
# Loading __work.decode
# Loading __work.ALU_cntrl
# Loading __work.mux4_1_RegWrite
# Loading __work.extend
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.branch_comp
# Loading __work.ID_EX_Reg
# Loading __work.B2register
# Loading __work.B8register
# Loading __work.B3register
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.shift_left
# Loading __work.rotate_left
# Loading __work.shift_right_logic
# Loading __work.rotate_right
# Loading __work.EX_MEM_Reg
# Loading __work.memory
# Loading __work.MEM_WB_Reg
# Loading __work.wb
# Loading __work.err_check
# log -howmany -rec /* 
# 9708
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# IDLE
# IDLE
# IDLE
# IDLE
# TAG_COMP
# AL0
# AL1
# AL1
# AL2
# AL2
# AL3
# AL3
# AL4
# AL4
# AL5
# DONE_MISS
# DONE_MISS
# IDLE
# IDLE
# TAG_COMP
# DONE_HIT
# IDLE
# IDLE
# IDLE
# IDLE
# TAG_COMP
# AL0
# AL1
# AL1
# AL2
# AL2
# AL3
# AL3
# AL4
# AL4
# AL5
# DONE_MISS
# DONE_MISS
# IDLE
# TAG_COMP
# DONE_HIT
# IDLE
# TAG_COMP
# ** Note: $finish    : proc_hier_pbench.v(119)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:45:00 on May 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
