

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Wed Jun 16 13:44:40 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        3-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- INIT      |   50|   50|         5|          -|          -|    10|    no    |
        | + INIT2    |    3|    3|         1|          -|          -|     3|    no    |
        |- MODIFY1   |    ?|    ?|         ?|          -|          -|  1800|    no    |
        | + MODIFY2  |    ?|    ?|         ?|          -|          -|    10|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	3  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	8  / (exitcond3)
	5  / (!exitcond3)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_9 [1/1] 0.00ns
.preheader17.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i4 0), !map !73

ST_1: stg_10 [1/1] 0.00ns
.preheader17.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i49 %input_V), !map !79

ST_1: stg_11 [1/1] 0.00ns
.preheader17.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @digitrec_str) nounwind

ST_1: input_V_read [1/1] 0.00ns
.preheader17.preheader:3  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

ST_1: knn_set_V [1/1] 2.39ns
.preheader17.preheader:4  %knn_set_V = alloca [30 x i6], align 1

ST_1: stg_14 [1/1] 1.57ns
.preheader17.preheader:5  br label %.preheader17


 <State 2>: 3.45ns
ST_2: i [1/1] 0.00ns
.preheader17:0  %i = phi i4 [ %i_1, %3 ], [ 0, %.preheader17.preheader ]

ST_2: exitcond2 [1/1] 1.88ns
.preheader17:1  %exitcond2 = icmp eq i4 %i, -6

ST_2: empty [1/1] 0.00ns
.preheader17:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_1 [1/1] 0.80ns
.preheader17:3  %i_1 = add i4 %i, 1

ST_2: stg_19 [1/1] 1.57ns
.preheader17:4  br i1 %exitcond2, label %.preheader, label %0

ST_2: stg_20 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind

ST_2: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str)

ST_2: tmp_cast [1/1] 0.00ns
:2  %tmp_cast = zext i4 %i to i6

ST_2: tmp_s [1/1] 0.00ns
:3  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i, i2 0)

ST_2: tmp_4 [1/1] 1.72ns
:4  %tmp_4 = sub i6 %tmp_s, %tmp_cast

ST_2: stg_25 [1/1] 1.57ns
:5  br label %1


 <State 3>: 4.11ns
ST_3: k [1/1] 0.00ns
:0  %k = phi i2 [ 0, %0 ], [ %k_1, %2 ]

ST_3: exitcond4 [1/1] 1.36ns
:1  %exitcond4 = icmp eq i2 %k, -1

ST_3: empty_5 [1/1] 0.00ns
:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: k_1 [1/1] 0.80ns
:3  %k_1 = add i2 %k, 1

ST_3: stg_30 [1/1] 0.00ns
:4  br i1 %exitcond4, label %3, label %2

ST_3: stg_31 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind

ST_3: tmp_cast_6 [1/1] 0.00ns
:1  %tmp_cast_6 = zext i2 %k to i6

ST_3: tmp_7 [1/1] 1.72ns
:2  %tmp_7 = add i6 %tmp_4, %tmp_cast_6

ST_3: tmp_15_cast [1/1] 0.00ns
:3  %tmp_15_cast = sext i6 %tmp_7 to i64

ST_3: knn_set_V_addr [1/1] 0.00ns
:4  %knn_set_V_addr = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %tmp_15_cast

ST_3: stg_36 [1/1] 2.39ns
:5  store i6 -14, i6* %knn_set_V_addr, align 1

ST_3: stg_37 [1/1] 0.00ns
:6  br label %1

ST_3: empty_7 [1/1] 0.00ns
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp_5)

ST_3: stg_39 [1/1] 0.00ns
:1  br label %.preheader17


 <State 4>: 2.11ns
ST_4: i4 [1/1] 0.00ns
.preheader:0  %i4 = phi i11 [ %i_2, %7 ], [ 0, %.preheader17 ]

ST_4: i4_cast3 [1/1] 0.00ns
.preheader:1  %i4_cast3 = zext i11 %i4 to i15

ST_4: exitcond3 [1/1] 2.11ns
.preheader:2  %exitcond3 = icmp eq i11 %i4, -248

ST_4: empty_8 [1/1] 0.00ns
.preheader:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

ST_4: i_2 [1/1] 1.84ns
.preheader:4  %i_2 = add i11 %i4, 1

ST_4: stg_45 [1/1] 0.00ns
.preheader:5  br i1 %exitcond3, label %8, label %4

ST_4: stg_46 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

ST_4: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3)

ST_4: stg_48 [1/1] 1.57ns
:2  br label %5

ST_4: agg_result_V1 [2/2] 0.00ns
:0  %agg_result_V1 = call fastcc i4 @digitrec_knn_vote([30 x i6]* %knn_set_V)


 <State 5>: 4.35ns
ST_5: j [1/1] 0.00ns
:0  %j = phi i4 [ 0, %4 ], [ %j_1, %6 ]

ST_5: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %4 ], [ %next_mul, %6 ]

ST_5: exitcond [1/1] 1.88ns
:2  %exitcond = icmp eq i4 %j, -6

ST_5: empty_9 [1/1] 0.00ns
:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_5: j_1 [1/1] 0.80ns
:4  %j_1 = add i4 %j, 1

ST_5: stg_55 [1/1] 0.00ns
:5  br i1 %exitcond, label %7, label %6

ST_5: next_mul [1/1] 1.96ns
:1  %next_mul = add i15 %phi_mul, 1800

ST_5: tmp_2 [1/1] 1.96ns
:2  %tmp_2 = add i15 %i4_cast3, %phi_mul

ST_5: tmp_3 [1/1] 0.00ns
:3  %tmp_3 = zext i15 %tmp_2 to i64

ST_5: training_data_V_addr [1/1] 0.00ns
:4  %training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_3

ST_5: training_instance_V [2/2] 2.39ns
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

ST_5: empty_10 [1/1] 0.00ns
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp_6)

ST_5: stg_62 [1/1] 0.00ns
:1  br label %.preheader


 <State 6>: 5.33ns
ST_6: training_instance_V [1/2] 2.39ns
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

ST_6: stg_64 [2/2] 2.94ns
:6  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_instance_V, [30 x i6]* %knn_set_V, i4 %j)


 <State 7>: 0.00ns
ST_7: stg_65 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

ST_7: stg_66 [1/2] 0.00ns
:6  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_instance_V, [30 x i6]* %knn_set_V, i4 %j)

ST_7: stg_67 [1/1] 0.00ns
:7  br label %5


 <State 8>: 0.00ns
ST_8: agg_result_V1 [1/2] 0.00ns
:0  %agg_result_V1 = call fastcc i4 @digitrec_knn_vote([30 x i6]* %knn_set_V)

ST_8: stg_69 [1/1] 0.00ns
:1  ret i4 %agg_result_V1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9                (specbitsmap      ) [ 000000000]
stg_10               (specbitsmap      ) [ 000000000]
stg_11               (spectopmodule    ) [ 000000000]
input_V_read         (read             ) [ 001111110]
knn_set_V            (alloca           ) [ 001111111]
stg_14               (br               ) [ 011100000]
i                    (phi              ) [ 001000000]
exitcond2            (icmp             ) [ 001100000]
empty                (speclooptripcount) [ 000000000]
i_1                  (add              ) [ 011100000]
stg_19               (br               ) [ 001111110]
stg_20               (specloopname     ) [ 000000000]
tmp_5                (specregionbegin  ) [ 000100000]
tmp_cast             (zext             ) [ 000000000]
tmp_s                (bitconcatenate   ) [ 000000000]
tmp_4                (sub              ) [ 000100000]
stg_25               (br               ) [ 001100000]
k                    (phi              ) [ 000100000]
exitcond4            (icmp             ) [ 001100000]
empty_5              (speclooptripcount) [ 000000000]
k_1                  (add              ) [ 001100000]
stg_30               (br               ) [ 000000000]
stg_31               (specloopname     ) [ 000000000]
tmp_cast_6           (zext             ) [ 000000000]
tmp_7                (add              ) [ 000000000]
tmp_15_cast          (sext             ) [ 000000000]
knn_set_V_addr       (getelementptr    ) [ 000000000]
stg_36               (store            ) [ 000000000]
stg_37               (br               ) [ 001100000]
empty_7              (specregionend    ) [ 000000000]
stg_39               (br               ) [ 011100000]
i4                   (phi              ) [ 000010000]
i4_cast3             (zext             ) [ 000001110]
exitcond3            (icmp             ) [ 000011110]
empty_8              (speclooptripcount) [ 000000000]
i_2                  (add              ) [ 001011110]
stg_45               (br               ) [ 000000000]
stg_46               (specloopname     ) [ 000000000]
tmp_6                (specregionbegin  ) [ 000001110]
stg_48               (br               ) [ 000011110]
j                    (phi              ) [ 000001110]
phi_mul              (phi              ) [ 000001000]
exitcond             (icmp             ) [ 000011110]
empty_9              (speclooptripcount) [ 000000000]
j_1                  (add              ) [ 000011110]
stg_55               (br               ) [ 000000000]
next_mul             (add              ) [ 000011110]
tmp_2                (add              ) [ 000000000]
tmp_3                (zext             ) [ 000000000]
training_data_V_addr (getelementptr    ) [ 000000100]
empty_10             (specregionend    ) [ 000000000]
stg_62               (br               ) [ 001011110]
training_instance_V  (load             ) [ 000000010]
stg_65               (specloopname     ) [ 000000000]
stg_66               (call             ) [ 000000000]
stg_67               (br               ) [ 000011110]
agg_result_V1        (call             ) [ 000000000]
stg_69               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="training_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitrec_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitrec_knn_vote"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitrec_update_knn"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="knn_set_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="input_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="49" slack="0"/>
<pin id="74" dir="0" index="1" bw="49" slack="0"/>
<pin id="75" dir="1" index="2" bw="49" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="knn_set_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="6" slack="0"/>
<pin id="82" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="stg_36_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_36/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="training_data_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="48" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="15" slack="0"/>
<pin id="94" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="15" slack="0"/>
<pin id="99" dir="0" index="1" bw="48" slack="2147483647"/>
<pin id="100" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_instance_V/5 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="1"/>
<pin id="104" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="k_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="1"/>
<pin id="115" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="k_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="2" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i4_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="1"/>
<pin id="126" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="i4_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/4 "/>
</bind>
</comp>

<comp id="135" class="1005" name="j_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="147" class="1005" name="phi_mul_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="15" slack="1"/>
<pin id="149" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="phi_mul_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="15" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_digitrec_update_knn_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="49" slack="4"/>
<pin id="161" dir="0" index="2" bw="48" slack="0"/>
<pin id="162" dir="0" index="3" bw="6" slack="2147483647"/>
<pin id="163" dir="0" index="4" bw="4" slack="1"/>
<pin id="164" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_64/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_digitrec_knn_vote_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="171" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="agg_result_V1/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="exitcond2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="exitcond4_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="k_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_cast_6_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_6/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_7_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="1"/>
<pin id="221" dir="0" index="1" bw="2" slack="0"/>
<pin id="222" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_15_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="i4_cast3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i4_cast3/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="exitcond3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="9" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exitcond_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="j_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="next_mul_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="15" slack="0"/>
<pin id="259" dir="0" index="1" bw="12" slack="0"/>
<pin id="260" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="1"/>
<pin id="265" dir="0" index="1" bw="15" slack="0"/>
<pin id="266" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="15" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="input_V_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="49" slack="4"/>
<pin id="275" dir="1" index="1" bw="49" slack="4"/>
</pin_list>
<bind>
<opset="input_V_read "/>
</bind>
</comp>

<comp id="281" class="1005" name="i_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_4_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="1"/>
<pin id="288" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="294" class="1005" name="k_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i4_cast3_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="15" slack="1"/>
<pin id="301" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i4_cast3 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_2_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="315" class="1005" name="j_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="next_mul_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="15" slack="0"/>
<pin id="322" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="325" class="1005" name="training_data_V_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="15" slack="1"/>
<pin id="327" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="training_instance_V_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="48" slack="1"/>
<pin id="332" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="training_instance_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="42" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="139" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="165"><net_src comp="64" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="97" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="135" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="106" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="106" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="106" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="106" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="185" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="117" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="117" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="117" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="219" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="232"><net_src comp="128" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="128" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="128" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="139" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="139" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="151" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="151" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="263" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="276"><net_src comp="72" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="284"><net_src comp="179" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="289"><net_src comp="197" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="297"><net_src comp="209" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="302"><net_src comp="229" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="310"><net_src comp="239" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="318"><net_src comp="251" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="323"><net_src comp="257" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="328"><net_src comp="90" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="333"><net_src comp="97" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="158" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: digitrec : input_V | {1 }
	Port: digitrec : training_data_V | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_1 : 1
		stg_19 : 2
		tmp_cast : 1
		tmp_s : 1
		tmp_4 : 2
	State 3
		exitcond4 : 1
		k_1 : 1
		stg_30 : 2
		tmp_cast_6 : 1
		tmp_7 : 2
		tmp_15_cast : 3
		knn_set_V_addr : 4
		stg_36 : 5
	State 4
		i4_cast3 : 1
		exitcond3 : 1
		i_2 : 1
		stg_45 : 2
	State 5
		exitcond : 1
		j_1 : 1
		stg_55 : 2
		next_mul : 1
		tmp_2 : 1
		tmp_3 : 2
		training_data_V_addr : 3
		training_instance_V : 4
	State 6
		stg_64 : 1
	State 7
	State 8
		stg_69 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   call   | grp_digitrec_update_knn_fu_158 |  7.855  |   199   |   266   |
|          |  grp_digitrec_knn_vote_fu_168  |  7.855  |   111   |   129   |
|----------|--------------------------------|---------|---------|---------|
|          |           i_1_fu_179           |    0    |    0    |    4    |
|          |           k_1_fu_209           |    0    |    0    |    2    |
|          |          tmp_7_fu_219          |    0    |    0    |    6    |
|    add   |           i_2_fu_239           |    0    |    0    |    11   |
|          |           j_1_fu_251           |    0    |    0    |    4    |
|          |         next_mul_fu_257        |    0    |    0    |    15   |
|          |          tmp_2_fu_263          |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|          |        exitcond2_fu_173        |    0    |    0    |    2    |
|   icmp   |        exitcond4_fu_203        |    0    |    0    |    1    |
|          |        exitcond3_fu_233        |    0    |    0    |    4    |
|          |         exitcond_fu_245        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    sub   |          tmp_4_fu_197          |    0    |    0    |    6    |
|----------|--------------------------------|---------|---------|---------|
|   read   |     input_V_read_read_fu_72    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_cast_fu_185        |    0    |    0    |    0    |
|   zext   |        tmp_cast_6_fu_215       |    0    |    0    |    0    |
|          |         i4_cast3_fu_229        |    0    |    0    |    0    |
|          |          tmp_3_fu_268          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_189          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |       tmp_15_cast_fu_224       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |  15.71  |   310   |   467   |
|----------|--------------------------------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|   knn_set_V   |    0   |   12   |    3   |
|training_data_V|   96   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |   96   |   12   |    3   |
+---------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      i4_cast3_reg_299      |   15   |
|         i4_reg_124         |   11   |
|         i_1_reg_281        |    4   |
|         i_2_reg_307        |   11   |
|          i_reg_102         |    4   |
|    input_V_read_reg_273    |   49   |
|         j_1_reg_315        |    4   |
|          j_reg_135         |    4   |
|         k_1_reg_294        |    2   |
|          k_reg_113         |    2   |
|      next_mul_reg_320      |   15   |
|       phi_mul_reg_147      |   15   |
|        tmp_4_reg_286       |    6   |
|training_data_V_addr_reg_325|   15   |
| training_instance_V_reg_330|   48   |
+----------------------------+--------+
|            Total           |   205  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_97        |  p0  |   2  |  15  |   30   ||    15   |
|            j_reg_135           |  p0  |   2  |   4  |    8   ||    4    |
| grp_digitrec_update_knn_fu_158 |  p2  |   2  |  48  |   96   ||    48   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   134  ||  4.713  ||    67   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   15   |   310  |   467  |
|   Memory  |   96   |    -   |   12   |    3   |
|Multiplexer|    -   |    4   |    -   |   67   |
|  Register |    -   |    -   |   205  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   96   |   20   |   527  |   537  |
+-----------+--------+--------+--------+--------+
