<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUInstructionSelector.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUInstructionSelector_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPUInstructionSelector.cpp ----------------------------*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file implements the targeting of the InstructionSelector class for</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// AMDGPU.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \todo This should be generated by TableGen.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstructionSelector_8h.html">AMDGPUInstructionSelector.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUGlobalISelUtils_8h.html">AMDGPUGlobalISelUtils.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GISelKnownBits_8h.html">llvm/CodeGen/GlobalISel/GISelKnownBits.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstructionSelector_8h.html">llvm/CodeGen/GlobalISel/InstructionSelector.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstructionSelectorImpl_8h.html">llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MIPatternMatch_8h.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2GlobalISel_2Utils_8h.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   38</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-isel&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">using namespace </span>MIPatternMatch;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#ae706a3af700f8ed432e93918d7601d5a">   43</a></span>&#160;<span class="preprocessor">#define GET_GLOBALISEL_IMPL</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a12978c1b87569c406b81c0ff721d418a">   44</a></span>&#160;<span class="preprocessor">#define AMDGPUSubtarget GCNSubtarget</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenGlobalISel.inc&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#undef GET_GLOBALISEL_IMPL</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#undef AMDGPUSubtarget</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstructionSelector.html#a203023216032eb2fbf52960b97876e8b">   49</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstructionSelector.html#a203023216032eb2fbf52960b97876e8b">AMDGPUInstructionSelector::AMDGPUInstructionSelector</a>(</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;RBI,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>)</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    : <a class="code" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(*STI.getInstrInfo()),</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;      <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(*STI.getRegisterInfo()), RBI(RBI), TM(TM),</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;      STI(STI),</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      EnableLateStructurizeCFG(<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a>::EnableLateStructurizeCFG),</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;#define <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;#include <span class="stringliteral">&quot;AMDGPUGenGlobalISel.inc&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;#undef <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;#define <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;#include <span class="stringliteral">&quot;AMDGPUGenGlobalISel.inc&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;#undef <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1AMDGPUInstructionSelector.html#a0cfc6e66fc7bd04b778009a6a8bf9b71">AMDGPUInstructionSelector::getName</a>() { <span class="keywordflow">return</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>; }</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstructionSelector.html#a10f74c150e458dd9d8bc77306dd992c3">   67</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstructionSelector.html#a10f74c150e458dd9d8bc77306dd992c3">AMDGPUInstructionSelector::setupMF</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>, <a class="code" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;KB,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                        <a class="code" href="classllvm_1_1CodeGenCoverage.html">CodeGenCoverage</a> &amp;<a class="code" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>) {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  MRI = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="classllvm_1_1InstructionSelector.html#a9bb1c3042ce2fe54dc9cf0c40d54b887">InstructionSelector::setupMF</a>(MF, KB, CoverageInfo);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;}</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::isVCC(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg))</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">return</span> Reg == TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41">getVCC</a>();</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keyword">auto</span> &amp;RegClassOrBank = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">getRegClassOrRegBank</a>(Reg);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      RegClassOrBank.dyn_cast&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*&gt;();</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordflow">if</span> (RC) {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Reg);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordflow">return</span> RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">getBoolRC</a>()) &amp;&amp;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;           Ty.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() &amp;&amp; Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 1;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB = RegClassOrBank.get&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;();</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">return</span> RB-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VCCRegBankID;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectCOPY(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.get(TargetOpcode::COPY));</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = Dst.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">if</span> (isVCC(DstReg, *MRI)) {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">if</span> (SrcReg == AMDGPU::SCC) {</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Dst, *MRI);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <span class="keywordflow">if</span> (!RC)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      <span class="keywordflow">return</span> RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, *MRI);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    }</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">if</span> (!isVCC(SrcReg, *MRI)) {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      <span class="comment">// TODO: Should probably leave the copy and let copyPhysReg expand it.</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">getBoolRC</a>(), *MRI))</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Src, *MRI);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> MaskedReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(SrcRC);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      <span class="comment">// We can&#39;t trust the high bits at this point, so clear them.</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      <span class="comment">// TODO: Skip masking high bits if def is known boolean.</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <span class="keywordtype">unsigned</span> AndOpc = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(SrcRC) ?</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        AMDGPU::S_AND_B32 : AMDGPU::V_AND_B32_e32;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AndOpc), MaskedReg)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        .addImm(1)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::V_CMP_NE_U32_e64), DstReg)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        .addImm(0)</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MaskedReg);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">getRegClassOrNull</a>(SrcReg))</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(SrcReg, SrcRC);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    }</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Dst, *MRI);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">if</span> (RC &amp;&amp; !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, *MRI))</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="comment">// Don&#39;t constrain the source register to a class so the def instruction</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">// handles it (unless it&#39;s undef).</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="comment">// FIXME: This is a hack. When selecting the def, we neeed to know</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="comment">// specifically know that the result is VCCRegBank, and not just an SGPR</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">// with size 1. An SReg_32 with size 1 is ambiguous with wave32.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>()) {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC =</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Src, *MRI);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <span class="keywordflow">if</span> (SrcRC &amp;&amp; !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *SrcRC, *MRI))</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  }</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : I.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MO.getReg()))</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(MO, *MRI);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">if</span> (!RC)</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(MO.getReg(), *RC, *MRI);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectPHI(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> DefReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DefTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DefReg);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="comment">// TODO: Verify this doesn&#39;t have insane operands (i.e. VGPR to SGPR copy)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1PointerUnion.html">RegClassOrRegBank</a> &amp;RegClassOrBank =</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">getRegClassOrRegBank</a>(DefReg);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    = RegClassOrBank.<a class="code" href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">dyn_cast</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;();</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">if</span> (!DefRC) {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">if</span> (!DefTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>()) {</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;PHI operand has no type, not a gvreg?\n&quot;</span>);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    }</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB = *RegClassOrBank.<a class="code" href="classllvm_1_1PointerUnion.html#a47a37d4a29c6d015b0ec9b0e722110fe">get</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;();</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    DefRC = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a277f9aabec137ba6ece9d37cd2e0172c">getRegClassForTypeOnBank</a>(DefTy, RB, *MRI);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">if</span> (!DefRC) {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;PHI operand has unexpected size/bank\n&quot;</span>);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    }</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  }</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">// TODO: Verify that all registers have the same bank</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.get(TargetOpcode::PHI));</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">return</span> RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DefReg, *DefRC, *MRI);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;AMDGPUInstructionSelector::getSubOperand64(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;SubRC,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                           <span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = MO.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;SubRC);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordtype">unsigned</span> ComposedSubIdx = TRI.composeSubRegIndices(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>(), SubIdx);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Reg = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII.get(AMDGPU::COPY), DstReg)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            .addReg(Reg, 0, ComposedSubIdx);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(DstReg, MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>(), MO.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>(),</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                     MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(), MO.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>(), MO.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>(),</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                     MO.<a class="code" href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">isEarlyClobber</a>(), 0, MO.<a class="code" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>(),</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                     MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad3008c73231cdb4922d197fe56525364">isInternalRead</a>());</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>());</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> Imm(64, MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keywordflow">switch</span> (SubIdx) {</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;do not know to split immediate with this sub index.&quot;</span>);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">case</span> AMDGPU::sub0:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Imm.getLoBits(32).getSExtValue());</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">case</span> AMDGPU::sub1:</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Imm.getHiBits(32).getSExtValue());</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  }</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">  238</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> Is64) {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AND:</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">return</span> Is64 ? AMDGPU::S_AND_B64 : AMDGPU::S_AND_B32;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_OR:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">return</span> Is64 ? AMDGPU::S_OR_B64 : AMDGPU::S_OR_B32;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_XOR:</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">return</span> Is64 ? AMDGPU::S_XOR_B64 : AMDGPU::S_XOR_B32;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not a bit op&quot;</span>);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  }</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;}</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_AND_OR_XOR(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = Dst.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = RBI.getSizeInBits(DstReg, *MRI, TRI);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstRB = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, *MRI, TRI);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">if</span> (DstRB-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VCCRegBankID) {</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">getBoolRC</a>();</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordtype">unsigned</span> InstOpc = <a class="code" href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(),</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                           RC == &amp;AMDGPU::SReg_64RegClass);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.get(InstOpc));</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">// FIXME: Hack to avoid turning the register bank into a register class.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">// The selector for G_ICMP relies on seeing the register bank for the result</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">// is VCC. In wave32 if we constrain the registers to SReg_32 here, it will</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">// be ambiguous whether it&#39;s a scalar or vector bool.</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">if</span> (Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; !MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">getRegClassOrNull</a>(Src0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(Src0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), RC);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">if</span> (Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; !MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">getRegClassOrNull</a>(Src1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(Src1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), RC);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">return</span> RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, *MRI);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  }</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">// TODO: Should this allow an SCC bank result, and produce a copy from SCC for</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="comment">// the result?</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">if</span> (DstRB-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID) {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordtype">unsigned</span> InstOpc = <a class="code" href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), Size &gt; 32);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.get(InstOpc));</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="comment">// Dead implicit-def of scc</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(AMDGPU::SCC, <span class="keyword">true</span>, <span class="comment">// isDef</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                           <span class="keyword">true</span>, <span class="comment">// isImp</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                           <span class="keyword">false</span>, <span class="comment">// isKill</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                                           <span class="keyword">true</span>)); <span class="comment">// isDead</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, TII, TRI, RBI);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  }</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;}</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_ADD_SUB(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a> = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = RBI.getSizeInBits(DstReg, *MRI, TRI);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstRB = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, *MRI, TRI);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsSALU = DstRB-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> Sub = I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_SUB;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordflow">if</span> (Size == 32) {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">if</span> (IsSALU) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = Sub ? AMDGPU::S_SUB_U32 : AMDGPU::S_ADD_U32;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a> =</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(Opc), DstReg)</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1))</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Add, TII, TRI, RBI);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">hasAddNoCarry</a>()) {</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = Sub ? AMDGPU::V_SUB_U32_e64 : AMDGPU::V_ADD_U32_e64;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.get(Opc));</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(*MF, <a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(*MF, <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(AMDGPU::EXEC, <span class="keyword">false</span>, <span class="keyword">true</span>));</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, TII, TRI, RBI);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = Sub ? AMDGPU::V_SUB_I32_e64 : AMDGPU::V_ADD_I32_e64;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> UnusedCarry = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>());</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(Opc), DstReg)</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      .addDef(UnusedCarry, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>)</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1))</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      .addImm(0);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Add, TII, TRI, RBI);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  }</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Sub &amp;&amp; <span class="stringliteral">&quot;illegal sub should not reach here&quot;</span>);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    = IsSALU ? AMDGPU::SReg_64_XEXECRegClass : AMDGPU::VReg_64RegClass;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;HalfRC</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    = IsSALU ? AMDGPU::SReg_32RegClass : AMDGPU::VGPR_32RegClass;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Lo1(getSubOperand64(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1), HalfRC, AMDGPU::sub0));</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Lo2(getSubOperand64(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2), HalfRC, AMDGPU::sub0));</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Hi1(getSubOperand64(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1), HalfRC, AMDGPU::sub1));</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Hi2(getSubOperand64(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2), HalfRC, AMDGPU::sub1));</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstLo = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;HalfRC);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstHi = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;HalfRC);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">if</span> (IsSALU) {</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::S_ADD_U32), DstLo)</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Lo1)</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      .add(Lo2);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::S_ADDC_U32), DstHi)</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Hi1)</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      .add(Hi2);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *CarryRC = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>();</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CarryReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(CarryRC);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::V_ADD_I32_e64), DstLo)</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;      .addDef(CarryReg)</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Lo1)</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Lo2)</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Addc = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::V_ADDC_U32_e64), DstHi)</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;      .addDef(MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(CarryRC), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>)</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Hi1)</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;      .add(Hi2)</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      .addReg(CarryReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      .addImm(0);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Addc, TII, TRI, RBI))</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  }</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::REG_SEQUENCE), DstReg)</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    .addReg(DstLo)</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DstHi)</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, RC, *MRI))</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;}</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_UADDO_USUBO_UADDE_USUBE(</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a> = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst0Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst1Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsAdd = I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_UADDO ||</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                     I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_UADDE;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> HasCarryIn = I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_UADDE ||</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                          I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_USUBE;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordflow">if</span> (isVCC(Dst1Reg, *MRI)) {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      <span class="comment">// The name of the opcodes are misleading. v_add_i32/v_sub_i32 have unsigned</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      <span class="comment">// carry out despite the _i32 name. These were renamed in VI to _U32.</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      <span class="comment">// FIXME: We should probably rename the opcodes here.</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordtype">unsigned</span> NoCarryOpc = IsAdd ? AMDGPU::V_ADD_I32_e64 : AMDGPU::V_SUB_I32_e64;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordtype">unsigned</span> CarryOpc = IsAdd ? AMDGPU::V_ADDC_U32_e64 : AMDGPU::V_SUBB_U32_e64;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.get(HasCarryIn ? CarryOpc : NoCarryOpc));</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(*MF, <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(AMDGPU::EXEC, <span class="keyword">false</span>, <span class="keyword">true</span>));</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(*MF, <a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, TII, TRI, RBI);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src0Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src1Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordflow">if</span> (HasCarryIn) {</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::COPY), AMDGPU::SCC)</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;      .addReg(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  }</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordtype">unsigned</span> NoCarryOpc = IsAdd ? AMDGPU::S_ADD_U32 : AMDGPU::S_SUB_U32;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordtype">unsigned</span> CarryOpc = IsAdd ? AMDGPU::S_ADDC_U32 : AMDGPU::S_SUBB_U32;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(HasCarryIn ? CarryOpc : NoCarryOpc), Dst0Reg)</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3));</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::COPY), Dst1Reg)</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    .addReg(AMDGPU::SCC);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">getRegClassOrNull</a>(Dst1Reg))</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(Dst1Reg, &amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Dst0Reg, AMDGPU::SReg_32RegClass, *MRI) ||</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src0Reg, AMDGPU::SReg_32RegClass, *MRI) ||</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src1Reg, AMDGPU::SReg_32RegClass, *MRI))</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">if</span> (HasCarryIn &amp;&amp;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                                    AMDGPU::SReg_32RegClass, *MRI))</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;}</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_EXTRACT(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcSize = SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="comment">// TODO: Should handle any multiple of 32 offset.</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">if</span> (Offset % DstSize != 0)</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, *MRI, TRI);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC =</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(SrcSize, *SrcBank, *MRI);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordflow">if</span> (!SrcRC)</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> SubRegs = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(SrcRC, DstSize / 8);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(TargetOpcode::COPY), DstReg)</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                               .addReg(SrcReg, 0, SubRegs[Offset / DstSize]);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : Copy-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;            TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(MO, *MRI);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordflow">if</span> (!RC)</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *RC, *MRI);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  }</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;}</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_MERGE_VALUES(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcSize = SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordflow">if</span> (SrcSize &lt; 32)</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordflow">return</span> selectImpl(MI, *<a class="code" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, *MRI, TRI);</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(DstSize, *DstBank, *MRI);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordflow">if</span> (!DstRC)</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> SubRegs = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(DstRC, SrcSize / 8);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;MI, DL, TII.get(TargetOpcode::REG_SEQUENCE), DstReg);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> I = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1; I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(I + 1);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>()));</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SubRegs[I]);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Src, *MRI);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keywordflow">if</span> (SrcRC &amp;&amp; !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *SrcRC, *MRI))</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  }</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *DstRC, *MRI))</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;}</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_UNMERGE_VALUES(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> NumDst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(NumDst);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg0);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcSize = SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, *MRI, TRI);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC =</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(SrcSize, *SrcBank, *MRI);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">if</span> (!SrcRC || !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *SrcRC, *MRI))</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcFlags = <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>());</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="comment">// Note we could have mixed SGPR and VGPR destination banks for an SGPR</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="comment">// source, and this relies on the fact that the same subregister indices are</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="comment">// used for both.</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> SubRegs = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(SrcRC, DstSize / 8);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> I = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = NumDst; I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(I);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;MI, DL, TII.get(TargetOpcode::COPY), Dst.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      .addReg(SrcReg, SrcFlags, SubRegs[I]);</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Dst, *MRI);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="keywordflow">if</span> (DstRC &amp;&amp; !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Dst.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *DstRC, *MRI))</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  }</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;}</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_PTR_ADD(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordflow">return</span> selectG_ADD_SUB(I);</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;}</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_IMPLICIT_DEF(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="comment">// FIXME: Interface for getConstrainedRegClassForOperand needs work. The</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="comment">// regbank check here is to know why getConstrainedRegClassForOperand failed.</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(MO, *MRI);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordflow">if</span> ((!RC &amp;&amp; !MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6b80a63a15baed24b80b6a1f2b127f45">getRegBankOrNull</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) ||</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      (RC &amp;&amp; RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *RC, *MRI))) {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.get(TargetOpcode::IMPLICIT_DEF));</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  }</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;}</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_INSERT(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src0Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src1Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Src1Ty = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Src1Reg);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="keywordtype">unsigned</span> DstSize = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keywordtype">unsigned</span> InsSize = Src1Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordflow">if</span> (Offset % 32 != 0)</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = TRI.<a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">getSubRegFromChannel</a>(Offset / 32, InsSize / 32);</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keywordflow">if</span> (SubReg == AMDGPU::NoSubRegister)</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, *MRI, TRI);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(DstSize, *DstBank, *MRI);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">if</span> (!DstRC)</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Src0Bank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Src0Reg, *MRI, TRI);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Src1Bank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Src1Reg, *MRI, TRI);</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0RC =</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(DstSize, *Src0Bank, *MRI);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src1RC =</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(InsSize, *Src1Bank, *MRI);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="comment">// Deal with weird cases where the class only partially supports the subreg</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="comment">// index.</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  Src0RC = TRI.getSubClassWithSubReg(Src0RC, SubReg);</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordflow">if</span> (!Src0RC)</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *DstRC, *MRI) ||</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src0Reg, *Src0RC, *MRI) ||</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src1Reg, *Src1RC, *MRI))</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(TargetOpcode::INSERT_SUBREG), DstReg)</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    .addReg(Src0Reg)</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src1Reg)</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SubReg);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;}</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_INTRINSIC(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordtype">unsigned</span> IntrinsicID = I.<a class="code" href="classllvm_1_1MachineInstr.html#aef3211d508bc541186b4e51a07ee3631">getIntrinsicID</a>();</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keywordflow">switch</span> (IntrinsicID) {</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_if_break: {</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="comment">// FIXME: Manually selecting to avoid dealiing with the SReg_1 trick</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="comment">// SelectionDAG uses for wave32 vs wave64.</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII.get(AMDGPU::SI_IF_BREAK))</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0))</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3));</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src0Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src1Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Register.html">Register</a> Reg : { DstReg, Src0Reg, Src1Reg })</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(Reg, TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>());</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  }</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keywordflow">return</span> selectImpl(I, *<a class="code" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  }</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;}</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#aab0b8fe13f031662fdeeaecf918ac245">  667</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#aab0b8fe13f031662fdeeaecf918ac245">getV_CMPOpcode</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keywordflow">if</span> (Size != 32 &amp;&amp; Size != 64)</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="keywordflow">switch</span> (P) {</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown condition code!&quot;</span>);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>:</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="keywordflow">return</span> Size == 32 ? AMDGPU::V_CMP_NE_U32_e64 : AMDGPU::V_CMP_NE_U64_e64;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>:</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="keywordflow">return</span> Size == 32 ? AMDGPU::V_CMP_EQ_U32_e64 : AMDGPU::V_CMP_EQ_U64_e64;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>:</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">return</span> Size == 32 ? AMDGPU::V_CMP_GT_I32_e64 : AMDGPU::V_CMP_GT_I64_e64;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac1aa7b798ba11d2e497d5cce6ce6d3dc">CmpInst::ICMP_SGE</a>:</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="keywordflow">return</span> Size == 32 ? AMDGPU::V_CMP_GE_I32_e64 : AMDGPU::V_CMP_GE_I64_e64;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>:</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="keywordflow">return</span> Size == 32 ? AMDGPU::V_CMP_LT_I32_e64 : AMDGPU::V_CMP_LT_I64_e64;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a2751d6136a2819749dcef65dc19a4246">CmpInst::ICMP_SLE</a>:</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordflow">return</span> Size == 32 ? AMDGPU::V_CMP_LE_I32_e64 : AMDGPU::V_CMP_LE_I64_e64;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad">CmpInst::ICMP_UGT</a>:</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordflow">return</span> Size == 32 ? AMDGPU::V_CMP_GT_U32_e64 : AMDGPU::V_CMP_GT_U64_e64;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a573bcd571c938fce863525330bbfc4b8">CmpInst::ICMP_UGE</a>:</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="keywordflow">return</span> Size == 32 ? AMDGPU::V_CMP_GE_U32_e64 : AMDGPU::V_CMP_GE_U64_e64;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e">CmpInst::ICMP_ULT</a>:</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">return</span> Size == 32 ? AMDGPU::V_CMP_LT_U32_e64 : AMDGPU::V_CMP_LT_U64_e64;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ad92f160316221fd4090520bb2b3cefc5">CmpInst::ICMP_ULE</a>:</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="keywordflow">return</span> Size == 32 ? AMDGPU::V_CMP_LE_U32_e64 : AMDGPU::V_CMP_LE_U64_e64;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  }</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;}</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="keywordtype">int</span> AMDGPUInstructionSelector::getS_CMPOpcode(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                                              <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keywordflow">if</span> (Size == 64) {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keywordflow">if</span> (!STI.<a class="code" href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">hasScalarCompareEq64</a>())</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>:</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      <span class="keywordflow">return</span> AMDGPU::S_CMP_LG_U64;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>:</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      <span class="keywordflow">return</span> AMDGPU::S_CMP_EQ_U64;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    }</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  }</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="keywordflow">if</span> (Size != 32)</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>:</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CMP_LG_U32;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>:</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CMP_EQ_U32;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>:</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CMP_GT_I32;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac1aa7b798ba11d2e497d5cce6ce6d3dc">CmpInst::ICMP_SGE</a>:</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CMP_GE_I32;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>:</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CMP_LT_I32;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a2751d6136a2819749dcef65dc19a4246">CmpInst::ICMP_SLE</a>:</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CMP_LE_I32;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad">CmpInst::ICMP_UGT</a>:</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CMP_GT_U32;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a573bcd571c938fce863525330bbfc4b8">CmpInst::ICMP_UGE</a>:</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CMP_GE_U32;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e">CmpInst::ICMP_ULT</a>:</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CMP_LT_U32;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ad92f160316221fd4090520bb2b3cefc5">CmpInst::ICMP_ULE</a>:</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CMP_LE_U32;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown condition code!&quot;</span>);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  }</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;}</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_ICMP(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="keywordtype">unsigned</span> Size = RBI.getSizeInBits(SrcReg, *MRI, TRI);</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="keyword">auto</span> Pred = (<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a>)I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">getPredicate</a>();</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CCReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="keywordflow">if</span> (!isVCC(CCReg, *MRI)) {</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="keywordtype">int</span> Opcode = getS_CMPOpcode(Pred, Size);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordflow">if</span> (Opcode == -1)</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ICmp = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(Opcode))</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3));</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::COPY), CCReg)</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;      .addReg(AMDGPU::SCC);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> =</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ICmp, TII, TRI, RBI) &amp;&amp;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;        RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(CCReg, AMDGPU::SReg_32RegClass, *MRI);</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  }</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keywordtype">int</span> Opcode = <a class="code" href="AMDGPUInstructionSelector_8cpp.html#aab0b8fe13f031662fdeeaecf918ac245">getV_CMPOpcode</a>(Pred, Size);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="keywordflow">if</span> (Opcode == -1)</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ICmp = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(Opcode),</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;            I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3));</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(ICmp-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;                               *TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">getBoolRC</a>(), *MRI);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ICmp, TII, TRI, RBI);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;}</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a7865eed4af59689bb485202fdd7f2257">  783</a></span>&#160;<a class="code" href="AMDGPUInstructionSelector_8cpp.html#a7865eed4af59689bb485202fdd7f2257">buildEXP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;TII, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Insert, <span class="keywordtype">unsigned</span> Tgt,</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;         <span class="keywordtype">unsigned</span> Reg0, <span class="keywordtype">unsigned</span> Reg1, <span class="keywordtype">unsigned</span> Reg2, <span class="keywordtype">unsigned</span> Reg3,</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;         <span class="keywordtype">unsigned</span> VM, <span class="keywordtype">bool</span> Compr, <span class="keywordtype">unsigned</span> <a class="code" href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a>, <span class="keywordtype">bool</span> Done) {</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = Insert-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BB = *Insert-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Done ? AMDGPU::EXP_DONE : <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3f6b33151573e94a6ef7f14b809dbe70">AMDGPU::EXP</a>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(BB, Insert, DL, TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Opcode))</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;          .addImm(Tgt)</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg0)</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg1)</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg2)</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg3)</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(VM)</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Compr)</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Enabled);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;}</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a00b15b8fd8f6bdeb4d8660e432b751c2">  800</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a00b15b8fd8f6bdeb4d8660e432b751c2">isZero</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> Reg, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) {</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  int64_t <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, MRI, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(C)) &amp;&amp; C == 0)</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="comment">// FIXME: matcher should ignore copies</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, MRI, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa4c112f320291aedb8199bdcdaffa9a8">m_Copy</a>(<a class="code" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(C))) &amp;&amp; C == 0;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;}</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a38643010cd736ca747aae67aa7fff3f8">  809</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a38643010cd736ca747aae67aa7fff3f8">extractGLC</a>(<span class="keywordtype">unsigned</span> AuxiliaryData) {</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <span class="keywordflow">return</span> AuxiliaryData &amp; 1;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;}</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a9e3803c9a51b2e9c6d0c30ce894a53a0">  813</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a9e3803c9a51b2e9c6d0c30ce894a53a0">extractSLC</a>(<span class="keywordtype">unsigned</span> AuxiliaryData) {</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keywordflow">return</span> (AuxiliaryData &gt;&gt; 1) &amp; 1;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;}</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#ad273344367503462a1d497330b2d7a7f">  817</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#ad273344367503462a1d497330b2d7a7f">extractDLC</a>(<span class="keywordtype">unsigned</span> AuxiliaryData) {</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keywordflow">return</span> (AuxiliaryData &gt;&gt; 2) &amp; 1;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;}</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#ac3f393518848c5060514d281624f84db">  821</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#ac3f393518848c5060514d281624f84db">extractSWZ</a>(<span class="keywordtype">unsigned</span> AuxiliaryData) {</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="keywordflow">return</span> (AuxiliaryData &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;}</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a159d821a069308174b5ff7c55f896627">  825</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a159d821a069308174b5ff7c55f896627">getBufferStoreOpcode</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty,</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                                     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MemSize,</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                                     <span class="keyword">const</span> <span class="keywordtype">bool</span> Offen) {</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> Size = Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="keywordflow">switch</span> (8 * MemSize) {</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_BYTE_OFFEN_exact :</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                   AMDGPU::BUFFER_STORE_BYTE_OFFSET_exact;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_SHORT_OFFEN_exact :</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                   AMDGPU::BUFFER_STORE_SHORT_OFFSET_exact;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Offen ? AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact :</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                           AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="keywordflow">if</span> (Size &gt; 32)</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;      Opc = <a class="code" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">AMDGPU::getMUBUFOpcode</a>(Opc, Size / 32);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="keywordflow">return</span> Opc;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  }</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;}</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a59d58476fa296c371dd79fa565547c3c">  845</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a59d58476fa296c371dd79fa565547c3c">getBufferStoreFormatOpcode</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty,</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MemSize,</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">bool</span> Offen) {</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordtype">bool</span> IsD16Packed = Ty.<a class="code" href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">getScalarSizeInBits</a>() == 16;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="keywordtype">bool</span> IsD16Unpacked = 8 * MemSize &lt; Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keywordtype">int</span> NumElts = Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() ? Ty.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() : 1;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <span class="keywordflow">if</span> (IsD16Packed) {</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="keywordflow">switch</span> (NumElts) {</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;      <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_FORMAT_D16_X_OFFEN_exact :</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                     AMDGPU::BUFFER_STORE_FORMAT_D16_X_OFFSET_exact;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_FORMAT_D16_XY_OFFEN_exact :</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                     AMDGPU::BUFFER_STORE_FORMAT_D16_XY_OFFSET_exact;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;      <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_OFFEN_exact :</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                     AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_exact;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;      <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_OFFEN_exact :</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                     AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_exact;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    }</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  }</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">if</span> (IsD16Unpacked) {</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="keywordflow">switch</span> (NumElts) {</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;      <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_FORMAT_D16_X_OFFEN_exact :</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                     AMDGPU::BUFFER_STORE_FORMAT_D16_X_OFFSET_exact;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN_exact :</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;                     AMDGPU::BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_exact;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN_exact :</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                     AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET_exact;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;      <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN_exact :</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                     AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET_exact;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    }</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  }</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <span class="keywordflow">switch</span> (NumElts) {</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_exact :</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                   AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_exact;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_exact :</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                  AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_exact;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFEN_exact :</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;                   AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFSET_exact;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordflow">return</span> Offen ? AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_exact :</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                   AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_exact;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  }</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled buffer store&quot;</span>);</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;}</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">// TODO: Move this to combiner</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">// Returns base register, imm offset, total constant offset.</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;std::tuple&lt;Register, unsigned, unsigned&gt;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;AMDGPUInstructionSelector::splitBufferOffsets(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                                              <a class="code" href="classllvm_1_1Register.html">Register</a> OrigOffset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxImm = 4095;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="keywordtype">unsigned</span> TotalConstOffset;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OffsetDef;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  std::tie(BaseReg, TotalConstOffset, OffsetDef)</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    = <a class="code" href="namespacellvm_1_1AMDGPU.html#a9c1c1787b89fe414c257245abd6642bb">AMDGPU::getBaseWithConstantOffset</a>(*MRI, OrigOffset);</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="keywordtype">unsigned</span> ImmOffset = TotalConstOffset;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="comment">// If the immediate value is too big for the immoffset field, put the value</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="comment">// and -4096 into the immoffset field so that the value that is copied/added</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="comment">// for the voffset field is a multiple of 4096, and it stands more chance</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="comment">// of being CSEd with the copy/add for another similar load/store.f</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="comment">// However, do not do that rounding down to a multiple of 4096 if that is a</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="comment">// negative number, as it appears to be illegal to have a negative offset</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="comment">// in the vgpr, even if adding the immediate offset makes it positive.</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordtype">unsigned</span> Overflow = ImmOffset &amp; ~MaxImm;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  ImmOffset -= Overflow;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <span class="keywordflow">if</span> ((int32_t)Overflow &lt; 0) {</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    Overflow += ImmOffset;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    ImmOffset = 0;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  }</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="keywordflow">if</span> (Overflow != 0) {</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="comment">// In case this is in a waterfall loop, insert offset code at the def point</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <span class="comment">// of the offset, not inside the loop.</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> OldInsPt = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a430daa77692b7b25f93a72d83e51964f">getInsertPt</a>();</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;OldMBB = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>();</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(*OffsetDef);</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    <span class="keywordflow">if</span> (!BaseReg) {</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      BaseReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::V_MOV_B32_e32)</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(BaseReg)</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Overflow);</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> OverflowVal = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::V_MOV_B32_e32)</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(OverflowVal)</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Overflow);</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewBaseReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;      TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f">getAddNoCarry</a>(B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>(), B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a430daa77692b7b25f93a72d83e51964f">getInsertPt</a>(), B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad373665a83bc40b8ede45b23532244d5">getDebugLoc</a>(), NewBaseReg)</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;        .addReg(BaseReg)</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(OverflowVal, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;      BaseReg = NewBaseReg;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    }</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(OldMBB, OldInsPt);</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  }</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordflow">return</span> std::make_tuple(BaseReg, ImmOffset, TotalConstOffset);</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;}</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectStoreIntrinsic(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;                                                     <span class="keywordtype">bool</span> IsFormat)<span class="keyword"> const </span>{</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a> = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> VData = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(VData);</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  <span class="keywordtype">int</span> Size = Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="keywordflow">if</span> (Size % 32 != 0)</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="comment">// FIXME: Verifier should enforce 1 MMO for these intrinsics.</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> MemSize = MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">getSize</a>();</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RSrc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> VOffset = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SOffset = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="keywordtype">unsigned</span> AuxiliaryData = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordtype">unsigned</span> ImmOffset;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordtype">unsigned</span> TotalOffset;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  std::tie(VOffset, ImmOffset, TotalOffset) = splitBufferOffsets(B, VOffset);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="keywordflow">if</span> (TotalOffset != 0)</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(MMO, TotalOffset, MemSize);</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> Offen = !<a class="code" href="AMDGPUInstructionSelector_8cpp.html#a00b15b8fd8f6bdeb4d8660e432b751c2">isZero</a>(VOffset, *MRI);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <span class="keywordtype">int</span> Opc = IsFormat ? <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a59d58476fa296c371dd79fa565547c3c">getBufferStoreFormatOpcode</a>(Ty, MemSize, Offen) :</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a159d821a069308174b5ff7c55f896627">getBufferStoreOpcode</a>(Ty, MemSize, Offen);</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keywordflow">if</span> (Opc == -1)</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Opc)</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(VData);</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keywordflow">if</span> (Offen)</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(VOffset);</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(RSrc)</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(SOffset)</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ImmOffset)</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="AMDGPUInstructionSelector_8cpp.html#a38643010cd736ca747aae67aa7fff3f8">extractGLC</a>(AuxiliaryData))</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="AMDGPUInstructionSelector_8cpp.html#a9e3803c9a51b2e9c6d0c30ce894a53a0">extractSLC</a>(AuxiliaryData))</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// tfe: FIXME: Remove from inst</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="AMDGPUInstructionSelector_8cpp.html#ad273344367503462a1d497330b2d7a7f">extractDLC</a>(AuxiliaryData))</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="AMDGPUInstructionSelector_8cpp.html#ac3f393518848c5060514d281624f84db">extractSWZ</a>(AuxiliaryData))</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, TII, TRI, RBI);</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;}</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#acb1b1dbf941aceb485fcd7b258bf9d7f"> 1025</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#acb1b1dbf941aceb485fcd7b258bf9d7f">getDSShaderTypeValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>) {</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="keywordflow">switch</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()) {</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>:</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223">CallingConv::AMDGPU_VS</a>:</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>:</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="keywordflow">return</span> 3;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a>:</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8">CallingConv::AMDGPU_LS</a>:</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1">CallingConv::AMDGPU_ES</a>:</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;ds_ordered_count unsupported for this calling conv&quot;</span>);</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f">CallingConv::AMDGPU_CS</a>:</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>:</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>:</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>:</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="comment">// Assume other calling conventions are various compute callable functions</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  }</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;}</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectDSOrderedIntrinsic(</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classunsigned.html">Intrinsic::ID</a> IntrID)<span class="keyword"> const </span>{</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="keywordtype">unsigned</span> IndexOperand = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(7).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordtype">bool</span> WaveRelease = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(8).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordtype">bool</span> WaveDone = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(9).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordflow">if</span> (WaveDone &amp;&amp; !WaveRelease)</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;ds_ordered_count: wave_done requires wave_release&quot;</span>);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordtype">unsigned</span> OrderedCountIndex = IndexOperand &amp; 0x3f;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  IndexOperand &amp;= ~0x3f;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordtype">unsigned</span> CountDw = 0;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) {</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    CountDw = (IndexOperand &gt;&gt; 24) &amp; 0xf;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    IndexOperand &amp;= ~(0xf &lt;&lt; 24);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">if</span> (CountDw &lt; 1 || CountDw &gt; 4) {</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;        <span class="stringliteral">&quot;ds_ordered_count: dword count must be between 1 and 4&quot;</span>);</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    }</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  }</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">if</span> (IndexOperand)</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;ds_ordered_count: bad index operand&quot;</span>);</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> = IntrID == Intrinsic::amdgcn_ds_ordered_add ? 0 : 1;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="keywordtype">unsigned</span> ShaderType = <a class="code" href="AMDGPUInstructionSelector_8cpp.html#acb1b1dbf941aceb485fcd7b258bf9d7f">getDSShaderTypeValue</a>(*MF);</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <span class="keywordtype">unsigned</span> Offset0 = OrderedCountIndex &lt;&lt; 2;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <span class="keywordtype">unsigned</span> Offset1 = WaveRelease | (WaveDone &lt;&lt; 1) | (ShaderType &lt;&lt; 2) |</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;                     (Instruction &lt;&lt; 4);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>)</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    Offset1 |= (CountDw - 1) &lt;&lt; 6;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = Offset0 | (Offset1 &lt;&lt; 8);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> M0Val = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, &amp;MI, DL, TII.get(AMDGPU::COPY), AMDGPU::M0)</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    .addReg(M0Val);</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ValReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679">DS</a> =</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, &amp;MI, DL, TII.get(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968">AMDGPU::DS_ORDERED_COUNT</a>), DstReg)</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;      .addReg(ValReg)</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset)</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(MI);</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(M0Val, AMDGPU::SReg_32RegClass, *MRI))</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*DS, TII, TRI, RBI);</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;}</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_INTRINSIC_W_SIDE_EFFECTS(</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  <span class="keywordtype">unsigned</span> IntrinsicID = I.<a class="code" href="classllvm_1_1MachineInstr.html#aef3211d508bc541186b4e51a07ee3631">getIntrinsicID</a>();</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keywordflow">switch</span> (IntrinsicID) {</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_exp: {</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    int64_t Tgt = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    int64_t <a class="code" href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a> = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    int64_t Done = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(7).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    int64_t VM = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(8).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Exp = <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a7865eed4af59689bb485202fdd7f2257">buildEXP</a>(TII, &amp;I, Tgt, I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;                                 I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;                                 I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                                 I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(6).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;                                 VM, <span class="keyword">false</span>, <a class="code" href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a>, Done);</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Exp, TII, TRI, RBI);</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  }</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_exp_compr: {</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    int64_t Tgt = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    int64_t <a class="code" href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a> = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Reg0 = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Reg1 = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a> = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    int64_t Done = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    int64_t VM = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(6).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::IMPLICIT_DEF), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a>);</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Exp = <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a7865eed4af59689bb485202fdd7f2257">buildEXP</a>(TII, &amp;I, Tgt, Reg0, Reg1, Undef, Undef, VM,</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;                                 <span class="keyword">true</span>,  Enabled, Done);</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Exp, TII, TRI, RBI);</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  }</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_end_cf: {</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="comment">// FIXME: Manually selecting to avoid dealiing with the SReg_1 trick</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="comment">// SelectionDAG uses for wave32 vs wave64.</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;            TII.get(AMDGPU::SI_END_CF))</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1));</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">getRegClassOrNull</a>(Reg))</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;      MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(Reg, TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>());</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  }</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store:</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">return</span> selectStoreIntrinsic(I, <span class="keyword">false</span>);</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store_format:</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <span class="keywordflow">return</span> selectStoreIntrinsic(I, <span class="keyword">true</span>);</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap:</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <span class="keywordflow">return</span> selectDSOrderedIntrinsic(I, IntrinsicID);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="keywordflow">return</span> selectImpl(I, *<a class="code" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  }</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;}</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_SELECT(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <span class="keywordtype">unsigned</span> Size = RBI.getSizeInBits(DstReg, *MRI, TRI);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Size &lt;= 32 || Size == 64);</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CCOp = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CCReg = CCOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keywordflow">if</span> (!isVCC(CCReg, *MRI)) {</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <span class="keywordtype">unsigned</span> SelectOpcode = Size == 64 ? AMDGPU::S_CSELECT_B64 :</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;                                         AMDGPU::S_CSELECT_B32;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CopySCC = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::COPY), AMDGPU::SCC)</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;            .addReg(CCReg);</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    <span class="comment">// The generic constrainSelectedInstRegOperands doesn&#39;t work for the scc register</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <span class="comment">// bank, because it does not cover the register class that we used to represent</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    <span class="comment">// for it.  So we need to manually set the register class here.</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">getRegClassOrNull</a>(CCReg))</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;        MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(CCReg, TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(CCOp, *MRI));</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a> = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(SelectOpcode), DstReg)</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3));</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Select, TII, TRI, RBI) |</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;               <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*CopySCC, TII, TRI, RBI);</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  }</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="comment">// Wide VGPR select should have been split in RegBankSelect.</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <span class="keywordflow">if</span> (Size &gt; 32)</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a> =</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;              .addImm(0)</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3))</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;              .addImm(0)</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1));</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Select, TII, TRI, RBI);</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;}</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_STORE(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  initM0(I);</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <span class="keywordflow">return</span> selectImpl(I, *<a class="code" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;}</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75"> 1224</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a>(<span class="keywordtype">unsigned</span> Size) {</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="keywordflow">return</span> AMDGPU::sub0;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    <span class="keywordflow">return</span> AMDGPU::sub0_sub1;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <span class="keywordflow">case</span> 96:</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <span class="keywordflow">return</span> AMDGPU::sub0_sub1_sub2;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <span class="keywordflow">return</span> AMDGPU::sub0_sub1_sub2_sub3;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <span class="keywordflow">return</span> AMDGPU::sub0_sub1_sub2_sub3_sub4_sub5_sub6_sub7;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <span class="keywordflow">if</span> (Size &lt; 32)</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;      <span class="keywordflow">return</span> AMDGPU::sub0;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    <span class="keywordflow">if</span> (Size &gt; 256)</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a>(<a class="code" href="namespacellvm.html#a5542d44947f8d964b5ce3b20ea719b44">PowerOf2Ceil</a>(Size));</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  }</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;}</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_TRUNC(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="keywordflow">if</span> (!DstTy.<a class="code" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>())</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S1 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcRB = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, *MRI, TRI);</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstRB;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="keywordflow">if</span> (DstTy == S1) {</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="comment">// This is a special case. We don&#39;t treat s1 for legalization artifacts as</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <span class="comment">// vcc booleans.</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    DstRB = SrcRB;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    DstRB = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, *MRI, TRI);</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    <span class="keywordflow">if</span> (SrcRB != DstRB)</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  }</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordtype">unsigned</span> SrcSize = SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(SrcSize, *SrcRB, *MRI);</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(DstSize, *DstRB, *MRI);</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keywordflow">if</span> (SrcSize &gt; 32) {</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="keywordtype">int</span> SubRegIdx = <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a>(DstSize);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <span class="keywordflow">if</span> (SubRegIdx == -1)</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="comment">// Deal with weird cases where the class only partially supports the subreg</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    <span class="comment">// index.</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    SrcRC = TRI.getSubClassWithSubReg(SrcRC, SubRegIdx);</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="keywordflow">if</span> (!SrcRC)</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(SubRegIdx);</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  }</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *SrcRC, *MRI) ||</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;      !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *DstRC, *MRI)) {</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain G_TRUNC\n&quot;</span>);</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  }</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.get(TargetOpcode::COPY));</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;}</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">/// \returns true if a bitmask for \p Size bits will be an inline immediate.</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42"> 1300</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a>(<span class="keywordtype">unsigned</span> Size, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>) {</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  Mask = maskTrailingOnes&lt;unsigned&gt;(<a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="keywordtype">int</span> SignedMask = <span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>);</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordflow">return</span> SignedMask &gt;= -16 &amp;&amp; SignedMask &lt;= 64;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;}</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">// Like RegisterBankInfo::getRegBank, but don&#39;t assume vcc for s1.</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *AMDGPUInstructionSelector::getArtifactRegBank(</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1PointerUnion.html">RegClassOrRegBank</a> &amp;RegClassOrBank = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">getRegClassOrRegBank</a>(Reg);</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> *RB = RegClassOrBank.<a class="code" href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">dyn_cast</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;())</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <span class="keywordflow">return</span> RB;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="comment">// Ignore the type, since we don&#39;t use vcc in artifacts.</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> *RC = RegClassOrBank.<a class="code" href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">dyn_cast</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;())</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <span class="keywordflow">return</span> &amp;RBI.<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">getRegBankFromRegClass</a>(*RC, <a class="code" href="classllvm_1_1LLT.html">LLT</a>());</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;}</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_SZA_EXT(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> = I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_SEXT;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcSize = SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="keywordflow">if</span> (!DstTy.<a class="code" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>())</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_ANYEXT)</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <span class="keywordflow">return</span> selectCOPY(I);</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <span class="comment">// Artifact casts should never use vcc.</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = getArtifactRegBank(SrcReg, *MRI, TRI);</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keywordflow">if</span> (SrcBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID &amp;&amp; DstSize &lt;= 32) {</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    <span class="comment">// 64-bit should have been split up in RegBankSelect</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    <span class="comment">// Try to use an and with a mask if it will save code size.</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <span class="keywordflow">if</span> (!Signed &amp;&amp; <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a>(SrcSize, Mask)) {</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtI =</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII.get(AMDGPU::V_AND_B32_e32), DstReg)</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;        .addImm(Mask)</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg);</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ExtI, TII, TRI, RBI);</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;    }</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> BFE = Signed ? AMDGPU::V_BFE_I32 : AMDGPU::V_BFE_U32;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtI =</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII.get(BFE), DstReg)</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;      .addReg(SrcReg)</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// Offset</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SrcSize); <span class="comment">// Width</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ExtI, TII, TRI, RBI);</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  }</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="keywordflow">if</span> (SrcBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID &amp;&amp; DstSize &lt;= 64) {</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, AMDGPU::SReg_32RegClass, *MRI))</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    <span class="keywordflow">if</span> (Signed &amp;&amp; DstSize == 32 &amp;&amp; (SrcSize == 8 || SrcSize == 16)) {</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SextOpc = SrcSize == 8 ?</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;        AMDGPU::S_SEXT_I32_I8 : AMDGPU::S_SEXT_I32_I16;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII.get(SextOpc), DstReg)</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;        .addReg(SrcReg);</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;      <span class="keywordflow">return</span> RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::SReg_32RegClass, *MRI);</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    }</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> BFE64 = Signed ? AMDGPU::S_BFE_I64 : AMDGPU::S_BFE_U64;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> BFE32 = Signed ? AMDGPU::S_BFE_I32 : AMDGPU::S_BFE_U32;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <span class="comment">// Scalar BFE is encoded as S1[5:0] = offset, S1[22:16]= width.</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <span class="keywordflow">if</span> (DstSize &gt; 32 &amp;&amp; SrcSize &lt;= 32) {</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;      <span class="comment">// We need a 64-bit register source, but the high bits don&#39;t matter.</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> ExtReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_64RegClass);</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> UndefReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII.get(AMDGPU::IMPLICIT_DEF), UndefReg);</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII.get(AMDGPU::REG_SEQUENCE), ExtReg)</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;        .addReg(SrcReg)</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(UndefReg)</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII.get(BFE64), DstReg)</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;        .addReg(ExtReg)</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SrcSize &lt;&lt; 16);</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;      <span class="keywordflow">return</span> RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::SReg_64RegClass, *MRI);</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    }</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <span class="keywordflow">if</span> (!Signed &amp;&amp; <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a>(SrcSize, Mask)) {</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII.get(AMDGPU::S_AND_B32), DstReg)</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;        .addReg(SrcReg)</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Mask);</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII.get(BFE32), DstReg)</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;        .addReg(SrcReg)</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SrcSize &lt;&lt; 16);</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    }</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    <span class="keywordflow">return</span> RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::SReg_32RegClass, *MRI);</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  }</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;}</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_CONSTANT(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImmOp = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="comment">// The AMDGPU backend only supports Imm operands and not CImm or FPImm.</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="keywordflow">if</span> (ImmOp.<a class="code" href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">isFPImm</a>()) {</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm = ImmOp.<a class="code" href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">getFPImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#a7faf4e0334b77ab527e4b45e3a1f4d65">getValueAPF</a>().<a class="code" href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">bitcastToAPInt</a>();</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    ImmOp.<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Imm.<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>());</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ImmOp.<a class="code" href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">isCImm</a>()) {</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    ImmOp.<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(ImmOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#ac09a21c371a9c535cbc13e8f82503aec">getZExtValue</a>());</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  }</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <span class="keywordtype">bool</span> IsSgpr;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6b80a63a15baed24b80b6a1f2b127f45">getRegBankOrNull</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <span class="keywordflow">if</span> (RB) {</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    IsSgpr = RB-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    Size = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI.getRegClassForReg(*MRI, DstReg);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    IsSgpr = TRI.isSGPRClass(RC);</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    Size = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC);</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  }</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  <span class="keywordflow">if</span> (Size != 32 &amp;&amp; Size != 64)</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = IsSgpr ? AMDGPU::S_MOV_B32 : AMDGPU::V_MOV_B32_e32;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <span class="keywordflow">if</span> (Size == 32) {</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.get(Opcode));</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a2be4041e5133aa22135fa2890cc7aeae">addImplicitDefUseOperands</a>(*<a class="code" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>);</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, TII, TRI, RBI);</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  }</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> Imm(Size, I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ResInst;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <span class="keywordflow">if</span> (IsSgpr &amp;&amp; TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Imm)) {</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    ResInst = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::S_MOV_B64), DstReg)</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;      .addImm(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = IsSgpr ?</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;      &amp;AMDGPU::SReg_32RegClass : &amp;AMDGPU::VGPR_32RegClass;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> LoReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> HiReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(Opcode), LoReg)</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;      .addImm(Imm.trunc(32).getZExtValue());</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(Opcode), HiReg)</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;      .addImm(Imm.ashr(32).getZExtValue());</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    ResInst = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::REG_SEQUENCE), DstReg)</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;      .addReg(LoReg)</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(HiReg)</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  }</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <span class="comment">// We can&#39;t call constrainSelectedInstRegOperands here, because it doesn&#39;t</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <span class="comment">// work for target independent opcodes</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac7f2c1685c1ea793e22682038e2e3928">getConstrainedRegClassForOperand</a>(ResInst-&gt;getOperand(0), *MRI);</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <span class="keywordflow">if</span> (!DstRC)</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <span class="keywordflow">return</span> RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *DstRC, *MRI);</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;}</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de"> 1490</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de">isConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_CONSTANT;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;}</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="keywordtype">void</span> AMDGPUInstructionSelector::getAddrModeInfo(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a>,</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;GEPInfo&gt;</a> &amp;AddrInfo)<span class="keyword"> const </span>{</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *PtrMI = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Load.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PtrMI);</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <span class="keywordflow">if</span> (PtrMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != TargetOpcode::G_PTR_ADD)</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  GEPInfo GEPInfo(*PtrMI);</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i != 3; ++i) {</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;GEPOp = PtrMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OpDef = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(GEPOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpDef);</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    <span class="keywordflow">if</span> (i == 2 &amp;&amp; <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de">isConstant</a>(*OpDef)) {</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;      <span class="comment">// TODO: Could handle constant base + variable offset, but a combine</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;      <span class="comment">// probably should have commuted it.</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(GEPInfo.Imm == 0);</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;      GEPInfo.Imm = OpDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">getSExtValue</a>();</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    }</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *OpBank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(GEPOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MRI, TRI);</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    <span class="keywordflow">if</span> (OpBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID)</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;      GEPInfo.SgprParts.push_back(GEPOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;      GEPInfo.VgprParts.push_back(GEPOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  }</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  AddrInfo.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(GEPInfo);</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  getAddrModeInfo(*PtrMI, MRI, AddrInfo);</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;}</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::isInstrUniform(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>())</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *Ptr = MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a152bcf1324cf8cd743a20c879a77de5b">getValue</a>();</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  <span class="comment">// UndefValue means this is a load of a kernel input.  These are uniform.</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <span class="comment">// Sometimes LDS instructions have constant pointers.</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <span class="comment">// If Ptr is null, then that means this mem operand contains a</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <span class="comment">// PseudoSourceValue like GOT.</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="keywordflow">if</span> (!Ptr || isa&lt;UndefValue&gt;(Ptr) || isa&lt;Argument&gt;(Ptr) ||</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;      isa&lt;Constant&gt;(Ptr) || isa&lt;GlobalValue&gt;(Ptr))</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="keywordflow">if</span> (MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">getAddrSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>)</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *I = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1Instruction.html">Instruction</a>&gt;(Ptr);</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="keywordflow">return</span> I &amp;&amp; I-&gt;<a class="code" href="classllvm_1_1Instruction.html#ae22f493ba8327ce92e87d3b96bce7017">getMetadata</a>(<span class="stringliteral">&quot;amdgpu.uniform&quot;</span>);</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;}</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::hasVgprParts(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;GEPInfo&gt;</a> AddrInfo)<span class="keyword"> const </span>{</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> GEPInfo &amp;GEPInfo : AddrInfo) {</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    <span class="keywordflow">if</span> (!GEPInfo.VgprParts.empty())</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  }</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;}</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="keywordtype">void</span> AMDGPUInstructionSelector::initM0(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <span class="keywordtype">unsigned</span> AS = PtrTy.<a class="code" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>();</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;  <span class="keywordflow">if</span> ((AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> || AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a>) &amp;&amp;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;      STI.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9d0bd109d96d0faea4a639d43910eaa0">ldsRequiresM0Init</a>()) {</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    <span class="comment">// If DS instructions require M0 initializtion, insert it before selecting.</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII.get(AMDGPU::S_MOV_B32), AMDGPU::M0)</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;      .addImm(-1);</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  }</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;}</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_LOAD_ATOMICRMW(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  initM0(I);</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">return</span> selectImpl(I, *<a class="code" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;}</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_BRCOND(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CondOp = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CondReg = CondOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  <span class="keywordtype">unsigned</span> BrOpcode;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CondPhysReg;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ConstrainRC;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  <span class="comment">// In SelectionDAG, we inspect the IR block for uniformity metadata to decide</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <span class="comment">// whether the branch is uniform when selecting the instruction. In</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  <span class="comment">// GlobalISel, we should push that decision into RegBankSelect. Assume for now</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <span class="comment">// RegBankSelect knows what it&#39;s doing if the branch condition is scc, even</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  <span class="comment">// though it currently does not.</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  <span class="keywordflow">if</span> (!isVCC(CondReg, *MRI)) {</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(CondReg) != <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32))</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    CondPhysReg = AMDGPU::SCC;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    BrOpcode = AMDGPU::S_CBRANCH_SCC1;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    <span class="comment">// FIXME: Hack for isSCC tests</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    ConstrainRC = &amp;AMDGPU::SGPR_32RegClass;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <span class="comment">// FIXME: Do we have to insert an and with exec here, like in SelectionDAG?</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <span class="comment">// We sort of know that a VCC producer based on the register bank, that ands</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    <span class="comment">// inactive lanes with 0. What if there was a logical operation with vcc</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    <span class="comment">// producers in different blocks/with different exec masks?</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <span class="comment">// FIXME: Should scc-&gt;vcc copies and with exec?</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    CondPhysReg = TRI.getVCC();</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    BrOpcode = AMDGPU::S_CBRANCH_VCCNZ;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    ConstrainRC = TRI.getBoolRC();</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  }</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">getRegClassOrNull</a>(CondReg))</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(CondReg, ConstrainRC);</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::COPY), CondPhysReg)</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    .addReg(CondReg);</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(BrOpcode))</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    .addMBB(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>());</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;}</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_FRAME_INDEX(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstRB = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, *MRI, TRI);</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsVGPR = DstRB-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.get(IsVGPR ? AMDGPU::V_MOV_B32_e32 : AMDGPU::S_MOV_B32));</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  <span class="keywordflow">if</span> (IsVGPR)</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(*<a class="code" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>, <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(AMDGPU::EXEC, <span class="keyword">false</span>, <span class="keyword">true</span>));</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  <span class="keywordflow">return</span> RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    DstReg, IsVGPR ? AMDGPU::VGPR_32RegClass : AMDGPU::SReg_32RegClass, *MRI);</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;}</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_PTR_MASK(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  uint64_t <a class="code" href="structllvm_1_1Align.html">Align</a> = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;  <span class="keyword">const</span> uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = ~((UINT64_C(1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>) - 1);</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstRB = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, *MRI, TRI);</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcRB = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, *MRI, TRI);</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsVGPR = DstRB-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <span class="keywordtype">unsigned</span> NewOpc = IsVGPR ? AMDGPU::V_AND_B32_e64 : AMDGPU::S_AND_B32;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  <span class="keywordtype">unsigned</span> MovOpc = IsVGPR ? AMDGPU::V_MOV_B32_e32 : AMDGPU::S_MOV_B32;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RegRC</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    = IsVGPR ? AMDGPU::VGPR_32RegClass : AMDGPU::SReg_32RegClass;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = TRI.getRegClassForTypeOnBank(Ty, *DstRB,</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;                                                                  *MRI);</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC = TRI.getRegClassForTypeOnBank(Ty, *SrcRB,</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;                                                                  *MRI);</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *DstRC, *MRI) ||</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;      !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *SrcRC, *MRI))</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ImmReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;RegRC);</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(MovOpc), ImmReg)</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    .addImm(Mask);</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;  <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32) {</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(NewOpc), DstReg)</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;      .addReg(SrcReg)</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ImmReg);</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  }</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> HiReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;RegRC);</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LoReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;RegRC);</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> MaskLo = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;RegRC);</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::COPY), LoReg)</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    .addReg(SrcReg, 0, AMDGPU::sub0);</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::COPY), HiReg)</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    .addReg(SrcReg, 0, AMDGPU::sub1);</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(NewOpc), MaskLo)</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    .addReg(LoReg)</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ImmReg);</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;I, DL, TII.get(AMDGPU::REG_SEQUENCE), DstReg)</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    .addReg(MaskLo)</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(HiReg)</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;}</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_EXTRACT_VECTOR_ELT(</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> IdxReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstRB = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, *MRI, TRI);</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcRB = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, *MRI, TRI);</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *IdxRB = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(IdxReg, *MRI, TRI);</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <span class="comment">// The index must be scalar. If it wasn&#39;t RegBankSelect should have moved this</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <span class="comment">// into a waterfall loop.</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  <span class="keywordflow">if</span> (IdxRB-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AMDGPU::SGPRRegBankID)</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC = TRI.getRegClassForTypeOnBank(SrcTy, *SrcRB,</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;                                                                  *MRI);</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = TRI.getRegClassForTypeOnBank(DstTy, *DstRB,</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;                                                                  *MRI);</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *SrcRC, *MRI) ||</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;      !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *DstRC, *MRI) ||</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;      !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(IdxReg, AMDGPU::SReg_32RegClass, *MRI))</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> Is64 = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = Is64 ? AMDGPU::sub0_sub1 : AMDGPU::sub0;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  <span class="keywordflow">if</span> (SrcRB-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID) {</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 32 &amp;&amp; !Is64)</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;MI, DL, TII.get(AMDGPU::COPY), AMDGPU::M0)</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;      .addReg(IdxReg);</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Is64 ? AMDGPU::S_MOVRELS_B64 : AMDGPU::S_MOVRELS_B32;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;MI, DL, TII.get(Opc), DstReg)</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;      .addReg(SrcReg, 0, SubReg)</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;  }</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  <span class="keywordflow">if</span> (SrcRB-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AMDGPU::VGPRRegBankID || DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 32)</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  <span class="keywordflow">if</span> (!STI.<a class="code" href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">useVGPRIndexMode</a>()) {</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;MI, DL, TII.get(AMDGPU::COPY), AMDGPU::M0)</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;      .addReg(IdxReg);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;MI, DL, TII.get(AMDGPU::V_MOVRELS_B32_e32), DstReg)</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;      .addReg(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>, SubReg)</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  }</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII.get(AMDGPU::S_SET_GPR_IDX_ON))</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    .addReg(IdxReg)</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">AMDGPU::VGPRIndexMode::SRC0_ENABLE</a>);</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII.get(AMDGPU::V_MOV_B32_e32), DstReg)</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    .addReg(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>, SubReg)</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AMDGPU::M0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, MI, DL, TII.get(AMDGPU::S_SET_GPR_IDX_OFF));</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;}</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;</div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstructionSelector.html#a978498ac91a6e163a70f06bf1259e224"> 1769</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstructionSelector.html#a978498ac91a6e163a70f06bf1259e224">AMDGPUInstructionSelector::select</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I) {</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;  <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>())</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;    <span class="keywordflow">return</span> selectPHI(I);</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  <span class="keywordflow">if</span> (!I.<a class="code" href="classllvm_1_1MachineInstr.html#abed10acdf0b7b55818ce0179b3f57331">isPreISelOpcode</a>()) {</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;    <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>())</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;      <span class="keywordflow">return</span> selectCOPY(I);</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;  }</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  <span class="keywordflow">switch</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_AND:</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_OR:</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_XOR:</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    <span class="keywordflow">if</span> (selectG_AND_OR_XOR(I))</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    <span class="keywordflow">return</span> selectImpl(I, *<a class="code" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ADD:</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SUB:</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    <span class="keywordflow">if</span> (selectImpl(I, *<a class="code" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>))</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;    <span class="keywordflow">return</span> selectG_ADD_SUB(I);</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UADDO:</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_USUBO:</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UADDE:</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_USUBE:</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;    <span class="keywordflow">return</span> selectG_UADDO_USUBO_UADDE_USUBE(I);</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTTOPTR:</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST:</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PTRTOINT:</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    <span class="keywordflow">return</span> selectCOPY(I);</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT:</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT:</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    <span class="keywordflow">return</span> selectG_CONSTANT(I);</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT:</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;    <span class="keywordflow">return</span> selectG_EXTRACT(I);</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_MERGE_VALUES:</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BUILD_VECTOR:</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_CONCAT_VECTORS:</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    <span class="keywordflow">return</span> selectG_MERGE_VALUES(I);</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UNMERGE_VALUES:</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    <span class="keywordflow">return</span> selectG_UNMERGE_VALUES(I);</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PTR_ADD:</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;    <span class="keywordflow">return</span> selectG_PTR_ADD(I);</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_IMPLICIT_DEF:</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    <span class="keywordflow">return</span> selectG_IMPLICIT_DEF(I);</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INSERT:</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    <span class="keywordflow">return</span> selectG_INSERT(I);</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC:</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;    <span class="keywordflow">return</span> selectG_INTRINSIC(I);</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS:</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;    <span class="keywordflow">return</span> selectG_INTRINSIC_W_SIDE_EFFECTS(I);</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ICMP:</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    <span class="keywordflow">if</span> (selectG_ICMP(I))</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    <span class="keywordflow">return</span> selectImpl(I, *<a class="code" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ATOMIC_CMPXCHG:</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_XCHG:</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_ADD:</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_SUB:</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_AND:</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_OR:</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_XOR:</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_MIN:</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_MAX:</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_UMIN:</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_UMAX:</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_FADD:</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;    <span class="keywordflow">return</span> selectG_LOAD_ATOMICRMW(I);</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SELECT:</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    <span class="keywordflow">return</span> selectG_SELECT(I);</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_STORE:</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;    <span class="keywordflow">return</span> selectG_STORE(I);</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_TRUNC:</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <span class="keywordflow">return</span> selectG_TRUNC(I);</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SEXT:</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ZEXT:</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ANYEXT:</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    <span class="keywordflow">if</span> (selectImpl(I, *<a class="code" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>))</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;    <span class="keywordflow">return</span> selectG_SZA_EXT(I);</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BRCOND:</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    <span class="keywordflow">return</span> selectG_BRCOND(I);</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FRAME_INDEX:</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    <span class="keywordflow">return</span> selectG_FRAME_INDEX(I);</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PTR_MASK:</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    <span class="keywordflow">return</span> selectG_PTR_MASK(I);</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT_VECTOR_ELT:</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;    <span class="keywordflow">return</span> selectG_EXTRACT_VECTOR_ELT(I);</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;    <span class="keywordflow">return</span> selectImpl(I, *<a class="code" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  }</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;}</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;AMDGPUInstructionSelector::selectVCSRC(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(Root); }</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  }};</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;}</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;std::pair&lt;Register, unsigned&gt;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;AMDGPUInstructionSelector::selectVOP3ModsImpl(</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src)<span class="keyword"> const </span>{</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <span class="keywordtype">unsigned</span> Mods = 0;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Src);</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;  <span class="keywordflow">if</span> (MI &amp;&amp; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_FNEG) {</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;    Src = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    Mods |= <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf1ceb53a1b47dab205dc19070b47a1a6">SISrcMods::NEG</a>;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;    MI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Src);</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  }</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  <span class="keywordflow">if</span> (MI &amp;&amp; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_FABS) {</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;    Src = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;    Mods |= <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa1be8a1ab79f4d1830526cc8d48960168">SISrcMods::ABS</a>;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  }</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  <span class="keywordflow">return</span> std::make_pair(Src, Mods);</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;}</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">/// This will select either an SGPR or VGPR operand and will save us from</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">/// having to write an extra tablegen pattern.</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;AMDGPUInstructionSelector::selectVSRC0(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(Root); }</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;  }};</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;}</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;AMDGPUInstructionSelector::selectVOP3Mods0(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;  <span class="keywordtype">unsigned</span> Mods;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;  std::tie(Src, Mods) = selectVOP3ModsImpl(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addReg(Src); },</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Mods); }, <span class="comment">// src0_mods</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); },    <span class="comment">// clamp</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); }     <span class="comment">// omod</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;  }};</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;}</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;AMDGPUInstructionSelector::selectVOP3OMods(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(Root); },</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); }, <span class="comment">// clamp</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); }  <span class="comment">// omod</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;  }};</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;}</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;AMDGPUInstructionSelector::selectVOP3Mods(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  <span class="keywordtype">unsigned</span> Mods;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  std::tie(Src, Mods) = selectVOP3ModsImpl(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addReg(Src); },</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Mods); }  <span class="comment">// src_mods</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;  }};</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;}</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;AMDGPUInstructionSelector::selectVOP3Mods_nnan(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src;</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;  <span class="keywordtype">unsigned</span> Mods;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;  std::tie(Src, Mods) = selectVOP3ModsImpl(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;  <span class="keywordflow">if</span> (!TM.<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#aaf9cc05758a26e784f7cfa554e76f175">NoNaNsFPMath</a> &amp;&amp; !<a class="code" href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">isKnownNeverNaN</a>(Src, *MRI))</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addReg(Src); },</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Mods); }  <span class="comment">// src_mods</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  }};</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;}</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;AMDGPUInstructionSelector::selectVOP3OpSelMods0(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  <span class="comment">// FIXME: Handle clamp and op_sel</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addReg(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()); },</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); }, <span class="comment">// src_mods</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); }  <span class="comment">// clamp</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  }};</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;}</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;AMDGPUInstructionSelector::selectVOP3OpSelMods(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  <span class="comment">// FIXME: Handle op_sel</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addReg(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()); },</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); } <span class="comment">// src_mods</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;  }};</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;}</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;AMDGPUInstructionSelector::selectSmrdImm(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;GEPInfo, 4&gt;</a> AddrInfo;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;  getAddrModeInfo(*Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>(), *MRI, AddrInfo);</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  <span class="keywordflow">if</span> (AddrInfo.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>() || AddrInfo[0].SgprParts.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() != 1)</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  <span class="keyword">const</span> GEPInfo &amp;GEPInfo = AddrInfo[0];</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">AMDGPU::isLegalSMRDImmOffset</a>(STI, GEPInfo.Imm))</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;  <span class="keywordtype">unsigned</span> PtrReg = GEPInfo.SgprParts[0];</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  int64_t EncodedImm = <a class="code" href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">AMDGPU::getSMRDEncodedOffset</a>(STI, GEPInfo.Imm);</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;    [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addReg(PtrReg); },</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;    [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(EncodedImm); }</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  }};</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;}</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;AMDGPUInstructionSelector::selectSmrdImm32(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;GEPInfo, 4&gt;</a> AddrInfo;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  getAddrModeInfo(*Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>(), *MRI, AddrInfo);</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  <span class="keywordflow">if</span> (AddrInfo.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>() || AddrInfo[0].SgprParts.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() != 1)</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;  <span class="keyword">const</span> GEPInfo &amp;GEPInfo = AddrInfo[0];</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  <span class="keywordtype">unsigned</span> PtrReg = GEPInfo.SgprParts[0];</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;  int64_t EncodedImm = <a class="code" href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">AMDGPU::getSMRDEncodedOffset</a>(STI, GEPInfo.Imm);</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(EncodedImm))</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;    [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addReg(PtrReg); },</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;    [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(EncodedImm); }</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  }};</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;}</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;AMDGPUInstructionSelector::selectSmrdSgpr(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;GEPInfo, 4&gt;</a> AddrInfo;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  getAddrModeInfo(*MI, *MRI, AddrInfo);</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  <span class="comment">// FIXME: We should shrink the GEP if the offset is known to be &lt;= 32-bits,</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;  <span class="comment">// then we can select all ptr + 32-bit offsets not just immediate offsets.</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;  <span class="keywordflow">if</span> (AddrInfo.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>() || AddrInfo[0].SgprParts.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() != 1)</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  <span class="keyword">const</span> GEPInfo &amp;GEPInfo = AddrInfo[0];</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <span class="keywordflow">if</span> (!GEPInfo.Imm || !<a class="code" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(GEPInfo.Imm))</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;  <span class="comment">// If we make it this far we have a load with an 32-bit immediate offset.</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;  <span class="comment">// It is OK to select this using a sgpr offset, because we have already</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  <span class="comment">// failed trying to select this load into one of the _IMM variants since</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;  <span class="comment">// the _IMM Patterns are considered before the _SGPR patterns.</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  <span class="keywordtype">unsigned</span> PtrReg = GEPInfo.SgprParts[0];</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> OffsetReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII.get(AMDGPU::S_MOV_B32), OffsetReg)</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;          .addImm(GEPInfo.Imm);</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addReg(PtrReg); },</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;    [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addReg(OffsetReg); }</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;  }};</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;}</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">bool</span> Signed&gt;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;AMDGPUInstructionSelector::selectFlatOffsetImpl(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a> <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a> = {{</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addReg(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()); },</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); },  <span class="comment">// offset</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); }  <span class="comment">// slc</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    }};</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;  <span class="keywordflow">if</span> (!STI.<a class="code" href="classllvm_1_1GCNSubtarget.html#a1b42b67d0df8ad1a351bbdc503c115a1">hasFlatInstOffsets</a>())</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;    <span class="keywordflow">return</span> Default;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OpDef = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;  <span class="keywordflow">if</span> (!OpDef || OpDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::G_PTR_ADD)</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;    <span class="keywordflow">return</span> Default;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> =</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;    <a class="code" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">getConstantVRegVal</a>(OpDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *MRI);</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  <span class="keywordflow">if</span> (!Offset.<a class="code" href="classllvm_1_1Optional.html#aa03af50526469136312b496ed6b05863">hasValue</a>())</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;    <span class="keywordflow">return</span> Default;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;  <span class="keywordtype">unsigned</span> AddrSpace = (*MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>())-&gt;<a class="code" href="DataLayout_8cpp.html#a2bd8372460a72cab8cbb74b616db6880">getAddrSpace</a>();</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;  <span class="keywordflow">if</span> (!TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a0ec4ca72e0920bcfea55c4f848f31c6b">isLegalFLATOffset</a>(Offset.<a class="code" href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">getValue</a>(), AddrSpace, <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>))</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> BasePtr = OpDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addReg(BasePtr); },</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Offset.<a class="code" href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">getValue</a>()); },</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); }  <span class="comment">// slc</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;    }};</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;}</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;AMDGPUInstructionSelector::selectFlatOffset(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;  <span class="keywordflow">return</span> selectFlatOffsetImpl&lt;false&gt;(Root);</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;}</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;AMDGPUInstructionSelector::selectFlatOffsetSigned(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;  <span class="keywordflow">return</span> selectFlatOffsetImpl&lt;true&gt;(Root);</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;}</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;</div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a4c8635ae6e8dd81e588dfd7c6a18df21"> 2089</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a4c8635ae6e8dd81e588dfd7c6a18df21">isStackPtrRelative</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;PtrInfo) {</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;  <span class="keyword">auto</span> PSV = PtrInfo.<a class="code" href="structllvm_1_1MachinePointerInfo.html#a80f65d6bf5e507ea21658108377b48e0">V</a>.<a class="code" href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">dyn_cast</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a> *&gt;();</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;  <span class="keywordflow">return</span> PSV &amp;&amp; PSV-&gt;<a class="code" href="classllvm_1_1PseudoSourceValue.html#a9960e9de1538cbfcc9cc426c9b1c2cf7">isStack</a>();</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;}</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;AMDGPUInstructionSelector::selectMUBUFScratchOffen(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = 0;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *MRI, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(Offset))) {</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> HighBits = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;    <span class="comment">// TODO: Should this be inside the render function? The iterator seems to</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;    <span class="comment">// move.</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII.get(AMDGPU::V_MOV_B32_e32),</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;            HighBits)</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;      .addImm(Offset &amp; ~4095);</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;    <span class="keywordflow">return</span> {{[=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// rsrc</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;               MIB.addReg(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>());</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;             },</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;             [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// vaddr</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;               MIB.addReg(HighBits);</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;             },</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;             [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// soffset</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;               <span class="keyword">const</span> <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;PtrInfo = MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a2379cc7655115ddb345a664db355c2a0">getPointerInfo</a>();</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;               <a class="code" href="classllvm_1_1Register.html">Register</a> SOffsetReg = <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a4c8635ae6e8dd81e588dfd7c6a18df21">isStackPtrRelative</a>(PtrInfo)</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;                                         ? Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>()</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;                                         : Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>();</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;               MIB.addReg(SOffsetReg);</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;             },</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;             [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// offset</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;               MIB.addImm(Offset &amp; 4095);</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;             }}};</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;  }</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Offset == 0);</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <span class="comment">// Try to fold a frame index directly into the MUBUF vaddr field, and any</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  <span class="comment">// offsets.</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int&gt;</a> FI;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> VAddr = Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RootDef = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1InstructionSelector.html#a2cd7728e702b1492235a5b8968ecb59d">isBaseWithConstantOffset</a>(Root, *MRI)) {</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS = RootDef-&gt;getOperand(1);</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS = RootDef-&gt;getOperand(2);</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LHSDef = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RHSDef = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(RHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;      <span class="keywordflow">if</span> (LHSDef &amp;&amp; RHSDef) {</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;        int64_t PossibleOffset =</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;            RHSDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">getSExtValue</a>();</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(PossibleOffset) &amp;&amp;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;            (!STI.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3c9cd4a438837eb5883a8b62107e8219">privateMemoryResourceIsRangeChecked</a>() ||</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;             <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a>-&gt;signBitIsZero(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;          <span class="keywordflow">if</span> (LHSDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_FRAME_INDEX)</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;            FI = LHSDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;          <span class="keywordflow">else</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;            VAddr = LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;          Offset = PossibleOffset;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;        }</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;      }</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RootDef-&gt;getOpcode() == AMDGPU::G_FRAME_INDEX) {</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;      FI = RootDef-&gt;getOperand(1).getIndex();</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;    }</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;  }</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;  <span class="comment">// If we don&#39;t know this private access is a local stack object, it needs to</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;  <span class="comment">// be relative to the entry point&#39;s scratch wave offset register.</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;  <span class="comment">// TODO: Should split large offsets that don&#39;t fit like above.</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;  <span class="comment">// TODO: Don&#39;t use scratch wave offset just because the offset didn&#39;t fit.</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SOffset = FI.<a class="code" href="classllvm_1_1Optional.html#aa03af50526469136312b496ed6b05863">hasValue</a>() ? Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>()</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;                                   : Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>();</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;  <span class="keywordflow">return</span> {{[=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// rsrc</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;             MIB.addReg(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>());</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;           },</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;           [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// vaddr</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;             <span class="keywordflow">if</span> (FI.<a class="code" href="classllvm_1_1Optional.html#aa03af50526469136312b496ed6b05863">hasValue</a>())</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;               MIB.addFrameIndex(FI.<a class="code" href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">getValue</a>());</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;             <span class="keywordflow">else</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;               MIB.addReg(VAddr);</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;           },</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;           [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// soffset</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;             MIB.addReg(SOffset);</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;           },</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;           [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// offset</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;             MIB.addImm(Offset);</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;           }}};</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;}</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::isDSOffsetLegal(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;                                                int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;                                                <span class="keywordtype">unsigned</span> OffsetBits)<span class="keyword"> const </span>{</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;  <span class="keywordflow">if</span> ((OffsetBits == 16 &amp;&amp; !<a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)) ||</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;      (OffsetBits == 8 &amp;&amp; !<a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)))</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1GCNSubtarget.html#a10f2e810ecf2f7e2bb9150ed2c5b622a">hasUsableDSOffset</a>() || STI.<a class="code" href="classllvm_1_1GCNSubtarget.html#a1a905685dd1e80d0d65b2d02865b365f">unsafeDSOffsetFoldingEnabled</a>())</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;  <span class="comment">// On Southern Islands instruction with a negative base value and an offset</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;  <span class="comment">// don&#39;t seem to work.</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a>-&gt;signBitIsZero(Base.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;}</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;AMDGPUInstructionSelector::selectMUBUFScratchOffset(</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = 0;</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *MRI, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(Offset)) ||</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;      !<a class="code" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(Offset))</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    <span class="keywordflow">return</span> {};</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;PtrInfo = MMO-&gt;getPointerInfo();</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SOffsetReg = <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a4c8635ae6e8dd81e588dfd7c6a18df21">isStackPtrRelative</a>(PtrInfo)</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;                            ? Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>()</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;                            : Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>();</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;        MIB.addReg(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>());</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;      },                                                         <span class="comment">// rsrc</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addReg(SOffsetReg); }, <span class="comment">// soffset</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Offset); }      <span class="comment">// offset</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;  }};</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;}</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;AMDGPUInstructionSelector::selectDS1Addr1Offset(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RootDef = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;  <span class="keywordflow">if</span> (!RootDef) {</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;    <span class="keywordflow">return</span> {{</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;        [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(Root); },</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;        [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); }</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;      }};</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  }</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;  int64_t ConstAddr = 0;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1InstructionSelector.html#a2cd7728e702b1492235a5b8968ecb59d">isBaseWithConstantOffset</a>(Root, *MRI)) {</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS = RootDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS = RootDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LHSDef = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RHSDef = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(RHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;    <span class="keywordflow">if</span> (LHSDef &amp;&amp; RHSDef) {</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;      int64_t PossibleOffset =</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;        RHSDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">getSExtValue</a>();</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;      <span class="keywordflow">if</span> (isDSOffsetLegal(*MRI, LHS, PossibleOffset, 16)) {</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;        <span class="comment">// (add n0, c0)</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;        <span class="keywordflow">return</span> {{</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;            [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(LHS); },</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;            [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(PossibleOffset); }</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;          }};</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;      }</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;    }</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RootDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_SUB) {</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *MRI, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(ConstAddr))) {</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;  }</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(Root); },</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); }</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;    }};</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;}</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="keywordtype">void</span> AMDGPUInstructionSelector::renderTruncImm32(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;                                                 <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a> CstVal = <a class="code" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">getConstantVRegVal</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *MRI);</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CstVal &amp;&amp; <span class="stringliteral">&quot;Expected constant value&quot;</span>);</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CstVal.getValue());</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;}</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="keywordtype">void</span> AMDGPUInstructionSelector::renderNegateImm(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;                                                <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">getSExtValue</a>());</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;}</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="keywordtype">void</span> AMDGPUInstructionSelector::renderBitcastImm(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;                                                 <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpIdx == -1);</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_FCONSTANT)</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Op.<a class="code" href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">getFPImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#a7faf4e0334b77ab527e4b45e3a1f4d65">getValueAPF</a>().<a class="code" href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">bitcastToAPInt</a>().<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>());</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_CONSTANT &amp;&amp; <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">getSExtValue</a>());</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;  }</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;}</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="keywordtype">void</span> AMDGPUInstructionSelector::renderPopcntImm(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;                                                <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#a4b001d9b458035fbbfc154d52d354ee9">getValue</a>().<a class="code" href="classllvm_1_1APInt.html#a7237782a64e78d98366d51252b16ca07">countPopulation</a>());</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;}</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment">/// This only really exists to satisfy DAG type checking machinery, so is a</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">/// no-op here.</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> AMDGPUInstructionSelector::renderTruncTImm(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;                                                <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;}</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::isInlineImmediate16(int64_t Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">AMDGPU::isInlinableLiteral16</a>(Imm, STI.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;}</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::isInlineImmediate32(int64_t Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(Imm, STI.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;}</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::isInlineImmediate64(int64_t Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">AMDGPU::isInlinableLiteral64</a>(Imm, STI.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;}</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstructionSelector::isInlineImmediate(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  <span class="keywordflow">return</span> TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Imm);</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;}</div><div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a2bf7b2bd509d4268cef9571b5dbd42db"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg</a></div><div class="ttdeci">unsigned getScratchWaveOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00708">SIMachineFunctionInfo.h:708</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">llvm::AMDGPU::VGPRIndexMode::SRC0_ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00216">SIDefines.h:216</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a7865eed4af59689bb485202fdd7f2257"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a7865eed4af59689bb485202fdd7f2257">buildEXP</a></div><div class="ttdeci">static MachineInstr * buildEXP(const TargetInstrInfo &amp;TII, MachineInstr *Insert, unsigned Tgt, unsigned Reg0, unsigned Reg1, unsigned Reg2, unsigned Reg3, unsigned VM, bool Compr, unsigned Enabled, bool Done)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00783">AMDGPUInstructionSelector.cpp:783</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="namespacellvm_html_a443819cdc54f775be2d0836c16d3661e"><div class="ttname"><a href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">llvm::isUInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 32 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00385">MathExtras.h:385</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a10f2e810ecf2f7e2bb9150ed2c5b622a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a10f2e810ecf2f7e2bb9150ed2c5b622a">llvm::GCNSubtarget::hasUsableDSOffset</a></div><div class="ttdeci">bool hasUsableDSOffset() const</div><div class="ttdoc">True if the offset field of DS instructions works as expected. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00571">AMDGPUSubtarget.h:571</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_a6b334a5f83504ebc99cc59f4f333ff98"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a></div><div class="ttdeci">constexpr char Align[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mAlign. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00164">AMDGPUMetadata.h:164</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">llvm::CallingConv::AMDGPU_HS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL hull shaders (= tessellation control shaders). </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00218">CallingConv.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_ab4c5b0703011de771253a0a29f38fb41"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41">llvm::SIRegisterInfo::getVCC</a></div><div class="ttdeci">unsigned getVCC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01825">SIRegisterInfo.cpp:1825</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a3c9cd4a438837eb5883a8b62107e8219"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3c9cd4a438837eb5883a8b62107e8219">llvm::GCNSubtarget::privateMemoryResourceIsRangeChecked</a></div><div class="ttdeci">bool privateMemoryResourceIsRangeChecked() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00660">AMDGPUSubtarget.h:660</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a6dee2d9e1e2a288de903228075ac71de"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de">isConstant</a></div><div class="ttdeci">static bool isConstant(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l01490">AMDGPUInstructionSelector.cpp:1490</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_acb1b1dbf941aceb485fcd7b258bf9d7f"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#acb1b1dbf941aceb485fcd7b258bf9d7f">getDSShaderTypeValue</a></div><div class="ttdeci">static unsigned getDSShaderTypeValue(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l01025">AMDGPUInstructionSelector.cpp:1025</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00236">MachineOperand.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a217e0207d9cc8e046c2dccbf0e4bb198"><div class="ttname"><a href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">llvm::APInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Get zero extended value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01620">APInt.h:1620</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AMDGPU. </div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a3f583e2bb417139560bde043214d064a"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">llvm::MachineMemOperand::getAddrSpace</a></div><div class="ttdeci">unsigned getAddrSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00218">MachineMemOperand.h:218</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html">llvm::AMDGPUTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00032">AMDGPUTargetMachine.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679">llvm::SIInstrFlags::DS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00051">SIDefines.h:51</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="MIPatternMatch_8h_html"><div class="ttname"><a href="MIPatternMatch_8h.html">MIPatternMatch.h</a></div></div>
<div class="ttc" id="classllvm_1_1InstructionSelector_html_a3c8bd04d6182464498387ff5b9ffbd51"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">llvm::InstructionSelector::MF</a></div><div class="ttdeci">MachineFunction * MF</div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8h_source.html#l00399">InstructionSelector.h:399</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstructionSelector_html_a978498ac91a6e163a70f06bf1259e224"><div class="ttname"><a href="classllvm_1_1AMDGPUInstructionSelector.html#a978498ac91a6e163a70f06bf1259e224">llvm::AMDGPUInstructionSelector::select</a></div><div class="ttdeci">bool select(MachineInstr &amp;I) override</div><div class="ttdoc">Select the (possibly generic) instruction I to only use target-specific opcodes. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l01769">AMDGPUInstructionSelector.cpp:1769</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013">llvm::RegState::Dead</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00047">MachineInstrBuilder.h:47</a></div></div>
<div class="ttc" id="Type_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4f5ecc82c0deb906cdb3bbb581b41450"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg</a></div><div class="ttdeci">unsigned getStackPtrOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00730">SIMachineFunctionInfo.h:730</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968">llvm::AMDGPUISD::DS_ORDERED_COUNT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00500">AMDGPUISelLowering.h:500</a></div></div>
<div class="ttc" id="classllvm_1_1InstructionSelector_html_a9bb1c3042ce2fe54dc9cf0c40d54b887"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#a9bb1c3042ce2fe54dc9cf0c40d54b887">llvm::InstructionSelector::setupMF</a></div><div class="ttdeci">virtual void setupMF(MachineFunction &amp;mf, GISelKnownBits &amp;KB, CodeGenCoverage &amp;covinfo)</div><div class="ttdoc">Setup per-MF selector state. </div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8h_source.html#l00406">InstructionSelector.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a2f83ccee722f5accb98f8171f13c3e9f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">llvm::LLT::getScalarSizeInBits</a></div><div class="ttdeci">unsigned getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00142">LowLevelTypeImpl.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a06556397154ef3800c57f0e8dc4b602a"><div class="ttname"><a href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">llvm::LLT::isScalar</a></div><div class="ttdeci">bool isScalar() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00091">LowLevelTypeImpl.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a021be99fec633060e46fd3c482c1c3bc"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">llvm::GCNSubtarget::useVGPRIndexMode</a></div><div class="ttdeci">bool useVGPRIndexMode() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00569">AMDGPUSubtarget.cpp:569</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00363">MachineOperand.h:363</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ad92f160316221fd4090520bb2b3cefc5"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ad92f160316221fd4090520bb2b3cefc5">llvm::CmpInst::ICMP_ULE</a></div><div class="ttdoc">unsigned less or equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00758">InstrTypes.h:758</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e">llvm::CmpInst::ICMP_ULT</a></div><div class="ttdoc">unsigned less than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00757">InstrTypes.h:757</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a7a1ac8a07c8ce92e71dc9769d2932ae0"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">llvm::MachineMemOperand::getSize</a></div><div class="ttdeci">uint64_t getSize() const</div><div class="ttdoc">Return the size in bytes of the memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00221">MachineMemOperand.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="namespacellvm_1_1MIPatternMatch_html_aa9bd186f4281a367fb872d17d0e7728b"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">llvm::MIPatternMatch::mi_match</a></div><div class="ttdeci">bool mi_match(Reg R, const MachineRegisterInfo &amp;MRI, Pattern &amp;&amp;P)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00024">MIPatternMatch.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a627e6584be398e0555f4b38d8f26f546"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">llvm::SIRegisterInfo::getConstrainedRegClassForOperand</a></div><div class="ttdeci">const TargetRegisterClass * getConstrainedRegClassForOperand(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01815">SIRegisterInfo.cpp:1815</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdoc">C - The default llvm calling convention, compatible with C. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00393">MachineOperand.h:393</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8">llvm::CallingConv::AMDGPU_LS</a></div><div class="ttdoc">Calling convention used for AMDPAL vertex shader if tessellation is in use. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00226">CallingConv.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaee820701392c55ad54235d3d7201206"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00383">MachineOperand.h:383</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a159d821a069308174b5ff7c55f896627"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a159d821a069308174b5ff7c55f896627">getBufferStoreOpcode</a></div><div class="ttdeci">static unsigned getBufferStoreOpcode(LLT Ty, const unsigned MemSize, const bool Offen)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00825">AMDGPUInstructionSelector.cpp:825</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_aab0b8fe13f031662fdeeaecf918ac245"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#aab0b8fe13f031662fdeeaecf918ac245">getV_CMPOpcode</a></div><div class="ttdeci">static int getV_CMPOpcode(CmpInst::Predicate P, unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00667">AMDGPUInstructionSelector.cpp:667</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstructionSelector_html_a0cfc6e66fc7bd04b778009a6a8bf9b71"><div class="ttname"><a href="classllvm_1_1AMDGPUInstructionSelector.html#a0cfc6e66fc7bd04b778009a6a8bf9b71">llvm::AMDGPUInstructionSelector::getName</a></div><div class="ttdeci">static const char * getName()</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad43bf1af480830a4d6604e969e3f38e9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">llvm::MachineInstr::isPHI</a></div><div class="ttdeci">bool isPHI() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01079">MachineInstr.h:1079</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0480d6290cd95e40641f2af7a18fb764"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02819">SIInstrInfo.cpp:2819</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1PointerUnion_html_a47a37d4a29c6d015b0ec9b0e722110fe"><div class="ttname"><a href="classllvm_1_1PointerUnion.html#a47a37d4a29c6d015b0ec9b0e722110fe">llvm::PointerUnion::get</a></div><div class="ttdeci">T get() const</div><div class="ttdoc">Returns the value of the specified pointer type. </div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00194">PointerUnion.h:194</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a38643010cd736ca747aae67aa7fff3f8"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a38643010cd736ca747aae67aa7fff3f8">extractGLC</a></div><div class="ttdeci">static unsigned extractGLC(unsigned AuxiliaryData)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00809">AMDGPUInstructionSelector.cpp:809</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad3008c73231cdb4922d197fe56525364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad3008c73231cdb4922d197fe56525364">llvm::MachineOperand::isInternalRead</a></div><div class="ttdeci">bool isInternalRead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00429">MachineOperand.h:429</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">llvm::CallingConv::AMDGPU_GS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL geometry shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00202">CallingConv.h:202</a></div></div>
<div class="ttc" id="DataLayout_8cpp_html_a2bd8372460a72cab8cbb74b616db6880"><div class="ttname"><a href="DataLayout_8cpp.html#a2bd8372460a72cab8cbb74b616db6880">getAddrSpace</a></div><div class="ttdeci">static unsigned getAddrSpace(StringRef R)</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8cpp_source.html#l00224">DataLayout.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstructionSelector_html_a203023216032eb2fbf52960b97876e8b"><div class="ttname"><a href="classllvm_1_1AMDGPUInstructionSelector.html#a203023216032eb2fbf52960b97876e8b">llvm::AMDGPUInstructionSelector::AMDGPUInstructionSelector</a></div><div class="ttdeci">AMDGPUInstructionSelector(const GCNSubtarget &amp;STI, const AMDGPURegisterBankInfo &amp;RBI, const AMDGPUTargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00049">AMDGPUInstructionSelector.cpp:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a04097b4ec5e8da48a2fb3c407900f938"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">llvm::AMDGPU::isInlinableLiteral16</a></div><div class="ttdeci">bool isInlinableLiteral16(int16_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01186">AMDGPUBaseInfo.cpp:1186</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_abd6aa9da048ef7a4faeaac6484d5c9a6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">llvm::MachineOperand::isEarlyClobber</a></div><div class="ttdeci">bool isEarlyClobber() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00434">MachineOperand.h:434</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a905ab9a0629b7a9e2e6191462cdddfd7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">llvm::SIRegisterInfo::getRegClassForSizeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForSizeOnBank(unsigned Size, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01765">SIRegisterInfo.cpp:1765</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ad6731c7dd02dcf37c9fd46141a31bb42"><div class="ttname"><a href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">llvm::LLT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00095">LowLevelTypeImpl.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1PointerUnion_html_a9147352f78d98ee246f25d3300e0aaba"><div class="ttname"><a href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">llvm::PointerUnion::dyn_cast</a></div><div class="ttdeci">T dyn_cast() const</div><div class="ttdoc">Returns the current pointer if it is of the specified pointer type, otherwises returns null...</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00201">PointerUnion.h:201</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a70acffa11485708727d21380f7b784d0"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">llvm::MachineIRBuilder::setInsertPt</a></div><div class="ttdeci">void setInsertPt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II)</div><div class="ttdoc">Set the insertion point before the specified position. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00051">MachineIRBuilder.cpp:51</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a45196db8d0526bb15f9684498739ce42"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a></div><div class="ttdeci">static bool shouldUseAndMask(unsigned Size, unsigned &amp;Mask)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l01300">AMDGPUInstructionSelector.cpp:1300</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8h_html"><div class="ttname"><a href="AMDGPUInstructionSelector_8h.html">AMDGPUInstructionSelector.h</a></div><div class="ttdoc">This file declares the targeting of the InstructionSelector class for AMDGPU. </div></div>
<div class="ttc" id="classllvm_1_1InstructionSelector_html_a2cd7728e702b1492235a5b8968ecb59d"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#a2cd7728e702b1492235a5b8968ecb59d">llvm::InstructionSelector::isBaseWithConstantOffset</a></div><div class="ttdeci">bool isBaseWithConstantOffset(const MachineOperand &amp;Root, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdoc">Return true if the specified operand is a G_PTR_ADD with a G_CONSTANT on the right-hand side...</div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8cpp_source.html#l00057">InstructionSelector.cpp:57</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">llvm::CmpInst::ICMP_NE</a></div><div class="ttdoc">not equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00754">InstrTypes.h:754</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a878403638ab65500c736343a57678bdb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">llvm::MachineOperand::getFPImm</a></div><div class="ttdeci">const ConstantFP * getFPImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00545">MachineOperand.h:545</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a59d58476fa296c371dd79fa565547c3c"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a59d58476fa296c371dd79fa565547c3c">getBufferStoreFormatOpcode</a></div><div class="ttdeci">static unsigned getBufferStoreFormatOpcode(LLT Ty, const unsigned MemSize, const bool Offen)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00845">AMDGPUInstructionSelector.cpp:845</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a></div><div class="ttdoc">Address space for 32-bit constant memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00279">AMDGPU.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a85eb6ee9f537a283b2ba9964c54ab2f2"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00107">MachineInstrBuilder.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a8970a99110a2d04fd4c39c47919068f0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00129">SIRegisterInfo.h:129</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a1ab538c256c3204b950075744d5b2b16"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div><div class="ttdeci">#define GET_GLOBALISEL_PREDICATES_INIT</div></div>
<div class="ttc" id="AMDGPURegisterInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a></div><div class="ttdoc">TargetRegisterInfo interface that is implemented by all hw codegen targets. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="GISelKnownBits_8h_html"><div class="ttname"><a href="GISelKnownBits_8h.html">GISelKnownBits.h</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a></div><div class="ttdoc">Address space for region memory. (GDS) </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00273">AMDGPU.h:273</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00042">AMDGPURegisterBankInfo.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_aaf9cc05758a26e784f7cfa554e76f175"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#aaf9cc05758a26e784f7cfa554e76f175">llvm::TargetOptions::NoNaNsFPMath</a></div><div class="ttdeci">unsigned NoNaNsFPMath</div><div class="ttdoc">NoNaNsFPMath - This flag is enabled when the -enable-no-nans-fp-math flag is specified on the command...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00150">TargetOptions.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1MIPatternMatch_html_aa4c112f320291aedb8199bdcdaffa9a8"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aa4c112f320291aedb8199bdcdaffa9a8">llvm::MIPatternMatch::m_Copy</a></div><div class="ttdeci">UnaryOp_match&lt; SrcTy, TargetOpcode::COPY &gt; m_Copy(SrcTy &amp;&amp;Src)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00319">MIPatternMatch.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a53fe77055b01a82e1a53e7798cef110a"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC, LLT) const override</div><div class="ttdoc">Get a register bank that covers RC. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00217">AMDGPURegisterBankInfo.cpp:217</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a277f9aabec137ba6ece9d37cd2e0172c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a277f9aabec137ba6ece9d37cd2e0172c">llvm::SIRegisterInfo::getRegClassForTypeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForTypeOnBank(LLT Ty, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00260">SIRegisterInfo.h:260</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a52921494ed817c48aa6e4bc9cb8d01bf"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">llvm::MachineRegisterInfo::getRegClassOrRegBank</a></div><div class="ttdeci">const RegClassOrRegBank &amp; getRegClassOrRegBank(unsigned Reg) const</div><div class="ttdoc">Return the register bank or register class of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00665">MachineRegisterInfo.h:665</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html_ac2715cb9db335f2afd360e6b5c11e480"><div class="ttname"><a href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">llvm::Optional::getValue</a></div><div class="ttdeci">const T &amp; getValue() const LLVM_LVALUE_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00255">Optional.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ac0ca0a03e016a6da0766af3c725a7c47"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">MachineFunction &amp; getMF()</div><div class="ttdoc">Getter for the function we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00253">MachineIRBuilder.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html_ae22f493ba8327ce92e87d3b96bce7017"><div class="ttname"><a href="classllvm_1_1Instruction.html#ae22f493ba8327ce92e87d3b96bce7017">llvm::Instruction::getMetadata</a></div><div class="ttdeci">MDNode * getMetadata(unsigned KindID) const</div><div class="ttdoc">Get the metadata of given kind attached to this Instruction. </div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00244">Instruction.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstructionSelector_html_a10f74c150e458dd9d8bc77306dd992c3"><div class="ttname"><a href="classllvm_1_1AMDGPUInstructionSelector.html#a10f74c150e458dd9d8bc77306dd992c3">llvm::AMDGPUInstructionSelector::setupMF</a></div><div class="ttdeci">void setupMF(MachineFunction &amp;MF, GISelKnownBits &amp;KB, CodeGenCoverage &amp;CoverageInfo) override</div><div class="ttdoc">Setup per-MF selector state. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00067">AMDGPUInstructionSelector.cpp:67</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_a4b001d9b458035fbbfc154d52d354ee9"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#a4b001d9b458035fbbfc154d52d354ee9">llvm::ConstantInt::getValue</a></div><div class="ttdeci">const APInt &amp; getValue() const</div><div class="ttdoc">Return the constant as an APInt value reference. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00137">Constants.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_afcb818bd3e34498f8f72ca555a36d5eb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">llvm::MachineOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const</div><div class="ttdoc">isFPImm - Tests if this is a MO_FPImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00325">MachineOperand.h:325</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a4b7ead7725a07da4240f0edea1e4a2d6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">llvm::SIRegisterInfo::getRegSplitParts</a></div><div class="ttdeci">ArrayRef&lt; int16_t &gt; getRegSplitParts(const TargetRegisterClass *RC, unsigned EltSize) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01504">SIRegisterInfo.cpp:1504</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00038">AMDGPUInstructionSelector.cpp:38</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ae431b2e8fc0aee94b01cece42984d2dd"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">llvm::GCNSubtarget::hasAddNoCarry</a></div><div class="ttdeci">bool hasAddNoCarry() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00767">AMDGPUSubtarget.h:767</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a92eaf16a3f17dbb2598ffdbdd8f196d3"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">llvm::AMDGPURegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel, unsigned NumRegs=1)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00075">AMDGPURegisterInfo.cpp:75</a></div></div>
<div class="ttc" id="namespacellvm_html_aa3a1f79eb5e89f41ad5a3d8e9b2a367a"><div class="ttname"><a href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">llvm::getUndefRegState</a></div><div class="ttdeci">unsigned getUndefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00482">MachineInstrBuilder.h:482</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1InstructionSelector_html_a9bf2cf760707716772ee94d72c0882b8"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">llvm::InstructionSelector::CoverageInfo</a></div><div class="ttdeci">CodeGenCoverage * CoverageInfo</div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8h_source.html#l00397">InstructionSelector.h:397</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00154">MachineOperand.cpp:154</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a152bcf1324cf8cd743a20c879a77de5b"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a152bcf1324cf8cd743a20c879a77de5b">llvm::MachineMemOperand::getValue</a></div><div class="ttdeci">const Value * getValue() const</div><div class="ttdoc">Return the base address of the memory access. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00200">MachineMemOperand.h:200</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f">llvm::CallingConv::AMDGPU_CS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL compute shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00208">CallingConv.h:208</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a430daa77692b7b25f93a72d83e51964f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a430daa77692b7b25f93a72d83e51964f">llvm::MachineIRBuilder::getInsertPt</a></div><div class="ttdeci">MachineBasicBlock::iterator getInsertPt()</div><div class="ttdoc">Current insertion point for new instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00292">MachineIRBuilder.h:292</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_ad273344367503462a1d497330b2d7a7f"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#ad273344367503462a1d497330b2d7a7f">extractDLC</a></div><div class="ttdeci">static unsigned extractDLC(unsigned AuxiliaryData)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00817">AMDGPUInstructionSelector.cpp:817</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00691">APFloat.h:691</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a0c71068f31a85453c97cfb17a44746b0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">llvm::GCNSubtarget::hasScalarCompareEq64</a></div><div class="ttdeci">bool hasScalarCompareEq64() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00946">AMDGPUSubtarget.h:946</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aec748fa81e1488192450f0b2a8d1aeca"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00114">MachineInstrBuilder.h:114</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aedabe9a341c4f2ec7f3604472d597651"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">llvm::AMDGPU::getSMRDEncodedOffset</a></div><div class="ttdeci">int64_t getSMRDEncodedOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01250">AMDGPUBaseInfo.cpp:1250</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_af4cb2c8159c390d78b6a547ac87179ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">llvm::AMDGPU::isInlinableLiteral64</a></div><div class="ttdeci">bool isInlinableLiteral64(int64_t Literal, bool HasInv2Pi)</div><div class="ttdoc">Is this literal inlinable. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01143">AMDGPUBaseInfo.cpp:1143</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_ac09a21c371a9c535cbc13e8f82503aec"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#ac09a21c371a9c535cbc13e8f82503aec">llvm::ConstantInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Return the constant as a 64-bit unsigned integer value after it has been zero extended as appropriate...</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00148">Constants.h:148</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="namespacellvm_html_a0a516592563eb2b1d624821d400e9ed1"><div class="ttname"><a href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">llvm::isUInt&lt; 8 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 8 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00379">MathExtras.h:379</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abed10acdf0b7b55818ce0179b3f57331"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abed10acdf0b7b55818ce0179b3f57331">llvm::MachineInstr::isPreISelOpcode</a></div><div class="ttdeci">bool isPreISelOpcode(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this is an instruction that should go through the usual legalization steps...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00648">MachineInstr.h:648</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a7237782a64e78d98366d51252b16ca07"><div class="ttname"><a href="classllvm_1_1APInt.html#a7237782a64e78d98366d51252b16ca07">llvm::APInt::countPopulation</a></div><div class="ttdeci">unsigned countPopulation() const</div><div class="ttdoc">Count the number of bits set. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01715">APInt.h:1715</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abee1c3236731101b249f6eeffd8cd7ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a super-class of or equal to this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00135">TargetRegisterInfo.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa2d3a60e597b4a6cf24ee4ac12d2cdbf"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">llvm::MachineOperand::isDebug</a></div><div class="ttdeci">bool isDebug() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00444">MachineOperand.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ab091d06c5b52257a9fa4cb43be26d93a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">llvm::MachineIRBuilder::buildInstr</a></div><div class="ttdeci">MachineInstrBuilder buildInstr(unsigned Opcode)</div><div class="ttdoc">Build and insert &lt;empty&gt; = Opcode &lt;empty&gt;. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00074">MachineIRBuilder.cpp:74</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_a80f65d6bf5e507ea21658108377b48e0"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#a80f65d6bf5e507ea21658108377b48e0">llvm::MachinePointerInfo::V</a></div><div class="ttdeci">PointerUnion&lt; const Value *, const PseudoSourceValue * &gt; V</div><div class="ttdoc">This is the IR pointer value for the access, or it is null if unknown. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00040">MachineMemOperand.h:40</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="namespacellvm_html_a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::NoneType::None</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="AMDGPUGlobalISelUtils_8h_html"><div class="ttname"><a href="AMDGPUGlobalISelUtils_8h.html">AMDGPUGlobalISelUtils.h</a></div></div>
<div class="ttc" id="classllvm_1_1Base_html"><div class="ttname"><a href="classllvm_1_1Base.html">Base</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a32ea768fbb182d6bbe3ff85ae1eb7031"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">llvm::MachineOperand::isCImm</a></div><div class="ttdeci">bool isCImm() const</div><div class="ttdoc">isCImm - Test if this is a MO_CImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00323">MachineOperand.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="structllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00022">KnownBits.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a55c87ec01cfedf7c509d68763d1e0ac3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">llvm::AMDGPU::getMUBUFOpcode</a></div><div class="ttdeci">int getMUBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00192">AMDGPUBaseInfo.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a999795324f5e7c578a97992d780080f1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">llvm::MachineInstr::hasOneMemOperand</a></div><div class="ttdeci">bool hasOneMemOperand() const</div><div class="ttdoc">Return true if this instruction has exactly one MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00582">MachineInstr.h:582</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aebef6622b875c0b7e2e3a5412e377917"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">llvm::MachineIRBuilder::setInstr</a></div><div class="ttdeci">void setInstr(MachineInstr &amp;MI)</div><div class="ttdoc">Set the insertion point to before MI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00043">MachineIRBuilder.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a66e6c2873abeda6a86256fd571f3bac0"><div class="ttname"><a href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">llvm::LLT::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00089">LowLevelTypeImpl.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses. </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00732">InstrTypes.h:732</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">llvm::AMDGPUSubtarget::GFX10</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00059">AMDGPUSubtarget.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ace4de1de19cbe837c578fb3654b6c998"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">llvm::GCNSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00452">AMDGPUSubtarget.h:452</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6b80a63a15baed24b80b6a1f2b127f45"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6b80a63a15baed24b80b6a1f2b127f45">llvm::MachineRegisterInfo::getRegBankOrNull</a></div><div class="ttdeci">const RegisterBank * getRegBankOrNull(unsigned Reg) const</div><div class="ttdoc">Return the register bank of Reg, or null if Reg has not been assigned a register bank or has been ass...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00657">MachineRegisterInfo.h:657</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a3f6b33151573e94a6ef7f14b809dbe70"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3f6b33151573e94a6ef7f14b809dbe70">llvm::SIInstrFlags::EXP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00049">SIDefines.h:49</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_ac3f393518848c5060514d281624f84db"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#ac3f393518848c5060514d281624f84db">extractSWZ</a></div><div class="ttdeci">static unsigned extractSWZ(unsigned AuxiliaryData)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00821">AMDGPUInstructionSelector.cpp:821</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed8219ac18128c2d2a0003c52146ddb4"><div class="ttname"><a href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">llvm::LLT::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00157">LowLevelTypeImpl.h:157</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div><div class="ttdoc">The AMDGPU TargetMachine interface definition for hw codgen targets. </div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af2c351dad09a71aa08e1d85c67ae6e53"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false, bool isRenamable=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00779">MachineOperand.h:779</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a7ff290402c84552fd9fd3caedb9b00e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">llvm::AMDGPU::isLegalSMRDImmOffset</a></div><div class="ttdeci">bool isLegalSMRDImmOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01256">AMDGPUBaseInfo.cpp:1256</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01115">MachineInstr.h:1115</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a">llvm::CmpInst::ICMP_SGT</a></div><div class="ttdoc">signed greater than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00759">InstrTypes.h:759</a></div></div>
<div class="ttc" id="classllvm_1_1CodeGenCoverage_html"><div class="ttname"><a href="classllvm_1_1CodeGenCoverage.html">llvm::CodeGenCoverage</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGenCoverage_8h_source.html#l00020">CodeGenCoverage.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html_a7faf4e0334b77ab527e4b45e3a1f4d65"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#a7faf4e0334b77ab527e4b45e3a1f4d65">llvm::ConstantFP::getValueAPF</a></div><div class="ttdeci">const APFloat &amp; getValueAPF() const</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00302">Constants.h:302</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a469e271fba3a9b52dad4fa54eaf44e2b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">llvm::MachineInstr::addOperand</a></div><div class="ttdeci">void addOperand(MachineFunction &amp;MF, const MachineOperand &amp;Op)</div><div class="ttdoc">Add the specified operand to the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00199">MachineInstr.cpp:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203fa1be8a1ab79f4d1830526cc8d48960168"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa1be8a1ab79f4d1830526cc8d48960168">llvm::SISrcMods::ABS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00183">SIDefines.h:183</a></div></div>
<div class="ttc" id="InstructionSelectorImpl_8h_html"><div class="ttname"><a href="InstructionSelectorImpl_8h.html">InstructionSelectorImpl.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa5ff177bc1498508696aaf27235db3fc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00567">MachineInstr.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="FileCheck_8cpp_html_a1e23cc505a17287914489e2d7f7093ba"><div class="ttname"><a href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a></div><div class="ttdeci">static uint64_t add(uint64_t LeftOp, uint64_t RightOp)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00208">FileCheck.cpp:208</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a53a37d4bce0298f3ec4099611c75d7ac"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00431">RegisterBankInfo.h:431</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a></div><div class="ttdoc">Address space for local memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00276">AMDGPU.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">llvm::CallingConv::AMDGPU_PS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL pixel shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00205">CallingConv.h:205</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a705974ed9705792da912bb6aa9b6886e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">llvm::SIMachineFunctionInfo::getScratchRSrcReg</a></div><div class="ttdeci">unsigned getScratchRSrcReg() const</div><div class="ttdoc">Returns the physical register reserved for use as the resource descriptor for scratch accesses...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00699">SIMachineFunctionInfo.h:699</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a72da4095c519fd4ad6ec18be89393d1f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f">llvm::SIInstrInfo::getAddNoCarry</a></div><div class="ttdeci">MachineInstrBuilder getAddNoCarry(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned DestReg) const</div><div class="ttdoc">Return a partially built integer add instruction without carry. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06198">SIInstrInfo.cpp:6198</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a47760ffd22a82283df0f5da521feca2a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c">llvm::CmpInst::ICMP_SLT</a></div><div class="ttdoc">signed less than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00761">InstrTypes.h:761</a></div></div>
<div class="ttc" id="namespacellvm_html_a2a0be879cebaa17d623212f729b1d4b1"><div class="ttname"><a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a></div><div class="ttdeci">bool constrainSelectedInstRegOperands(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Mutate the newly-selected instruction I to constrain its (possibly generic) virtual register operands...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00111">Utils.cpp:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a9c1c1787b89fe414c257245abd6642bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9c1c1787b89fe414c257245abd6642bb">llvm::AMDGPU::getBaseWithConstantOffset</a></div><div class="ttdeci">std::tuple&lt; Register, unsigned, MachineInstr * &gt; getBaseWithConstantOffset(MachineRegisterInfo &amp;MRI, Register Reg)</div><div class="ttdoc">Returns Base register, constant offset, and offset def point. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUGlobalISelUtils_8cpp_source.html#l00017">AMDGPUGlobalISelUtils.cpp:17</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ad373665a83bc40b8ede45b23532244d5"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad373665a83bc40b8ede45b23532244d5">llvm::MachineIRBuilder::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc()</div><div class="ttdoc">Get the current instruction&amp;#39;s debug location. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00324">MachineIRBuilder.h:324</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a83b7b1113f9f59efaa7ef036dd4cfc1b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">llvm::MachineRegisterInfo::getUniqueVRegDef</a></div><div class="ttdeci">MachineInstr * getUniqueVRegDef(unsigned Reg) const</div><div class="ttdoc">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or nul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00411">MachineRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="Statistic_8cpp_html_a558f5c44426d0eb7abb82a65e8892d9a"><div class="ttname"><a href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a></div><div class="ttdeci">static bool Enabled</div><div class="ttdef"><b>Definition:</b> <a href="Statistic_8cpp_source.html#l00050">Statistic.cpp:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1GISelKnownBits_html"><div class="ttname"><a href="classllvm_1_1GISelKnownBits.html">llvm::GISelKnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="GISelKnownBits_8h_source.html#l00029">GISelKnownBits.h:29</a></div></div>
<div class="ttc" id="MachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class. </div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a765767c2535b2960404e43ac06025b75"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a></div><div class="ttdeci">static int sizeToSubRegIndex(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l01224">AMDGPUInstructionSelector.cpp:1224</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a2751d6136a2819749dcef65dc19a4246"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a2751d6136a2819749dcef65dc19a4246">llvm::CmpInst::ICMP_SLE</a></div><div class="ttdoc">signed less or equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00762">InstrTypes.h:762</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9960e9de1538cbfcc9cc426c9b1c2cf7"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9960e9de1538cbfcc9cc426c9b1c2cf7">llvm::PseudoSourceValue::isStack</a></div><div class="ttdeci">bool isStack() const</div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00069">PseudoSourceValue.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html">llvm::PseudoSourceValue</a></div><div class="ttdoc">Special value supplied for machine level alias analysis. </div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00036">PseudoSourceValue.h:36</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a9e3803c9a51b2e9c6d0c30ce894a53a0"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a9e3803c9a51b2e9c6d0c30ce894a53a0">extractSLC</a></div><div class="ttdeci">static unsigned extractSLC(unsigned AuxiliaryData)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00813">AMDGPUInstructionSelector.cpp:813</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2be4041e5133aa22135fa2890cc7aeae"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2be4041e5133aa22135fa2890cc7aeae">llvm::MachineInstr::addImplicitDefUseOperands</a></div><div class="ttdeci">void addImplicitDefUseOperands(MachineFunction &amp;MF)</div><div class="ttdoc">Add all implicit def and use operands to this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00102">MachineInstr.cpp:102</a></div></div>
<div class="ttc" id="CodeGen_2GlobalISel_2Utils_8h_html"><div class="ttname"><a href="CodeGen_2GlobalISel_2Utils_8h.html">Utils.h</a></div></div>
<div class="ttc" id="namespacellvm_html_ae7011440259cbae2e89a2a2c9bb93b74"><div class="ttname"><a href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">llvm::getConstantVRegVal</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getConstantVRegVal(unsigned VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT fits in int64_t returns it. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00207">Utils.cpp:207</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a1cd36a579f079f7f4506d9d097b2f0a8"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div><div class="ttdeci">#define GET_GLOBALISEL_TEMPORARIES_INIT</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1InstructionSelector_html"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html">llvm::InstructionSelector</a></div><div class="ttdoc">Provides the logic to select generic machine instructions. </div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8h_source.html#l00381">InstructionSelector.h:381</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">llvm::MipsISD::Ret</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00118">MipsISelLowering.h:118</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html_aa03af50526469136312b496ed6b05863"><div class="ttname"><a href="classllvm_1_1Optional.html#aa03af50526469136312b496ed6b05863">llvm::Optional::hasValue</a></div><div class="ttdeci">bool hasValue() const</div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00259">Optional.h:259</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_aef466388625883e4ee6ba4ae7b969606"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">llvm::AMDGPUSubtarget::hasInv2PiInlineImm</a></div><div class="ttdeci">bool hasInv2PiInlineImm() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00180">AMDGPUSubtarget.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00323">SIMachineFunctionInfo.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a2379cc7655115ddb345a664db355c2a0"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a2379cc7655115ddb345a664db355c2a0">llvm::MachineMemOperand::getPointerInfo</a></div><div class="ttdeci">const MachinePointerInfo &amp; getPointerInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00191">MachineMemOperand.h:191</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a940d8478e9124a309af6b98b9b1caef9"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">llvm::SIRegisterInfo::getBoolRC</a></div><div class="ttdeci">const TargetRegisterClass * getBoolRC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00270">SIRegisterInfo.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1MIPatternMatch_html_a04d383e8f4a37abbd0f5e1b2870e1da3"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">llvm::MIPatternMatch::m_ICst</a></div><div class="ttdeci">ConstantMatch m_ICst(int64_t &amp;Cst)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00055">MIPatternMatch.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a573bcd571c938fce863525330bbfc4b8"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a573bcd571c938fce863525330bbfc4b8">llvm::CmpInst::ICMP_UGE</a></div><div class="ttdoc">unsigned greater or equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00756">InstrTypes.h:756</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_aaab739d5e76cedd61b85b54d0bdc63c1"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a></div><div class="ttdeci">static unsigned getLogicalBitOpcode(unsigned Opc, bool Is64)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00238">AMDGPUInstructionSelector.cpp:238</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a448a4aa9f90dbde0f77fae45b1625d88"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">llvm::MachineIRBuilder::getMBB</a></div><div class="ttdeci">const MachineBasicBlock &amp; getMBB() const</div><div class="ttdoc">Getter for the basic block we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00278">MachineIRBuilder.h:278</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223">llvm::CallingConv::AMDGPU_VS</a></div><div class="ttdoc">Calling convention used for Mesa vertex shaders, or AMDPAL last shader stage before rasterization (ve...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00199">CallingConv.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00761">MachineOperand.h:761</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="NVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04572">NVPTXISelLowering.cpp:4572</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_afb84ad0ad64ed2a34f473bbacc268501"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">llvm::MachineInstrBuilder::cloneMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; cloneMemRefs(const MachineInstr &amp;OtherMI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00204">MachineInstrBuilder.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a001d31fcea92be51d2999826b806606f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">llvm::MachineOperand::setSubReg</a></div><div class="ttdeci">void setSubReg(unsigned subReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00469">MachineOperand.h:469</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203faf1ceb53a1b47dab205dc19070b47a1a6"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf1ceb53a1b47dab205dc19070b47a1a6">llvm::SISrcMods::NEG</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00182">SIDefines.h:182</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a1b42b67d0df8ad1a351bbdc503c115a1"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a1b42b67d0df8ad1a351bbdc503c115a1">llvm::GCNSubtarget::hasFlatInstOffsets</a></div><div class="ttdeci">bool hasFlatInstOffsets() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00711">AMDGPUSubtarget.h:711</a></div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a3b4b736315e94fd7120f6030d12a32"><div class="ttname"><a href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">llvm::isUInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 16 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00382">MathExtras.h:382</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="namespacellvm_html_a4c88ebe757c51044c4ad4275012e4593"><div class="ttname"><a href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">llvm::isKnownNeverNaN</a></div><div class="ttdeci">bool isKnownNeverNaN(const Value *V, const TargetLibraryInfo *TLI, unsigned Depth=0)</div><div class="ttdoc">Return true if the floating-point scalar value is not a NaN or if the floating-point vector value has...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTracking_8cpp_source.html#l03248">ValueTracking.cpp:3248</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">llvm::CmpInst::ICMP_EQ</a></div><div class="ttdoc">equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00753">InstrTypes.h:753</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_abd1b045c48536729160cbfc075852f4c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">llvm::SIRegisterInfo::getWaveMaskRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getWaveMaskRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00275">SIRegisterInfo.h:275</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">llvm::MCID::Add</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00176">MCInstrDesc.h:176</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a9d0bd109d96d0faea4a639d43910eaa0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9d0bd109d96d0faea4a639d43910eaa0">llvm::GCNSubtarget::ldsRequiresM0Init</a></div><div class="ttdeci">bool ldsRequiresM0Init() const</div><div class="ttdoc">Return if most LDS instructions have an m0 use that require m0 to be iniitalized. ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00749">AMDGPUSubtarget.h:749</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_acbf941f3063f77e3b9cc2c6dad202a87"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">llvm::MachineRegisterInfo::getRegClassOrNull</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassOrNull(unsigned Reg) const</div><div class="ttdoc">Return the register class of Reg, or null if Reg has not been assigned a register class yet...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00648">MachineRegisterInfo.h:648</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6f42f246e7fe1f60196d02fd63890a13"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">llvm::SIInstrInfo::isLegalMUBUFImmOffset</a></div><div class="ttdeci">static bool isLegalMUBUFImmOffset(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01009">SIInstrInfo.h:1009</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef3211d508bc541186b4e51a07ee3631"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef3211d508bc541186b4e51a07ee3631">llvm::MachineInstr::getIntrinsicID</a></div><div class="ttdeci">unsigned getIntrinsicID() const</div><div class="ttdoc">Returns the Intrinsic::ID for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01664">MachineInstr.h:1664</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01160">AMDGPUBaseInfo.cpp:1160</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdoc">Fast - This calling convention attempts to make calls as fast as possible (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00042">CallingConv.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a2bc91c8c4ae44be6b6fc4c6d9c01bc5f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">llvm::LLT::getNumElements</a></div><div class="ttdeci">uint16_t getNumElements() const</div><div class="ttdoc">Returns the number of elements in a vector LLT. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00099">LowLevelTypeImpl.h:99</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a4c8635ae6e8dd81e588dfd7c6a18df21"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a4c8635ae6e8dd81e588dfd7c6a18df21">isStackPtrRelative</a></div><div class="ttdeci">static bool isStackPtrRelative(const MachinePointerInfo &amp;PtrInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l02089">AMDGPUInstructionSelector.cpp:2089</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac7f2c1685c1ea793e22682038e2e3928"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac7f2c1685c1ea793e22682038e2e3928">llvm::TargetRegisterInfo::getConstrainedRegClassForOperand</a></div><div class="ttdeci">virtual const TargetRegisterClass * getConstrainedRegClassForOperand(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00971">TargetRegisterInfo.h:971</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0ec4ca72e0920bcfea55c4f848f31c6b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0ec4ca72e0920bcfea55c4f848f31c6b">llvm::SIInstrInfo::isLegalFLATOffset</a></div><div class="ttdeci">bool isLegalFLATOffset(int64_t Offset, unsigned AddrSpace, bool Signed) const</div><div class="ttdoc">Returns if Offset is legal for the subtarget as the offset to a FLAT encoded instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06296">SIInstrInfo.cpp:6296</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad">llvm::CmpInst::ICMP_UGT</a></div><div class="ttdoc">unsigned greater than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00755">InstrTypes.h:755</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdoc">setRegClass - Set the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00058">MachineRegisterInfo.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a9c5a2112c559ffbe2c7bbf5698b6482f"><div class="ttname"><a href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">llvm::APFloat::bitcastToAPInt</a></div><div class="ttdeci">APInt bitcastToAPInt() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01114">APFloat.h:1114</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00271">TargetRegisterInfo.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a1a905685dd1e80d0d65b2d02865b365f"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a1a905685dd1e80d0d65b2d02865b365f">llvm::GCNSubtarget::unsafeDSOffsetFoldingEnabled</a></div><div class="ttdeci">bool unsafeDSOffsetFoldingEnabled() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00575">AMDGPUSubtarget.h:575</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_aa8f4be0661aa64f5b1f20b15e93bb403"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">llvm::ConstantInt::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdoc">Return the constant as a 64-bit integer value after it has been sign extended as appropriate for the ...</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00156">Constants.h:156</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0af83aa690c458c5b3a8dc36ad3c3f9"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">llvm::MachineOperand::getCImm</a></div><div class="ttdeci">const ConstantInt * getCImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00540">MachineOperand.h:540</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdoc">Calling convention for AMDGPU code object kernels. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00211">CallingConv.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a1cfd8b1df608cb89b0acb94d29d447b3"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">llvm::RegisterBankInfo::constrainGenericRegister</a></div><div class="ttdeci">static const TargetRegisterClass * constrainGenericRegister(Register Reg, const TargetRegisterClass &amp;RC, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Constrain the (possibly generic) virtual register Reg to RC. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00132">RegisterBankInfo.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">llvm::MCID::Select</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00155">MCInstrDesc.h:155</a></div></div>
<div class="ttc" id="namespacellvm_html_a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">llvm::ThreadPriority::Default</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a00b15b8fd8f6bdeb4d8660e432b751c2"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a00b15b8fd8f6bdeb4d8660e432b751c2">isZero</a></div><div class="ttdeci">static bool isZero(Register Reg, MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00800">AMDGPUInstructionSelector.cpp:800</a></div></div>
<div class="ttc" id="InstructionSelector_8h_html"><div class="ttname"><a href="InstructionSelector_8h.html">InstructionSelector.h</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ac1aa7b798ba11d2e497d5cce6ce6d3dc"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac1aa7b798ba11d2e497d5cce6ce6d3dc">llvm::CmpInst::ICMP_SGE</a></div><div class="ttdoc">signed greater or equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00760">InstrTypes.h:760</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1">llvm::CallingConv::AMDGPU_ES</a></div><div class="ttdoc">Calling convention used for AMDPAL shader stage before geometry shader if geometry is in use...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00231">CallingConv.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
<div class="ttc" id="namespacellvm_html_a5542d44947f8d964b5ce3b20ea719b44"><div class="ttname"><a href="namespacellvm.html#a5542d44947f8d964b5ce3b20ea719b44">llvm::PowerOf2Ceil</a></div><div class="ttdeci">uint64_t PowerOf2Ceil(uint64_t A)</div><div class="ttdoc">Returns the power of two which is greater than or equal to the given value. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00691">MathExtras.h:691</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00378">MachineOperand.h:378</a></div></div>
<div class="ttc" id="classllvm_1_1PointerUnion_html"><div class="ttname"><a href="classllvm_1_1PointerUnion.html">llvm::PointerUnion</a></div><div class="ttdoc">A discriminated union of two or more pointer types, with the discriminator in the low bit of the poin...</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00156">PointerUnion.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af0d32d967ac31c4e6149c2adb89aa947"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">llvm::MachineOperand::getPredicate</a></div><div class="ttdeci">unsigned getPredicate() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00586">MachineOperand.h:586</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:28 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
