## =============================================================================
## Basys 3 Constraints File
## STM32-FPGA Co-Processing System
## Updated: 2026-01-15
## =============================================================================

## -----------------------------------------------------------------------------
## Clock Signal
## -----------------------------------------------------------------------------
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]

## -----------------------------------------------------------------------------
## Reset Button (BTNC as active-low reset)
## -----------------------------------------------------------------------------

## -----------------------------------------------------------------------------
## I2C Control Plane (JB Pmod Header)
## External 4.7k pull-ups required on SDA and SCL
## -----------------------------------------------------------------------------
## JB1 - SCL

## JB2 - SDA (bidirectional)

## -----------------------------------------------------------------------------
## SPI Data Plane (JA Pmod Header) - Existing
## -----------------------------------------------------------------------------
## JA1 - CS (input from STM32)

## JA2 - MOSI (input from STM32)

## JA3 - MISO (output to STM32)

## JA4 - SCLK (input from STM32)

## -----------------------------------------------------------------------------
## LEDs
## -----------------------------------------------------------------------------

## -----------------------------------------------------------------------------
## Switches
## -----------------------------------------------------------------------------

## -----------------------------------------------------------------------------
## 7-Segment Display Segments (Cathodes)
## -----------------------------------------------------------------------------

## -----------------------------------------------------------------------------
## 7-Segment Display Anodes (Digit Selectors)
## -----------------------------------------------------------------------------

## -----------------------------------------------------------------------------
## Configuration Options
## -----------------------------------------------------------------------------

## -----------------------------------------------------------------------------
## Timing Constraints (async inputs - false paths)
## -----------------------------------------------------------------------------
## I2C is async to fabric clock
#set_false_path -from [get_ports i2c_scl]
#set_false_path -from [get_ports i2c_sda]
#set_false_path -to [get_ports i2c_sda]

## SPI is async (CDC handled in RTL)
#set_false_path -from [get_ports spi_cs]
#set_false_path -from [get_ports spi_sclk]
#set_false_path -from [get_ports spi_mosi]
#set_false_path -to [get_ports spi_miso]



