// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

#ifndef _MEPA_LAN8814_REGISTERS_H
#define _MEPA_LAN8814_REGISTERS_H

// Macros
#define LAN8814_DEF_MASK 0xffff
#define LAN8814_BIT(x) (1 << x)
#define LAN8814_BIT_MASK(x) ((1U << (x)) - 1)

#define LAN8814_EXTRACT_BITFIELD(value, offset, width)  (((value) >> (offset)) & LAN8814_BIT_MASK(width))
#define LAN8814_ENCODE_BITFIELD(value, offset, width)   (((value) & LAN8814_BIT_MASK(width)) << (offset))
#define LAN8814_ENCODE_BITMASK(offset, width) (LAN8814_BIT_MASK(width) << (offset))

#define LAN8814_EXT_PAGE_0  0
#define LAN8814_EXT_PAGE_1  1
#define LAN8814_EXT_PAGE_2  2
#define LAN8814_EXT_PAGE_3  3
#define LAN8814_EXT_PAGE_4  4
#define LAN8814_EXT_PAGE_5  5
#define LAN8814_EXT_PAGE_28 28
#define LAN8814_EXT_PAGE_29 29
#define LAN8814_EXT_PAGE_31 31

#define LAN8814_MMD_3      3
#define LAN8814_MMD_7      7

// Macros for Drivers and SKU's
#define LAN8814_DEF_DRV_ID      0x221660 // default PHY ID stored in Reg 2 and 3
#define LAN8814_INT_PHY_DRV_ID  0x221670 // PHY ID stored in Reg 2 and 3 for Internal PHY inside LAN9668

#define LAN8814_SKU    0x8814
#define LAN8804_SKU    0x8804

// Direct registers

// Register - 0
#define LAN8814_BASIC_CONTROL 0
#define LAN8814_F_BASIC_CTRL_SPEED_SEL_BIT_1 LAN8814_BIT(6)
#define LAN8814_F_BASIC_CTRL_DUP_MODE        LAN8814_BIT(8)
#define LAN8814_F_BASIC_CTRL_RESTART_ANEG    LAN8814_BIT(9)
#define LAN8814_F_BASIC_CTRL_ISO_MODE_EN     LAN8814_BIT(10)
#define LAN8814_F_BASIC_CTRL_SOFT_POW_DOWN   LAN8814_BIT(11)
#define LAN8814_F_BASIC_CTRL_ANEG_ENA        LAN8814_BIT(12)
#define LAN8814_F_BASIC_CTRL_SPEED_SEL_BIT_0 LAN8814_BIT(13)
#define LAN8814_F_BASIC_CTRL_LOOPBACK        LAN8814_BIT(14)
#define LAN8814_F_BASIC_CTRL_SOFT_RESET      LAN8814_BIT(15)

// Register - 1
#define LAN8814_BASIC_STATUS 1
#define LAN8814_F_BASIC_STATUS_LINK_STATUS     LAN8814_BIT(2)
#define LAN8814_F_BASIC_STATUS_ANEG_COMPLETE   LAN8814_BIT(5)
#define LAN8814_F_BASIC_STATUS_EXT_STATUS      LAN8814_BIT(8)
#define LAN8814_F_BASIC_STATUS_100_T2_HALF_DUP LAN8814_BIT(9)
#define LAN8814_F_BASIC_STATUS_100_T2_FULL_DUP LAN8814_BIT(10)
#define LAN8814_F_BASIC_STATUS_10_T_HALF_DUP   LAN8814_BIT(11)
#define LAN8814_F_BASIC_STATUS_10_T_FULL_DUP   LAN8814_BIT(12)

// Register - 3
#define LAN8814_DEVICE_ID_2 3
#define LAN8814_X_DEV_ID_PHY_ID(x)    LAN8814_EXTRACT_BITFIELD(x, 10, 6)
#define LAN8814_X_DEV_ID_MODEL(x)     LAN8814_EXTRACT_BITFIELD(x, 4, 6)
#define LAN8814_X_DEV_ID_REV(x)       LAN8814_EXTRACT_BITFIELD(x, 0, 4)

// Register - 4
#define LAN8814_ANEG_ADVERTISEMENT 4

// Register - 5
#define LAN8814_ANEG_LP_BASE 5
#define LAN8814_F_ANEG_LP_BASE_10_T_HALF_DUP LAN8814_BIT(5)
#define LAN8814_F_ANEG_LP_BASE_10_T_FULL_DUP LAN8814_BIT(6)
#define LAN8814_F_ANEG_LP_BASE_100_X_HALF_DUP LAN8814_BIT(7)
#define LAN8814_F_ANEG_LP_BASE_100_X_FULL_DUP LAN8814_BIT(8)
#define LAN8814_F_ANEG_LP_BASE_SYM_PAUSE  LAN8814_BIT(10)
#define LAN8814_F_ANEG_LP_BASE_ASYM_PAUSE LAN8814_BIT(11)

// Register - 9
#define LAN8814_ANEG_MSTR_SLV_CTRL 9
#define LAN8814_F_ANEG_MSTR_SLV_CTRL_1000_T_FULL_DUP LAN8814_BIT(9)
#define LAN8814_F_ANEG_MSTR_SLV_CTRL_CFG_VAL         LAN8814_BIT(11)
#define LAN8814_F_ANEG_MSTR_SLV_CTRL_CFG_ENA         LAN8814_BIT(12)

// Register - 10
#define LAN8814_ANEG_MSTR_SLV_STATUS 10
#define LAN8814_F_ANEG_MSTR_SLV_STATUS_CFG_FAULT LAN8814_BIT(15)
#define LAN8814_F_ANEG_MSTR_SLV_STATUS_CFG_RES   LAN8814_BIT(14)
#define LAN8814_F_ANEG_MSTR_SLV_LOCAL_RCVR_STATUS      LAN8814_BIT(13)
#define LAN8814_F_ANEG_MSTR_SLV_REMOTE_RCVR_STATUS     LAN8814_BIT(12)
#define LAN8814_F_ANEG_MSTR_SLV_STATUS_1000_T_FULL_DUP LAN8814_BIT(11)
#define LAN8814_F_ANEG_MSTR_SLV_STATUS_1000_T_HALF_DUP LAN8814_BIT(10)

#define LAN8814_MMD_ACCESS_CTRL 13
#define LAN8814_F_MMD_ACCESS_CTRL_MMD_FUNC 0x4000

#define LAN8814_MMD_ACCESS_ADDR_DATA 14

// Register - 15
#define LAN8814_EXTENDED_STATUS 15
#define LAN8814_F_EXT_STATUS_1000_T_HALF_DUP LAN8814_BIT(12)
#define LAN8814_F_EXT_STATUS_1000_T_FULL_DUP LAN8814_BIT(13)
#define LAN8814_F_EXT_STATUS_1000_X_HALF_DUP LAN8814_BIT(14)
#define LAN8814_F_EXT_STATUS_1000_X_FULL_DUP LAN8814_BIT(15)

// Register - 17
#define LAN8814_PCS_LOOP_POLARITY_CTRL 17
#define LAN8814_F_PCS_LOOP_CTRL_PORT_LOOP LAN8814_BIT(8)

// Register - 18
#define LAN8814_CABLE_DIAG 18
#define LAN8814_F_CABLE_DIAG_TEST_ENA   LAN8814_BIT(15)
#define LAN8814_F_CABLE_DIAG_DISABLE_TX LAN8814_BIT(14)
#define LAN8814_F_CABLE_TEST_PAIR(x)    LAN8814_ENCODE_BITFIELD(x, 12, 2)
#define LAN8814_M_CABLE_TEST_PAIR       LAN8814_ENCODE_BITMASK(12, 2)
#define LAN8814_X_CABLE_DIAG_STATUS(x)  LAN8814_EXTRACT_BITFIELD(x, 8, 2)
#define LAN8814_X_CABLE_DIAG_DATA(x)    LAN8814_EXTRACT_BITFIELD(x, 0, 8)

// Register - 20
#define LAN8814_DIGITAL_AX_AN_STATUS 20
#define LAN8814_F_SIG_DET LAN8814_BIT(13)
#define LAN8814_F_LINK_DET LAN8814_BIT(14)

// Register - 22
#define LAN8814_EXT_PAGE_ACCESS_CTRL 22
#define LAN8814_F_EXT_PAGE_ACCESS_CTRL_EP_FUNC 0x4000
#define LAN8814_F_EXT_PAGE_ACCESS_CTRL_INCR_RD_WR 0x8000

#define LAN8814_EXT_PAGE_ACCESS_ADDR_DATA 23

// Register - 24
#define LAN8814_GPHY_INTR_ENA 24
// Same bit fields of this register apply to interrupt status register also
#define LAN8814_F_GPHY_INTR_ENA_FLF_INTR LAN8814_BIT(12)
#define LAN8814_F_GPHY_INTR_ENA_LINK_DOWN LAN8814_BIT(2)

// Register - 26
#define LAN8814_UNH_TEST 26
#define LAN8814_F_TEST_RX_CLK LAN8814_BIT(8)

// Register - 27
#define LAN8814_GPHY_INTR_STATUS 27

// Register - 28
#define LAN8814_GPHY_DBG_CTL1 28
#define LAN8814_F_MDI_SET LAN8814_BIT(7)
#define LAN8814_F_SWAPOFF LAN8814_BIT(6)

// Register - 30 .... Reserved register for applying connector loopback
#define LAN8814_RESV_CON_LOOP 30
#define LAN8814_F_EXT_LPBK LAN8814_BIT(3)

// Register - 31 (control register)
#define LAN8814_CONTROL       31
#define LAN8814_F_CONTROL_SOFT_RESET LAN8814_BIT(1)
#define LAN8814_F_1000T_SPEED_STATUS LAN8814_BIT(6)
#define LAN8814_F_CONTROL_RESERVED LAN8814_BIT(14)

//====================================================================================
//      Extended Page 0
//====================================================================================
// Register 15
#define LAN8814_FLF_CONFIG_STATUS LAN8814_EXT_PAGE_0, 15
#define LAN8814_FLF_CFG_STAT_LINK_DOWN LAN8814_BIT(0)
#define LAN8814_FLF_CFG_STAT_FLF_ENABLE LAN8814_BIT(1)
#define LAN8814_FLF_CFG_STAT_FLF_STATUS LAN8814_BIT(2)

//====================================================================================
//      Extended Page 1
//====================================================================================
#define LAN8814_DFE_INIT2_100                LAN8814_EXT_PAGE_1, 119
#define LAN8814_PGA_TABLE_1G_ENTRY_0         LAN8814_EXT_PAGE_1, 121
#define LAN8814_PGA_TABLE_1G_ENTRY_1         LAN8814_EXT_PAGE_1, 122
#define LAN8814_PGA_TABLE_1G_ENTRY_2         LAN8814_EXT_PAGE_1, 123
#define LAN8814_PGA_TABLE_1G_ENTRY_3         LAN8814_EXT_PAGE_1, 124
#define LAN8814_PGA_TABLE_1G_ENTRY_4         LAN8814_EXT_PAGE_1, 125
#define LAN8814_PGA_TABLE_1G_ENTRY_5         LAN8814_EXT_PAGE_1, 126
#define LAN8814_PGA_TABLE_1G_ENTRY_6         LAN8814_EXT_PAGE_1, 127
#define LAN8814_PGA_TABLE_1G_ENTRY_7         LAN8814_EXT_PAGE_1, 128
#define LAN8814_PGA_TABLE_1G_ENTRY_8         LAN8814_EXT_PAGE_1, 129
#define LAN8814_PGA_TABLE_1G_ENTRY_9         LAN8814_EXT_PAGE_1, 130
#define LAN8814_PGA_TABLE_1G_ENTRY_10        LAN8814_EXT_PAGE_1, 131
#define LAN8814_PGA_TABLE_1G_ENTRY_11        LAN8814_EXT_PAGE_1, 132
#define LAN8814_PGA_TABLE_1G_ENTRY_12        LAN8814_EXT_PAGE_1, 133
#define LAN8814_PGA_TABLE_1G_ENTRY_13        LAN8814_EXT_PAGE_1, 134
#define LAN8814_PGA_TABLE_1G_ENTRY_14        LAN8814_EXT_PAGE_1, 135
#define LAN8814_PGA_TABLE_1G_ENTRY_15        LAN8814_EXT_PAGE_1, 136
#define LAN8814_PGA_TABLE_1G_ENTRY_16        LAN8814_EXT_PAGE_1, 137
#define LAN8814_PGA_TABLE_1G_ENTRY_17        LAN8814_EXT_PAGE_1, 138
#define LAN8814_PD_CONTROLS                  LAN8814_EXT_PAGE_1, 157
#define LAN8814_LINK_QUALITY_MONITOR_SETTING LAN8814_EXT_PAGE_1, 142

#define LAN8814_DCQ_CTRL                     LAN8814_EXT_PAGE_1, 230
#define LAN8814_F_DCQ_CTRL_READ_CAPTURE      LAN8814_BIT(15)
#define LAN8814_M_DCQ_CTRL_CHANNEL_MASK      LAN8814_ENCODE_BITMASK(0, 2)
#define LAN8814_DCQ_SQI                      LAN8814_EXT_PAGE_1, 228
#define LAN8814_X_DCQ_SQI_VALUE(x)           LAN8814_EXTRACT_BITFIELD(x, 1, 3)

//====================================================================================
//      Extended Page 2
//====================================================================================
// Register 2
#define LAN8814_OPERATION_MODE_STRAP_LOW LAN8814_EXT_PAGE_2, 2

// Register 9
#define LAN8814_SELFTEST_PKT_CNT_LO LAN8814_EXT_PAGE_2, 9

// Register 10
#define LAN8814_SELFTEST_PKT_CNT_HI LAN8814_EXT_PAGE_2, 10

// Register 11
#define LAN8814_SELFTEST_STATUS LAN8814_EXT_PAGE_2, 11
#define LAN8814_F_SELFTEST_DONE      LAN8814_BIT(0)

// Register 12
#define LAN8814_SELFTEST_FRAME_CNT LAN8814_EXT_PAGE_2, 12
#define LAN8814_F_SELFTEST_FRAME_CNT_EN      LAN8814_BIT(0)

// Register 13
#define LAN8814_SELFTEST_PGEN_EN LAN8814_EXT_PAGE_2, 13
#define LAN8814_F_SELFTEST_PGEN_EN      LAN8814_BIT(0)

// Register 14
#define LAN8814_SELFTEST_EN_REG LAN8814_EXT_PAGE_2, 14
#define LAN8814_F_SELFTEST_RX_CRC_CHK_EN		LAN8814_BIT(8)
#define LAN8814_F_SELFTEST_TX_CRC_CHK_EN		LAN8814_BIT(4)
#define LAN8814_F_SELFTEST_EN			LAN8814_BIT(0)

// Register 15
#define LAN8814_1000BT_FIX_LATENCY_ENABLE LAN8814_EXT_PAGE_2, 15

// Register 60
#define LAN8814_SELFTEST_GOOD_CNT_LO LAN8814_EXT_PAGE_2, 60

// Register 61
#define LAN8814_SELFTEST_GOOD_CNT_HI LAN8814_EXT_PAGE_2, 61

// Register 62
#define LAN8814_SELFTEST_ERR_CNT_LO LAN8814_EXT_PAGE_2, 62

// Register 63
#define LAN8814_SELFTEST_ERR_CNT_HI LAN8814_EXT_PAGE_2, 63

// Register 74
#define LAN8814_ALIGN_SWAP LAN8814_EXT_PAGE_2, 74
#define LAN8814_F_ALIGN_TX_A_B_SWAP LAN8814_BIT(1)
#define LAN8814_M_ALIGN_TX_SWAP     LAN8814_ENCODE_BITMASK(0,2)

// Register 75
#define LAN8814_SOF LAN8814_EXT_PAGE_2, 75
#define LAN8814_M_SOF_PREEMPTION_ENABLE     LAN8814_ENCODE_BITMASK(8,2)

// Register 81
#define LAN8814_OPERATION_MODE_STRAP_HIGH LAN8814_EXT_PAGE_2, 81

//====================================================================================
//      Extended Page 3
//====================================================================================
// Register 14
#define LAN8814_EEE_WAKE_TX_TIMER            LAN8814_EXT_PAGE_3, 14

//====================================================================================
//      Extended Page 4
//====================================================================================
// Register 0
#define LAN8814_STRAP_STATUS_1 LAN8814_EXT_PAGE_4, 0
#define LAN8814_X_STRAP_STATUS_STRAP_PHYAD(x) LAN8814_EXTRACT_BITFIELD(x, 0, 5)

// Register 8
#define LAN8814_CHIP_HARD_RESET LAN8814_EXT_PAGE_4, 8

// Register 11
#define LAN8814_SKU_ID LAN8814_EXT_PAGE_4, 11

// Register 32
#define LAN8814_GPIO_EN1   LAN8814_EXT_PAGE_4, 32

// Register 33
#define LAN8814_GPIO_EN2   LAN8814_EXT_PAGE_4, 33

// Register 34
#define LAN8814_GPIO_DIR1  LAN8814_EXT_PAGE_4, 34

// Register 35
#define LAN8814_GPIO_DIR2  LAN8814_EXT_PAGE_4, 35

// Register 38
#define LAN8814_GPIO_DATA1 LAN8814_EXT_PAGE_4, 38

// Register 39
#define LAN8814_GPIO_DATA2 LAN8814_EXT_PAGE_4, 39

// Register 49
#define LAN8814_GPIO_SOF_SEL LAN8814_EXT_PAGE_4, 49
#define LAN8814_M_GPIO_SOF_SEL_SOF0 LAN8814_ENCODE_BITMASK(0, 3)
#define LAN8814_M_GPIO_SOF_SEL_SOF1 LAN8814_ENCODE_BITMASK(3, 3)
#define LAN8814_M_GPIO_SOF_SEL_SOF2 LAN8814_ENCODE_BITMASK(6, 3)
#define LAN8814_M_GPIO_SOF_SEL_SOF3 LAN8814_ENCODE_BITMASK(9, 3)

// Register 51
#define LAN8814_CHIP_LVL_INTR_STATUS LAN8814_EXT_PAGE_4, 51

// Register 52
#define LAN8814_INTR_CTRL  LAN8814_EXT_PAGE_4, 52
#define LAN8814_INTR_CTRL_CHIP_LVL_ENA LAN8814_BIT(0)

// Register 66
#define LAN8814_QSGMII_HARD_RESET LAN8814_EXT_PAGE_4, 66

// Register 67
#define LAN8814_QSGMII_SOFT_RESET LAN8814_EXT_PAGE_4, 67

// Register 69
#define LAN8814_QSGMII_AUTO_ANEG LAN8814_EXT_PAGE_4, 69
#define LAN8814_F_QSGMII_AUTO_ANEG_AUTO_ANEG_ENA LAN8814_BIT(0)

// Register 137
#define LAN8814_QSGMII_SERDES_MISC_CTRL LAN8814_EXT_PAGE_4, 137
#define LAN8814_F_QSGMII_SERDES_MISC_CTRL_LB_MODE LAN8814_BIT(4)

#define LAN8814_RCVRD_CLK_OUT_SEL_1 LAN8814_EXT_PAGE_4, 256
#define LAN8814_RCVRD_CLK_OUT_DIV_1 LAN8814_EXT_PAGE_4, 257
#define LAN8814_RCVRD_CLK_OUT_SEL_2 LAN8814_EXT_PAGE_4, 258
#define LAN8814_RCVRD_CLK_OUT_DIV_2 LAN8814_EXT_PAGE_4, 259

// Register 139
#define LAN8814_SERDES_CR_CONTROL LAN8814_EXT_PAGE_4, 139
#define LAN8814_F_SERDES_CR_CONTROL_0 LAN8814_BIT(0)
#define LAN8814_F_SERDES_CR_CONTROL_1 LAN8814_BIT(1)

// Register 140
#define LAN8814_SERDES_CR_ADDR LAN8814_EXT_PAGE_4, 140

// Register 141
#define LAN8814_SERDES_CR_DATA LAN8814_EXT_PAGE_4, 141

// Register 142
#define LAN8814_SERDES_CLOCK_CONF LAN8814_EXT_PAGE_4, 142

//====================================================================================
//      Extended Page 5
//====================================================================================
// Register 0
#define LAN8814_LED_CONTROL_REG1 LAN8814_EXT_PAGE_5, 0
#define LAN8814_F_LED_CONTROL_KSZ_LED_MODE LAN8814_BIT(6)

// Register 1
#define LAN8814_LED_CONTROL_REG2 LAN8814_EXT_PAGE_5, 1

// Register - 5.19
#define LAN8814_QSGMII_PCS1G_ANEG_CONFIG LAN8814_EXT_PAGE_5, 19
#define LAN8814_F_QSGMII_PCS1G_ANEG_CONFIG_ANEG_ENA LAN8814_BIT(3)
#define LAN8814_F_QSGMII_PCS1G_ANEG_CONFIG_ANEG_RESTART LAN8814_BIT(4)

// Register - 5.20
#define LAN8814_QSGMII_PCS1G_ANEG_TX_ADVERTISE_CAP LAN8814_EXT_PAGE_5, 20

// Register - 5.24
#define LAN8814_QSGMII_PCS1G_DEBUG LAN8814_EXT_PAGE_5, 24
#define LAN8814_F_QSGMII_PCS1G_DBG_GMII_LOOPBACK LAN8814_BIT(0)
#define LAN8814_F_QSGMII_PCS1G_DBG_TBI_HOST_LOOPBACK LAN8814_BIT(1)

// Register - 5.32,33,34
#define LAN8814_RX_RA_FIFO_THRESHOLDS_1 LAN8814_EXT_PAGE_5, 32
#define LAN8814_RX_RA_FIFO_THRESHOLDS_2 LAN8814_EXT_PAGE_5, 33
#define LAN8814_RX_RA_FIFO_THRESHOLDS_3 LAN8814_EXT_PAGE_5, 34

// Register - 5.38,39,40
#define LAN8814_TX_RA_FIFO_THRESHOLDS_1 LAN8814_EXT_PAGE_5, 38
#define LAN8814_TX_RA_FIFO_THRESHOLDS_2 LAN8814_EXT_PAGE_5, 39
#define LAN8814_TX_RA_FIFO_THRESHOLDS_3 LAN8814_EXT_PAGE_5, 40

//Register - 5.44,45
#define LAN8814_TX_RA_FIFO_RESET LAN8814_EXT_PAGE_5, 44
#define LAN8814_RX_RA_FIFO_RESET LAN8814_EXT_PAGE_5, 45

//====================================================================================
//      Extended Page 28
//====================================================================================
#define LAN8814_POWER_MGMT_MODE_0  LAN8814_EXT_PAGE_28, 16
#define LAN8814_POWER_MGMT_MODE_1  LAN8814_EXT_PAGE_28, 17
#define LAN8814_POWER_MGMT_MODE_2  LAN8814_EXT_PAGE_28, 18
#define LAN8814_POWER_MGMT_MODE_3  LAN8814_EXT_PAGE_28, 19
#define LAN8814_POWER_MGMT_MODE_4  LAN8814_EXT_PAGE_28, 20
#define LAN8814_POWER_MGMT_MODE_5  LAN8814_EXT_PAGE_28, 21
#define LAN8814_POWER_MGMT_MODE_6  LAN8814_EXT_PAGE_28, 22
#define LAN8814_POWER_MGMT_MODE_7  LAN8814_EXT_PAGE_28, 23
#define LAN8814_POWER_MGMT_MODE_8  LAN8814_EXT_PAGE_28, 24
#define LAN8814_POWER_MGMT_MODE_9  LAN8814_EXT_PAGE_28, 25
#define LAN8814_POWER_MGMT_MODE_10 LAN8814_EXT_PAGE_28, 26
#define LAN8814_POWER_MGMT_MODE_11 LAN8814_EXT_PAGE_28, 27
#define LAN8814_POWER_MGMT_MODE_12 LAN8814_EXT_PAGE_28, 28
#define LAN8814_POWER_MGMT_MODE_13 LAN8814_EXT_PAGE_28, 29
#define LAN8814_POWER_MGMT_MODE_14 LAN8814_EXT_PAGE_28, 30
#define LAN8814_POWER_MGMT_MODE_15 LAN8814_EXT_PAGE_28, 31

// Register 4
#define LAN8814_ANALOG_CONTROL_4   LAN8814_EXT_PAGE_28, 4

// Register 9
#define LAN8814_AFED_CONTROL       LAN8814_EXT_PAGE_28, 9

//====================================================================================
//      Extended Page 29
//====================================================================================
// Register 1
#define LAN8814_ANALOG_CONTROL_1 LAN8814_EXT_PAGE_29, 1

// Register 13
#define LAN8814_ANALOG_CONTROL_10 LAN8814_EXT_PAGE_29, 13

//====================================================================================
//      Extended Page 31
//====================================================================================
#define LAN8814_CLOCK_MANAGEMENT_MODE_5 LAN8814_EXT_PAGE_31, 13

//====================================================================================
//      MMD 3
//====================================================================================
// Register 1
#define LAN8814_EEE_PCS_STATUS LAN8814_MMD_3, 1

//====================================================================================
//      MMD 7
//====================================================================================
// Register 60
#define LAN8814_EEE_ADVERTISEMENT LAN8814_MMD_7, 60
#define LAN8814_EEE_100_BT  LAN8814_BIT(1)
#define LAN8814_EEE_1000_BT LAN8814_BIT(2)

// Register 61
#define LAN8814_LINK_PARTNER_EEE_ABILITY LAN8814_MMD_7, 61
#define LAN8814_F_LP_EEE_ABILITY_100_BT  LAN8814_BIT(1)
#define LAN8814_F_LP_EEE_ABILITY_1000_BT LAN8814_BIT(2)

#endif
