// Seed: 1492309917
module module_0 (
    output wire id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply1 id_3
);
  assign id_0 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd70,
    parameter id_6 = 32'd27
) (
    input wand id_0,
    input tri id_1,
    input supply1 _id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri id_5,
    input supply1 _id_6
    , id_9,
    output supply0 id_7
);
  wire id_10;
  wire id_11;
  parameter id_12 = -1;
  logic [1  -  id_6 : -1  &&  -1] id_13;
  ;
  logic [7:0] id_14;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_7,
      id_1
  );
  assign modCall_1.id_3 = 0;
  assign id_14[id_2] = id_9;
endmodule
