# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1810 6.4e-05 2048 150 1030 300032 23.1465 28.385 661.797 837.995 1551.41 1551.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 940 0.000128 1024 110 770 139264 11 6.83018 127.953 209.676 355.592 355.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1430 0.000128 512 290 280 135168 6.26186 3.40797 23.773 104.583 138.18 138.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 690 0.000512 1024 235 490 21504 3.31821 1.66874 12.8205 52.4314 70.3678 70.4792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1920 3.2e-05 512 330 370 573440 25.4848 13.362 129.283 419.05 587.363 587.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1340 0.000512 2048 360 1230 32192 3.48611 71.765 104.874 180.17 180.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 610 0.000256 1024 150 2100 49152 7.67626 3.40998 124.958 104.631 240.831 240.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 440 3.2e-05 2048 140 870 217088 185.062 55.9802 1017.49 1675.64 2934.36 2934.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1240 0.000256 1024 60 570 75456 3.42106 38.9994 151.501 193.962 194.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 0.000128 1024 175 530 108544 14.6365 6.84851 69.8525 208.99 300.482 300.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1810 6.4e-05 2048 150 1030 300096 23.214 28.3762 750.175 838.609 1640.46 1640.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 940 0.000128 1024 110 770 139392 11.0134 6.84442 145.076 209.715 372.788 372.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1430 0.000128 512 290 280 135936 6.23107 3.41626 27.5097 104.557 141.867 141.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 690 0.000512 1024 235 490 21312 3.29974 1.6425 14.6675 52.0443 71.7824 71.8909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1920 3.2e-05 512 330 370 573696 25.5025 13.386 147.299 419.124 605.497 605.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1340 0.000512 2048 360 1230 32184 3.48586 82.3005 104.936 190.769 190.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 610 0.000256 1024 150 2100 48384 7.64557 3.38339 145.894 103.843 260.925 261.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 10 440 3.2e-05 2048 140 870 216576 185.201 56.0947 1048.68 1675.95 2966.12 2966.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1240 0.000256 1024 60 570 75456 3.41811 44.7178 147.931 196.111 196.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 0.000128 1024 175 530 108288 14.6765 6.84496 80.2146 208.944 310.856 310.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1810 6.4e-05 2048 150 1030 300000 23.1334 28.3977 784.009 838.025 1673.65 1673.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 940 0.000128 1024 110 770 139520 10.9754 6.84253 152.078 209.686 379.715 379.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1430 0.000128 512 290 280 135680 6.28416 3.41632 28.6688 104.932 143.456 143.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 690 0.000512 1024 235 490 21120 3.28205 1.63021 15.076 51.7668 71.8842 71.9895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1920 3.2e-05 512 330 370 573440 25.4434 13.3697 154.211 419.065 612.289 612.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1340 0.000512 2048 360 1230 32160 3.47728 86.2311 104.836 194.587 194.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 610 0.000256 1024 150 2100 48640 7.55414 3.36486 152.405 103.273 266.752 266.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 10 440 3.2e-05 2048 140 870 217600 184.478 56.2115 1119.45 1676.29 3036.62 3036.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1240 0.000256 1024 60 570 75440 3.41958 47.1148 151.105 201.683 201.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 0.000128 1024 175 530 108800 14.6861 6.83856 84.8178 209.697 316.208 316.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1810 6.4e-05 2048 150 1030 300096 23.0933 28.3881 731.52 838.803 1621.89 1621.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 940 0.000128 1024 110 770 139008 10.9729 6.82803 141.536 209.506 368.977 369.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1430 0.000128 512 290 280 135168 6.21203 3.40218 26.564 104.325 140.659 140.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 690 0.000512 1024 235 490 20736 3.30397 1.63635 13.9568 51.826 70.8493 70.9616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1920 3.2e-05 512 330 370 571392 25.4847 13.3449 143.429 418.665 601.112 601.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1340 0.000512 2048 360 1230 32160 3.48582 80.4762 104.948 188.955 189.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 610 0.000256 1024 150 2100 47616 7.63046 3.36509 139.058 103.579 253.795 253.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 10 440 3.2e-05 2048 140 870 215040 184.65 55.9478 952.576 1674.1 2867.48 2867.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1240 0.000256 1024 60 570 75456 3.42518 43.892 148.88 196.242 196.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 0.000128 1024 175 530 107520 14.6405 6.82173 78.1014 208.484 308.207 308.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1810 6.4e-05 2048 150 1030 300000 23.2362 28.419 740.991 846.398 1639.13 1639.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 940 0.000128 1024 110 770 139200 11.0393 6.84826 142.979 211.512 372.514 372.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1430 0.000128 512 290 280 134400 6.29942 3.41434 26.7712 105.315 141.956 142.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 690 0.000512 1024 235 490 20800 3.31635 1.6343 14.1022 52.2887 71.4688 71.5762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1920 3.2e-05 512 330 370 572800 25.5134 13.3881 145.005 422.686 606.783 606.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1340 0.000512 2048 360 1230 32100 3.47923 81.3681 105.738 190.628 190.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 610 0.000256 1024 150 2100 48000 7.63523 3.3713 142.022 104.299 257.491 257.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 25 10 440 3.2e-05 2048 140 870 217600 185.271 56.19 945.095 1690.19 2876.94 2877.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1240 0.000256 1024 60 570 75400 3.42118 44.3706 150.702 198.538 198.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 0.000128 1024 175 530 108800 14.6309 6.8479 79.8098 210.45 311.895 312.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1810 6.4e-05 2048 150 1030 299936 23.1275 28.3426 760.226 838.615 1650.39 1650.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 940 0.000128 1024 110 770 138880 10.9973 6.83318 146.848 209.541 374.353 374.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1430 0.000128 512 290 280 136192 6.25133 3.41526 28.15 104.868 142.844 142.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 690 0.000512 1024 235 490 20608 3.32544 1.64403 14.4948 52.0201 71.6109 71.7216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1920 3.2e-05 512 330 370 569856 25.5806 13.3597 148.57 418.724 606.419 606.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1340 0.000512 2048 360 1230 32144 3.48496 83.6365 104.992 192.157 192.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 610 0.000256 1024 150 2100 48384 7.61187 3.37603 147.034 103.755 261.937 262.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 440 3.2e-05 2048 140 870 215040 183.948 56.2156 586.865 1674.42 2501.64 2501.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1240 0.000256 1024 60 570 75376 3.42016 45.4431 147.585 196.491 196.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 0.000128 1024 175 530 109312 14.6192 6.83389 82.0795 209.564 313.258 313.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1810 6.4e-05 2048 150 1030 300000 23.2081 28.4037 763.616 838.484 1653.8 1653.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 940 0.000128 1024 110 770 138240 11.0064 6.84298 147.018 209.014 374.02 374.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1430 0.000128 512 290 280 134400 6.30826 3.42218 27.7756 104.603 142.264 142.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 690 0.000512 1024 235 490 21120 3.29318 1.628 14.8349 51.8546 71.7404 71.8453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1920 3.2e-05 512 330 370 568320 25.6086 13.3496 149.317 417.653 606.115 606.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1340 0.000512 2048 360 1230 32040 3.46317 83.7039 104.693 191.904 191.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 610 0.000256 1024 150 2100 48000 7.62803 3.37101 146.78 103.405 261.342 261.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 440 3.2e-05 2048 140 870 215040 184.058 55.9381 588.293 1670.07 2498.55 2498.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1240 0.000256 1024 60 570 75360 3.42221 45.4779 147.204 196.147 196.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 0.000128 1024 175 530 107520 14.7226 6.84032 81.0263 209.041 311.791 311.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1810 6.4e-05 2048 150 1030 300032 23.113 28.3079 739.039 838.63 1629.17 1629.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 940 0.000128 1024 110 770 138240 10.9734 6.83008 141.815 209.175 368.931 369.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1430 0.000128 512 290 280 135168 6.27098 3.40931 27.1315 104.683 141.648 141.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 690 0.000512 1024 235 490 21504 3.32637 1.66912 14.695 52.5453 72.3625 72.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1920 3.2e-05 512 330 370 569344 25.535 13.3288 144.696 417.953 601.701 601.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1340 0.000512 2048 360 1230 32128 3.48365 81.1618 104.937 189.625 189.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 610 0.000256 1024 150 2100 49152 7.67722 3.41123 144.757 104.786 260.792 260.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 440 3.2e-05 2048 140 870 212992 183.993 55.9613 564.696 1671.27 2476.11 2476.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1240 0.000256 1024 60 570 75392 3.42016 43.8656 146.315 193.644 193.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 0.000128 1024 175 530 108544 14.6484 6.83008 79.3056 209.198 310.139 310.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1810 6.4e-05 2048 150 1030 299904 23.0972 28.3075 743.45 837.985 1632.92 1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 940 0.000128 1024 110 770 138240 10.9442 6.83677 142.937 208.453 369.305 369.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1430 0.000128 512 290 280 132096 6.22342 3.39981 26.6602 103.291 139.729 139.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 690 0.000512 1024 235 490 19968 3.35581 1.64864 13.7745 51.9198 70.8269 70.9344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1920 3.2e-05 512 330 370 565248 25.5023 13.2825 144.164 416.389 599.521 599.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1340 0.000512 2048 360 1230 32064 3.4857 81.5787 104.879 189.987 190.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 610 0.000256 1024 150 2100 46080 7.77498 3.36941 137.202 103.428 251.934 252.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 440 3.2e-05 2048 140 870 208896 184.005 55.6521 557.434 1664.99 2462.27 2462.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1240 0.000256 1024 60 570 75264 3.42051 44.3475 148.951 196.762 196.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 0.000128 1024 175 530 104448 14.655 7.27859 76.7351 206.419 305.244 305.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1810 6.4e-05 2048 150 1030 299600 23.1749 28.492 791.17 845.568 1688.49 1688.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 940 0.000128 1024 110 770 137600 11.0152 6.84822 151.378 210.563 379.938 380.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1430 0.000128 512 290 280 131200 6.29315 3.40227 28.3972 104.29 142.538 142.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 690 0.000512 1024 235 490 20800 3.32176 1.64026 15.4015 52.4236 72.9169 73.0288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1920 3.2e-05 512 330 370 569600 25.3465 13.3221 154.782 420.588 614.225 614.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1340 0.000512 2048 360 1230 32000 3.47341 86.663 105.734 195.917 195.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 610 0.000256 1024 150 2100 48000 7.63053 3.37635 153.498 104.427 269.082 269.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 440 3.2e-05 2048 140 870 211200 183.892 55.7959 603.219 1681.76 2524.85 2525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1240 0.000256 1024 60 570 75200 3.41859 47.283 148.762 199.506 199.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 0.000128 1024 175 530 105600 14.6095 6.82118 82.7719 208.567 312.928 313.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1810 6.4e-05 2048 150 1030 299520 23.1084 28.2952 930.385 836.893 1818.76 1818.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 940 0.000128 1024 110 770 137216 11.0163 6.82835 177.719 209.171 404.873 404.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1430 0.000128 512 290 280 135168 6.2775 3.4103 34.4591 104.682 148.982 149.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 690 0.000512 1024 235 490 18432 3.26262 1.56262 16.0011 49.9304 70.8868 70.9955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1920 3.2e-05 512 330 370 565248 25.7589 13.3269 181.193 417.686 638.152 638.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1340 0.000512 2048 360 1230 32000 3.49341 102.268 104.856 210.66 210.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 610 0.000256 1024 150 2100 49152 7.68544 3.41018 182.164 104.853 298.272 298.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 440 3.2e-05 2048 140 870 212992 183.771 55.9077 710.922 1670.36 2621.16 2621.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1240 0.000256 1024 60 570 75264 3.4161 56.1334 151.654 211.245 211.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 0.000128 1024 175 530 106496 14.8045 6.83008 98.8347 209.185 329.808 329.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1810 6.4e-05 2048 150 1035 300160 23.2236 28.3799 1246.27 838.743 2136.7 2136.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 940 0.000128 1024 110 780 138752 11.0017 6.83059 125.466 209.741 353.168 353.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1430 0.000128 512 290 285 136192 6.26848 3.40848 39.2442 104.963 154.042 154.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 690 0.000512 1024 235 495 20992 3.33763 1.66637 21.6061 52.4233 79.1579 79.2673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1920 3.2e-05 512 330 375 572416 25.5805 13.3591 146.338 419.275 604.737 604.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1340 0.000512 2048 360 1230 32224 3.47843 70.0785 104.939 178.54 178.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 610 0.000256 1024 150 2100 49664 7.61971 3.40506 127.227 104.647 243.053 243.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 440 3.2e-05 2048 140 870 212992 186.36 56.0065 1010.83 1676.57 2929.96 2930.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1240 0.000256 1024 60 570 75520 3.42221 37.6156 150.491 191.57 191.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 730 0.000128 1024 175 525 109568 14.6451 6.8296 131.451 209.755 362.838 362.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1810 6.4e-05 2048 150 1035 300080 23.2633 28.3525 653.732 838.015 1543.45 1543.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 940 0.000128 1024 110 780 138880 11.0582 6.84842 126.794 209.599 354.438 354.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1430 0.000128 512 290 285 135680 6.30304 3.41968 23.6611 104.89 138.433 138.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 690 0.000512 1024 235 495 20800 3.34112 1.64454 20.9791 52.1343 78.2276 78.3341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1920 3.2e-05 512 330 375 572160 25.6521 13.3796 131.462 418.966 589.647 589.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1340 0.000512 2048 360 1230 32200 3.476 71.0654 104.821 179.406 179.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 610 0.000256 1024 150 2100 49920 7.66768 3.44675 129.721 104.924 245.924 246.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 440 3.2e-05 2048 140 870 213760 186.456 56.1132 1117.24 1675.33 3035.34 3035.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1240 0.000256 1024 60 570 75520 3.43142 38.3176 151.589 193.38 193.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 730 0.000128 1024 175 525 109440 14.7109 6.84614 77.5402 209.616 308.873 309.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1810 6.4e-05 2048 150 1035 300096 23.157 28.3374 648.635 838.697 1538.91 1538.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 940 0.000128 1024 110 780 138624 11.0131 6.84032 125.521 209.435 352.947 353.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1430 0.000128 512 290 285 135936 6.25706 3.41261 23.5325 104.811 138.166 138.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 690 0.000512 1024 235 495 20736 3.3369 1.65274 12.1774 52.2713 69.5696 69.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1920 3.2e-05 512 330 375 571392 25.5506 13.364 128.852 418.646 586.599 586.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1340 0.000512 2048 360 1230 32208 3.48352 70.7072 104.952 179.188 179.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 610 0.000256 1024 150 2100 49152 7.63386 3.39763 126.859 104.331 242.376 242.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 440 3.2e-05 2048 140 870 211968 185.992 56.0286 1022.15 1674 2938.36 2938.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1240 0.000256 1024 60 570 75504 3.4248 37.8908 152.738 194.097 194.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 730 0.000128 1024 175 525 109056 14.6385 6.85827 72.4935 209.451 303.6 303.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1810 6.4e-05 2048 150 1035 300048 23.2202 28.4118 668.316 837.947 1557.98 1558.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 940 0.000128 1024 110 780 138432 11.0446 6.84237 128.438 209.27 355.734 355.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1430 0.000128 512 290 285 135296 6.2991 3.42026 24.2934 104.729 138.902 139.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 690 0.000512 1024 235 495 21056 3.35629 1.66544 12.8661 52.5065 70.5253 70.6376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1920 3.2e-05 512 330 375 571648 25.5572 13.3763 132.282 418.291 589.698 589.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1340 0.000512 2048 360 1230 32200 3.48816 72.5226 104.864 180.92 180.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 610 0.000256 1024 150 2100 49280 7.71078 3.41574 130.716 104.769 246.77 246.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 440 3.2e-05 2048 140 870 211456 186.409 56.0493 1000.13 1673.29 2916.08 2916.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1240 0.000256 1024 60 570 75488 3.42592 39.2829 150.922 193.671 193.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 0.000128 1024 175 525 109312 14.6754 6.84474 71.0739 209.282 302.046 302.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1810 6.4e-05 2048 150 1035 300032 23.1424 28.3447 682.807 838.413 1572.79 1572.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 940 0.000128 1024 110 780 138752 11.003 6.83382 132.55 209.768 360.296 360.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1430 0.000128 512 290 285 135168 6.27123 3.41197 24.8592 104.635 139.332 139.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 690 0.000512 1024 235 495 20992 3.34211 1.66912 13.227 52.4614 70.8288 70.9421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1920 3.2e-05 512 330 375 571392 25.6059 13.3532 135.377 419.261 593.781 593.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1340 0.000512 2048 360 1230 32192 3.48003 74.3412 104.93 182.799 182.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 610 0.000256 1024 150 2100 49152 7.67296 3.40992 128.892 104.678 244.813 244.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 15 440 3.2e-05 2048 140 870 212992 185.878 55.972 915.539 1676.85 2834.44 2834.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1240 0.000256 1024 60 570 75456 3.42378 39.9591 149.007 192.435 192.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 0.000128 1024 175 525 108544 14.6392 6.82771 72.4469 209.093 303.18 303.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1810 6.4e-05 2048 150 1035 299952 23.2059 28.3757 769.167 838.775 1659.61 1659.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 940 0.000128 1024 110 780 138816 11.0268 6.84387 149.829 209.696 377.532 377.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1430 0.000128 512 290 285 134784 6.29414 3.41805 28.2802 104.553 142.711 142.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 690 0.000512 1024 235 495 20736 3.33645 1.64118 14.7423 52.0395 71.8897 72.0027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1920 3.2e-05 512 330 375 571392 25.6046 13.3796 153.235 419.102 611.51 611.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1340 0.000512 2048 360 1230 32184 3.48698 84.464 104.936 192.929 192.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 610 0.000256 1024 150 2100 48384 7.64013 3.38282 148.562 103.831 263.576 263.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 15 440 3.2e-05 2048 140 870 211968 186.033 56.1076 983.144 1675.99 2901.47 2901.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1240 0.000256 1024 60 570 75456 3.4223 46.0247 150.961 200.454 200.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 0.000128 1024 175 525 108288 14.6818 6.84816 82.4488 208.938 313.071 313.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1810 6.4e-05 2048 150 1035 300000 23.1219 28.3273 752.561 838.002 1642.09 1642.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 940 0.000128 1024 110 780 138880 11.0121 6.87389 146.537 209.682 374.242 374.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1430 0.000128 512 290 285 135680 6.29341 3.41738 27.8377 104.932 142.632 142.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 690 0.000512 1024 235 495 20480 3.31731 1.63382 14.344 51.766 71.1853 71.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1920 3.2e-05 512 330 375 570880 25.5929 13.3771 149.533 419.051 607.735 607.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1340 0.000512 2048 360 1230 32160 3.4816 82.5875 104.831 190.945 191.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 610 0.000256 1024 150 2100 48640 7.54931 3.37101 145.879 103.284 260.239 260.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 15 440 3.2e-05 2048 140 870 212480 185.782 56.0497 923.165 1675.64 2840.83 2840.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1240 0.000256 1024 60 570 75440 3.42362 45.0417 148.939 197.447 197.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 0.000128 1024 175 525 108800 14.6796 6.8457 80.77 209.689 312.152 312.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1810 6.4e-05 2048 150 1035 300096 23.0636 28.4575 801.425 838.148 1691.18 1691.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 940 0.000128 1024 110 780 138240 10.9873 6.82803 155.436 209.336 382.718 382.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1430 0.000128 512 290 285 135168 6.21357 3.40595 29.7302 104.246 143.759 143.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 690 0.000512 1024 235 495 19968 3.33709 1.63421 14.9185 51.7801 71.7978 71.9034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1920 3.2e-05 512 330 375 571392 25.4362 13.3396 159.748 418.327 617.038 617.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1340 0.000512 2048 360 1230 32160 3.47978 87.8414 104.865 196.228 196.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 610 0.000256 1024 150 2100 47616 7.62461 3.36077 151.931 103.281 266.359 266.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 440 3.2e-05 2048 140 870 211968 184.249 55.9148 607.274 1672.78 2520.41 2520.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1240 0.000256 1024 60 570 75456 3.42746 48.2962 147.713 199.48 199.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 0.000128 1024 175 525 107520 14.622 6.82445 85.3104 208.317 315.23 315.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1810 6.4e-05 2048 150 1035 300000 23.2296 28.3928 792.735 838.159 1682.6 1682.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 940 0.000128 1024 110 780 138400 11.0564 6.85261 154.094 209.462 381.601 381.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1430 0.000128 512 290 285 134400 6.28864 3.4177 29.3263 104.285 143.472 143.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 690 0.000512 1024 235 495 20000 3.35558 1.63264 14.7742 51.7842 71.6754 71.7865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1920 3.2e-05 512 330 375 569600 25.6669 13.3892 158.099 418.571 615.912 616.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1340 0.000512 2048 360 1230 32100 3.47866 87.0666 104.71 195.3 195.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 610 0.000256 1024 150 2100 48000 7.62134 3.37379 151.878 103.285 266.32 266.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 440 3.2e-05 2048 140 870 211200 185.112 56.2124 599.683 1673.75 2514.95 2515.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1240 0.000256 1024 60 570 75400 3.42237 47.3969 148.796 199.659 199.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 0.000128 1024 175 525 108800 14.6014 6.8471 84.895 208.409 314.916 315.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1810 6.4e-05 2048 150 1035 299936 23.1141 28.373 800.157 845.853 1697.58 1697.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 940 0.000128 1024 110 780 137984 11.0113 6.83622 154.965 211.353 384.301 384.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1430 0.000128 512 290 285 134400 6.32416 3.41366 29.4792 105.767 145.138 145.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 690 0.000512 1024 235 495 20608 3.32739 1.64451 15.3719 52.4727 72.9445 73.0581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1920 3.2e-05 512 330 375 569856 25.5573 13.3638 158.966 422.342 620.419 620.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1340 0.000512 2048 360 1230 32144 3.48438 87.7499 105.869 197.146 197.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 610 0.000256 1024 150 2100 48384 7.61408 3.38013 153.981 104.637 269.774 269.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 440 3.2e-05 2048 140 870 211456 184.763 56.0274 606.054 1689.73 2536.77 2536.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1240 0.000256 1024 60 570 75376 3.42486 48.1588 150.673 202.301 202.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 0.000128 1024 175 525 109312 14.6352 6.83613 86.7832 211.639 320.061 320.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1810 6.4e-05 2048 150 1035 299760 23.2037 28.3734 785.44 838.421 1675.52 1675.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 940 0.000128 1024 110 780 138240 10.9994 6.83875 151.823 208.997 378.789 378.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1430 0.000128 512 290 285 134400 6.31648 3.41872 28.9895 104.588 143.472 143.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 690 0.000512 1024 235 495 20160 3.34445 1.62816 14.7525 51.8478 71.6992 71.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1920 3.2e-05 512 330 375 568320 25.5438 13.3528 155.438 417.611 612.131 612.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1340 0.000512 2048 360 1230 32040 3.46317 85.6968 104.681 193.882 193.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 610 0.000256 1024 150 2100 48000 7.62042 3.37258 149.849 103.384 264.378 264.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 440 3.2e-05 2048 140 870 211200 184.374 56.0526 593.977 1670.4 2505 2505.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1240 0.000256 1024 60 570 75360 3.42672 46.7518 149.3 199.524 199.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 0.000128 1024 175 525 107520 14.7158 6.84384 82.8836 209.02 313.624 313.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1810 6.4e-05 2048 150 1035 300032 23.0973 28.3321 754.136 838.83 1644.48 1644.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 940 0.000128 1024 110 780 138240 10.973 6.82038 145.533 209.225 372.684 372.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1430 0.000128 512 290 285 135168 6.26525 3.4065 27.863 104.707 142.4 142.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 690 0.000512 1024 235 495 20480 3.37894 1.67482 14.4985 52.5597 72.2382 72.3505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1920 3.2e-05 512 330 375 569344 25.5207 13.3243 149.038 418.053 606.114 606.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1340 0.000512 2048 360 1230 32128 3.4839 82.4033 104.958 190.888 190.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 610 0.000256 1024 150 2100 49152 7.67526 3.40413 147.086 104.803 263.125 263.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 440 3.2e-05 2048 140 870 208896 184.967 56.1848 562.891 1671.67 2475.9 2476.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1240 0.000256 1024 60 570 75392 3.41811 44.8168 148.445 196.722 196.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 730 0.000128 1024 175 525 108544 14.632 6.82896 80.2722 209.248 311.139 311.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1810 6.4e-05 2048 150 1035 299904 23.1032 28.4119 880.685 837.977 1770.26 1770.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 940 0.000128 1024 110 780 136704 11.0022 6.82787 169.265 208.454 395.682 395.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1430 0.000128 512 290 285 132096 6.22765 3.40003 32.1411 103.29 145.219 145.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 690 0.000512 1024 235 495 19968 3.35546 1.64419 16.6953 51.9157 73.737 73.8447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1920 3.2e-05 512 330 375 565248 25.4764 13.2751 174.108 416.385 629.435 629.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1340 0.000512 2048 360 1230 32064 3.4816 96.6258 105.049 205.198 205.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 610 0.000256 1024 150 2100 46080 7.78192 3.36685 162.075 103.422 276.801 276.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 440 3.2e-05 2048 140 870 208896 183.8 55.7937 657.293 1664.97 2562.05 2562.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1240 0.000256 1024 60 570 75264 3.42074 52.639 149.925 206.028 206.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 730 0.000128 1024 175 525 104448 14.6469 6.79757 90.7157 206.412 318.731 318.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1810 6.4e-05 2048 150 1035 299600 23.1731 28.3976 879.964 837.475 1769.1 1769.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 940 0.000128 1024 110 780 137600 11.0135 6.83718 170.357 208.546 396.887 396.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1430 0.000128 512 290 285 131200 6.29334 3.40582 32.0614 103.299 145.215 145.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 690 0.000512 1024 235 495 19200 3.39677 1.64403 16.0164 51.9253 73.1109 73.2203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1920 3.2e-05 512 330 375 563200 25.7394 13.3155 174.31 416.558 630.104 630.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1340 0.000512 2048 360 1230 32000 3.47162 96.322 104.734 204.571 204.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 610 0.000256 1024 150 2100 48000 7.63123 3.37571 170.038 103.435 284.637 284.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 440 3.2e-05 2048 140 870 204800 185.362 55.8805 647.626 1665.67 2554.74 2554.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1240 0.000256 1024 60 570 75200 3.4231 52.7811 147.825 204.072 204.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 0.000128 1024 175 525 105600 14.6068 6.81174 92.5167 206.416 320.51 320.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1810 6.4e-05 2048 150 1035 299520 23.101 28.299 805.983 836.938 1694.41 1694.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 940 0.000128 1024 110 780 137216 11.0247 6.83142 154.891 209.194 382.081 382.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1430 0.000128 512 290 285 135168 6.28128 3.41574 30.0732 104.687 144.615 144.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 690 0.000512 1024 235 495 18432 3.26755 1.55885 14.2145 49.9302 69.1038 69.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1920 3.2e-05 512 330 375 565248 25.7568 13.3305 158.836 417.706 615.818 615.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1340 0.000512 2048 360 1230 32000 3.48051 88.021 104.858 196.403 196.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 610 0.000256 1024 150 2100 49152 7.68998 3.40992 157.254 104.862 273.373 273.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 440 3.2e-05 2048 140 870 204800 185.598 55.9104 590.019 1670.32 2502.04 2502.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1240 0.000256 1024 60 570 75264 3.42202 47.9895 145.185 196.64 196.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 730 0.000128 1024 175 525 106496 14.7987 6.83008 84.5644 209.206 315.557 315.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1810 6.4e-05 2048 150 1040 299968 23.1666 28.3689 1227.04 838.837 2117.5 2117.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 940 0.000128 1024 110 780 139008 10.9942 6.83408 118.436 209.767 346.161 346.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1430 0.000128 512 290 280 135680 6.28483 3.40787 36.9228 104.977 151.749 151.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 690 0.000512 1024 235 500 20992 3.34035 1.66189 20.5151 52.4277 78.0739 78.1884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1920 3.2e-05 512 330 380 569344 25.7172 13.3571 125.262 419.472 583.997 584.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1340 0.000512 2048 360 1240 32160 3.48422 66.5585 104.93 175.02 175.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 610 0.000256 1024 150 2100 49664 7.6153 3.40474 120.15 104.657 235.984 236.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 440 3.2e-05 2048 140 880 209920 186.643 56.034 1058.92 1677.5 2979.3 2979.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1240 0.000256 1024 60 580 75488 3.42941 36.6098 150.374 190.456 190.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 730 0.000128 1024 175 540 109568 14.6349 6.84723 127.198 209.897 358.735 358.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1810 6.4e-05 2048 150 1040 299920 23.2215 28.3771 693.704 837.956 1583.34 1583.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 940 0.000128 1024 110 780 138880 11.0464 6.84611 133.744 209.583 361.358 361.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1430 0.000128 512 290 280 135680 6.30832 3.41811 25.3742 104.887 140.15 140.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 690 0.000512 1024 235 500 20800 3.34643 1.65091 22.2352 52.1295 79.4935 79.6095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1920 3.2e-05 512 330 380 569600 25.7618 13.3898 138.477 419.016 596.84 596.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1340 0.000512 2048 360 1240 32160 3.48016 75.3425 104.854 183.722 183.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 610 0.000256 1024 150 2100 49920 7.65213 3.42624 136.411 104.925 252.594 252.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 440 3.2e-05 2048 140 880 209920 186.897 56.105 1068.16 1675.75 2987.12 2987.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1240 0.000256 1024 60 580 75480 3.4304 41.3408 151.414 196.227 196.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 730 0.000128 1024 175 540 109440 14.6854 6.86669 83.1245 209.597 314.433 314.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1810 6.4e-05 2048 150 1040 299904 23.1532 28.3425 645.954 837.923 1535.46 1535.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 940 0.000128 1024 110 780 138624 11.0035 6.8377 124.198 209.248 351.424 351.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1430 0.000128 512 290 280 135168 6.29754 3.41776 23.4947 104.722 138.092 138.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 690 0.000512 1024 235 500 20736 3.33661 1.65181 12.2953 52.225 69.6386 69.7515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1920 3.2e-05 512 330 380 568320 25.7608 13.3629 128.91 418.252 586.483 586.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1340 0.000512 2048 360 1240 32112 3.4728 70.3398 104.749 178.607 178.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 610 0.000256 1024 150 2100 49152 7.63603 3.40211 125.747 104.238 241.184 241.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 440 3.2e-05 2048 140 880 208896 187.147 56.0208 931.808 1672.92 2848.09 2848.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1240 0.000256 1024 60 580 75456 3.42429 38.3328 151.384 193.187 193.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 0.000128 1024 175 540 109056 14.6259 6.86285 73.6281 209.26 304.54 304.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1810 6.4e-05 2048 150 1040 299824 23.214 28.3658 659.973 837.96 1549.6 1549.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 940 0.000128 1024 110 780 138432 11.046 6.84134 126.059 209.271 353.351 353.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1430 0.000128 512 290 280 135296 6.38957 3.42016 24.3934 104.739 139.099 139.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 690 0.000512 1024 235 500 21056 3.35418 1.66192 12.8334 52.4982 70.4743 70.5855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1920 3.2e-05 512 330 380 568064 25.7919 13.3735 131.341 418.296 588.983 589.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1340 0.000512 2048 360 1240 32144 3.48362 71.8768 104.862 180.267 180.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 610 0.000256 1024 150 2100 49280 7.69997 3.41805 127.646 104.774 243.696 243.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 20 440 3.2e-05 2048 140 880 207872 186.608 56.023 949.529 1672.62 2864.97 2865.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1240 0.000256 1024 60 580 75432 3.41843 39.2311 148.676 191.37 191.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 0.000128 1024 175 540 109312 14.6534 6.92662 71.7717 209.282 302.812 302.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1810 6.4e-05 2048 150 1040 299776 23.1291 28.3013 666.776 837.868 1556.16 1556.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 940 0.000128 1024 110 780 138752 11.0149 6.8335 128.533 209.633 356.154 356.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1430 0.000128 512 290 280 135168 6.26566 3.40992 24.4181 104.591 138.839 138.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 690 0.000512 1024 235 500 20992 3.34435 1.66701 12.9565 52.4247 70.5176 70.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1920 3.2e-05 512 330 380 569344 25.6916 13.3629 133.131 418.994 591.368 591.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1340 0.000512 2048 360 1240 32128 3.4857 72.3763 104.842 180.749 180.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 610 0.000256 1024 150 2100 49152 7.67603 3.40816 124.139 104.611 239.992 240.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 20 440 3.2e-05 2048 140 880 208896 186.571 55.9601 842.336 1675.41 2760.47 2760.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1240 0.000256 1024 60 580 75456 3.42835 40.1551 149.001 192.63 192.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 0.000128 1024 175 540 108544 14.6271 6.83827 71.8352 211.28 304.755 304.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1810 6.4e-05 2048 150 1040 299808 23.1917 28.4037 813.436 837.906 1703.02 1703.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 940 0.000128 1024 110 780 138816 11.0223 6.84544 156.923 209.555 384.481 384.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1430 0.000128 512 290 280 134784 6.28534 3.41811 30.2118 104.481 144.551 144.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 690 0.000512 1024 235 500 20736 3.33565 1.64195 15.7396 52.0052 72.8485 72.9556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1920 3.2e-05 512 330 380 569088 25.7188 13.3854 162.946 418.809 621.044 621.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1340 0.000512 2048 360 1240 32112 3.48358 89.2187 104.817 197.561 197.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 610 0.000256 1024 150 2100 48384 7.64096 3.38298 155.812 103.758 270.751 270.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 20 440 3.2e-05 2048 140 880 209664 185.814 56.1091 1026.43 1675.46 2944.01 2944.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1240 0.000256 1024 60 580 75384 3.42016 49.3732 150.858 203.692 203.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 0.000128 1024 175 540 108288 14.6746 6.84416 88.4289 208.789 318.911 319.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1810 6.4e-05 2048 150 1040 299520 23.1073 28.353 566.498 838.561 1456.6 1456.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 940 0.000128 1024 110 780 138240 10.955 6.83418 109.475 209.083 336.479 336.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1430 0.000128 512 290 280 133632 6.22138 3.4055 21.1237 103.862 134.767 134.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 690 0.000512 1024 235 500 19584 3.32806 1.61376 10.5008 51.3794 66.9514 67.0549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1920 3.2e-05 512 330 380 566784 25.6142 13.3433 113.778 417.739 570.657 570.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1340 0.000512 2048 360 1240 31968 3.47312 62.1284 104.732 170.377 170.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 610 0.000256 1024 150 2100 46080 7.66253 3.33677 103.993 102.492 217.64 217.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 440 3.2e-05 2048 140 880 207360 185.501 55.8838 1032.11 1670.39 2944.08 2944.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1240 0.000256 1024 60 580 75312 3.4217 34.4904 148.355 186.311 186.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 0.000128 1024 175 540 105984 14.6416 6.82099 60.7231 207.562 289.918 290.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1810 6.4e-05 2048 150 1040 299840 23.1217 28.3996 781.521 838.035 1671.16 1671.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 940 0.000128 1024 110 780 138880 11.004 6.84819 150.606 209.683 378.277 378.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1430 0.000128 512 290 280 135680 6.28 3.41693 29.1292 104.933 143.918 144.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 690 0.000512 1024 235 500 20480 3.31606 1.63021 14.88 51.7651 71.7188 71.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1920 3.2e-05 512 330 380 568320 25.7615 13.3699 156.315 419.067 614.699 614.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1340 0.000512 2048 360 1240 32080 3.47546 85.3717 104.774 193.664 193.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 610 0.000256 1024 150 2100 48640 7.54835 3.37101 150.214 103.27 264.563 264.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 440 3.2e-05 2048 140 880 209920 185.87 56.0474 963.383 1676.29 2881.79 2881.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1240 0.000256 1024 60 580 75440 3.4304 47.5746 151.039 202.087 202.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 0.000128 1024 175 540 108800 14.6795 6.84595 84.9936 209.695 316.374 316.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1810 6.4e-05 2048 150 1040 299840 23.0703 28.3778 548.465 838.907 1438.9 1438.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 940 0.000128 1024 110 780 136960 10.9359 6.8608 104.946 208.235 331.111 331.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1430 0.000128 512 290 280 133120 6.17494 3.39962 20.3964 103.359 133.482 133.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 690 0.000512 1024 235 500 20480 3.32029 1.64243 10.7291 51.91 67.7245 67.8319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1920 3.2e-05 512 330 380 568320 25.7069 13.3556 110.656 419.449 569.351 569.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1340 0.000512 2048 360 1240 32000 3.47501 60.0724 104.854 168.444 168.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 610 0.000256 1024 150 2100 48640 7.5417 3.36672 105.854 103.46 220.376 220.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 20 440 3.2e-05 2048 140 880 209920 185.552 55.9807 981.592 1677.78 2901.1 2901.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1240 0.000256 1024 60 580 75360 3.42662 33.5219 152.179 189.171 189.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 0.000128 1024 175 540 104960 14.5999 6.79936 58.3714 206.539 286.48 286.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1810 6.4e-05 2048 150 1040 299904 23.0687 28.3136 734.299 838.107 1623.87 1623.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 940 0.000128 1024 110 780 138240 10.9929 6.83203 141.294 209.328 368.579 368.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1430 0.000128 512 290 280 133632 6.28134 3.40726 26.8942 104.243 140.982 141.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 690 0.000512 1024 235 500 19968 3.33472 1.63635 13.755 51.7793 70.6355 70.7451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1920 3.2e-05 512 330 380 568320 25.6421 13.3435 147.243 418.315 604.724 604.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1340 0.000512 2048 360 1240 32064 3.46931 80.4393 104.756 188.707 188.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 610 0.000256 1024 150 2100 47616 7.62179 3.36157 138.256 103.288 252.685 252.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 440 3.2e-05 2048 140 880 208896 184.831 55.9717 549.423 1672.73 2463.13 2463.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1240 0.000256 1024 60 580 75360 3.42096 44.0689 147.566 195.099 195.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 0.000128 1024 175 540 107520 14.6226 6.93488 78.9455 208.316 308.975 309.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1810 6.4e-05 2048 150 1040 299520 23.0846 28.3338 525.219 838.659 1415.37 1415.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 940 0.000128 1024 110 780 136704 10.993 6.82445 100.175 208.619 326.745 326.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1430 0.000128 512 290 280 132096 6.23629 3.39763 19.306 103.375 132.469 132.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 690 0.000512 1024 235 500 19968 3.35139 1.64618 10.0513 51.9596 67.134 67.2416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1920 3.2e-05 512 330 380 565248 25.4778 13.2797 105.19 416.714 560.849 560.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1340 0.000512 2048 360 1240 31872 3.46726 57.3563 104.597 165.465 165.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 610 0.000256 1024 150 2100 46080 7.78406 3.37126 96.4095 103.508 211.229 211.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 20 440 3.2e-05 2048 140 880 202752 186.473 55.6444 802.364 1666.39 2711.05 2711.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1240 0.000256 1024 60 580 75264 3.42016 32.0553 150.285 185.803 185.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 0.000128 1024 175 540 104448 14.6559 6.7991 55.667 206.576 283.873 283.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1810 6.4e-05 2048 150 1040 299800 23.2346 28.382 767.538 838.96 1658.2 1658.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 940 0.000128 1024 110 780 138400 11.0637 6.84851 147.594 209.658 375.3 375.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1430 0.000128 512 290 280 134400 6.28672 3.42045 28.3734 104.384 142.619 142.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 690 0.000512 1024 235 500 20000 3.35318 1.63226 14.4421 51.8343 71.3908 71.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1920 3.2e-05 512 330 380 566400 25.8947 13.3864 152.676 418.976 611.123 611.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1340 0.000512 2048 360 1240 32100 3.48944 84.0618 104.96 192.554 192.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 610 0.000256 1024 150 2100 48000 7.62426 3.3743 145.617 103.387 260.159 260.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 440 3.2e-05 2048 140 880 208000 185.837 56.1414 573.601 1675.36 2491.12 2491.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1240 0.000256 1024 60 580 75400 3.42029 46.6362 152.993 203.091 203.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 0.000128 1024 175 540 107200 14.7406 6.85056 82.4515 208.599 312.793 312.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1810 6.4e-05 2048 150 1040 299200 23.1764 28.3874 540.916 838.053 1430.62 1430.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 940 0.000128 1024 110 780 137600 11.0139 6.84205 103.99 208.761 330.74 330.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1430 0.000128 512 290 280 131200 6.29277 3.40582 19.7764 103.368 132.995 133.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 690 0.000512 1024 235 500 19200 3.39725 1.64202 10.1431 51.9665 67.2713 67.3812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1920 3.2e-05 512 330 380 563200 25.7435 13.3144 108.055 416.845 564.146 564.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1340 0.000512 2048 360 1240 32000 3.48102 59.3861 104.955 167.863 167.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 610 0.000256 1024 150 2100 48000 7.6473 3.38083 103.484 103.506 218.503 218.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 25 20 440 3.2e-05 2048 140 880 204800 186.381 55.9814 812.308 1666.85 2721.72 2721.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1240 0.000256 1024 60 580 75200 3.42102 32.9176 148.992 185.374 185.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 0.000128 1024 175 540 105600 14.6079 6.81546 57.6827 206.562 287.466 287.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1810 6.4e-05 2048 150 1040 299712 23.1177 28.3771 980.743 838.01 1870.33 1870.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 940 0.000128 1024 110 780 137984 11.0129 6.83418 188.602 209.385 415.969 416.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1430 0.000128 512 290 280 134400 6.32509 3.41853 36.3987 104.782 151.086 151.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 690 0.000512 1024 235 500 20608 3.32877 1.64454 19.1007 51.9796 76.1775 76.2894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1920 3.2e-05 512 330 380 566272 25.7887 13.363 195.626 418.386 653.348 653.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1340 0.000512 2048 360 1240 32032 3.47517 107.375 104.727 215.621 215.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 610 0.000256 1024 150 2100 48384 7.60362 3.37715 187.808 103.661 302.611 302.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 440 3.2e-05 2048 140 880 207872 185.324 56.0312 731.646 1673.35 2646.55 2646.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1240 0.000256 1024 60 580 75376 3.42077 59.2761 149.705 212.448 212.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 0.000128 1024 175 540 109312 14.6228 6.83885 107.402 209.389 338.421 338.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1810 6.4e-05 2048 150 1040 299712 23.0789 28.3241 639.425 838.894 1529.81 1529.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 940 0.000128 1024 110 780 137984 11.0082 6.83168 123.13 209.695 350.796 350.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1430 0.000128 512 290 280 132608 6.25216 3.396 23.931 103.739 137.471 137.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 690 0.000512 1024 235 500 19712 3.28224 1.59894 11.7624 50.9686 67.7409 67.8507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1920 3.2e-05 512 330 380 566272 25.7689 13.3443 129.475 418.804 587.575 587.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1340 0.000512 2048 360 1240 31808 3.46522 69.1848 104.508 177.202 177.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 610 0.000256 1024 150 2100 46592 7.50381 3.30362 117.84 101.488 230.292 230.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 440 3.2e-05 2048 140 880 207872 184.898 56.0424 476.051 1674.95 2392.12 2392.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1240 0.000256 1024 60 580 75264 3.41811 38.6025 149.744 191.806 191.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 730 0.000128 1024 175 540 107520 14.4778 6.81485 69.1213 207.309 297.876 298.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1810 6.4e-05 2048 150 1040 299760 23.1855 28.3634 937.128 837.796 1826.56 1826.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 940 0.000128 1024 110 780 138240 10.9997 6.84442 180.313 208.843 407.136 407.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1430 0.000128 512 290 280 134400 6.3064 3.42077 35.014 104.514 149.412 149.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 690 0.000512 1024 235 500 20160 3.33885 1.63267 17.7351 51.8101 74.6511 74.7602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1920 3.2e-05 512 330 380 564480 25.8081 13.3503 187.537 417.311 644.19 644.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1340 0.000512 2048 360 1240 32040 3.47379 102.625 104.751 210.894 210.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 610 0.000256 1024 150 2100 48000 7.62064 3.37472 178.137 103.313 292.605 292.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 440 3.2e-05 2048 140 880 207360 185.232 56.0414 696.258 1668.7 2606.42 2606.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1240 0.000256 1024 60 580 75360 3.41654 56.9297 150.501 210.889 210.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 0.000128 1024 175 540 107520 14.7248 6.84646 101.482 208.856 332.066 332.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1810 6.4e-05 2048 150 1040 299520 23.1005 28.3628 635.855 837.981 1525.38 1525.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 940 0.000128 1024 110 780 138240 10.9808 6.84317 122.74 209.136 349.832 349.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1430 0.000128 512 290 280 130560 6.30544 3.39827 23.2235 103.372 136.456 136.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 690 0.000512 1024 235 500 19200 3.38806 1.64454 11.6577 52.0038 68.8222 68.9334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1920 3.2e-05 512 330 380 560640 25.9687 13.3426 126.134 417.639 583.269 583.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1340 0.000512 2048 360 1240 31920 3.47546 69.6604 104.819 177.998 178.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 610 0.000256 1024 150 2100 46080 7.79133 3.37824 115.998 103.531 230.854 230.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 440 3.2e-05 2048 140 880 207360 184.843 55.9994 473.402 1670 2384.44 2384.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1240 0.000256 1024 60 580 75120 3.41622 38.2628 149.223 190.945 191.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 0.000128 1024 175 540 103680 14.7245 6.89846 66.3015 206.566 294.645 294.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1810 6.4e-05 2048 150 1040 299776 23.0973 28.3671 909.749 838.653 1799.95 1800.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 940 0.000128 1024 110 780 138240 10.967 6.83034 174.344 209.181 401.461 401.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1430 0.000128 512 290 280 135168 6.26637 3.40992 34.1701 104.685 148.685 148.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 690 0.000512 1024 235 500 20480 3.37642 1.6745 17.5088 52.5476 75.2374 75.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1920 3.2e-05 512 330 380 565248 25.7557 13.3345 182.206 417.963 639.451 639.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1340 0.000512 2048 360 1240 32000 3.47568 99.3185 104.754 207.592 207.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 610 0.000256 1024 150 2100 49152 7.67104 3.41379 176.143 104.774 292.162 292.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 440 3.2e-05 2048 140 880 204800 185.628 55.8699 667.276 1671.32 2580.29 2580.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1240 0.000256 1024 60 580 75392 3.42797 54.7585 148.482 206.713 206.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 0.000128 1024 175 540 108544 14.6406 6.8287 98.4943 209.196 329.321 329.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1810 6.4e-05 2048 150 1040 299008 23.1035 28.3417 611.67 836.88 1500.08 1500.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 940 0.000128 1024 110 780 137216 11.0279 6.83418 117.184 209.17 344.349 344.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1430 0.000128 512 290 280 135168 6.27392 3.41194 23.1746 104.68 137.694 137.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 690 0.000512 1024 235 500 18432 3.26835 1.56384 10.8756 49.9259 65.7608 65.8719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1920 3.2e-05 512 330 380 565248 25.7513 13.325 122.529 417.68 579.476 579.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1340 0.000512 2048 360 1240 31744 3.45843 66.6917 104.311 174.504 174.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 610 0.000256 1024 150 2100 49152 7.68637 3.40864 119.161 104.849 235.262 235.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 440 3.2e-05 2048 140 880 204800 185.597 56.1427 451.268 1671.36 2364.55 2364.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1240 0.000256 1024 60 580 75264 3.42883 37.0012 148.389 188.861 188.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 0.000128 1024 175 540 106496 14.7962 6.83629 65.6788 209.18 296.646 296.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1810 6.4e-05 2048 150 1040 299520 23.1113 28.4264 794.596 837.855 1684.07 1684.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 940 0.000128 1024 110 780 136704 11.0008 6.82803 150.426 208.429 376.82 376.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1430 0.000128 512 290 280 132096 6.23715 3.39584 28.9824 103.28 142.053 142.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 690 0.000512 1024 235 500 19968 3.35341 1.6409 15.0221 51.9062 72.052 72.1613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1920 3.2e-05 512 330 380 565248 25.4949 13.2819 157.504 416.32 612.788 612.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1340 0.000512 2048 360 1240 31872 3.4673 86.2688 104.497 194.278 194.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 610 0.000256 1024 150 2100 46080 7.78157 3.36717 144.328 103.404 259.032 259.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 440 3.2e-05 2048 140 880 202752 185.444 55.7017 579.063 1664.76 2485.16 2485.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1240 0.000256 1024 60 580 75264 3.42323 48.0193 151.054 202.538 202.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 0.000128 1024 175 540 104448 14.674 6.79555 83.4211 206.388 311.433 311.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1810 6.4e-05 2048 150 1040 298752 23.0957 28.2867 557.563 838.04 1447.07 1447.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 940 0.000128 1024 110 780 135168 10.9063 6.8015 105.676 206.796 330.312 330.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1430 0.000128 512 290 280 129024 6.35536 3.39478 20.1836 103.493 133.58 133.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 690 0.000512 1024 235 500 18432 3.27664 1.56851 10.2481 50.1453 65.3704 65.4746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1920 3.2e-05 512 330 380 552960 25.6682 13.1309 109.618 412.676 561.273 561.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1340 0.000512 2048 360 1240 31488 3.44054 60.3877 104.069 167.94 167.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 610 0.000256 1024 150 2100 43008 7.60816 3.25117 95.6404 99.63 206.285 206.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 440 3.2e-05 2048 140 880 196608 184.359 55.1413 395.275 1650.16 2285.12 2285.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1240 0.000256 1024 60 580 74880 3.41587 33.8239 146.348 183.634 183.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 0.000128 1024 175 540 104448 14.6651 6.80538 58.7025 206.809 287.135 287.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1810 6.4e-05 2048 150 1040 299200 23.1731 28.3778 821.789 838.485 1711.91 1711.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 940 0.000128 1024 110 780 137600 11.0173 6.84262 157.633 208.702 384.333 384.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1430 0.000128 512 290 280 131200 6.2943 3.40787 29.989 103.373 143.222 143.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 690 0.000512 1024 235 500 19200 3.39478 1.63862 15.3333 51.968 72.4591 72.5685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1920 3.2e-05 512 330 380 563200 25.7443 13.3238 164.163 416.852 620.271 620.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1340 0.000512 2048 360 1240 32000 3.4784 90.0111 104.95 198.486 198.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 610 0.000256 1024 150 2100 48000 7.63232 3.37907 158.168 103.507 272.847 272.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 440 3.2e-05 2048 140 880 204800 185.265 55.8765 606.614 1666.98 2514.93 2515.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1240 0.000256 1024 60 580 75200 3.41811 49.8591 146.94 200.26 200.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 0.000128 1024 175 540 105600 14.6108 6.81562 87.583 206.567 315.735 315.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1810 6.4e-05 2048 150 1040 299200 23.1199 28.3546 582.094 838.599 1472.25 1472.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 940 0.000128 1024 110 780 134400 10.9427 6.8112 109.516 206.815 334.22 334.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1430 0.000128 512 290 280 128000 6.3993 3.3984 21.0807 103.501 134.537 134.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 690 0.000512 1024 235 500 19200 3.40298 1.64864 11.1884 52.2299 68.5994 68.7075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1920 3.2e-05 512 330 380 550400 25.8767 13.1416 114.353 412.69 566.251 566.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1340 0.000512 2048 360 1240 31600 3.45702 63.2772 104.409 171.186 171.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 610 0.000256 1024 150 2100 44800 7.91149 3.38074 106.203 103.77 221.423 221.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 440 3.2e-05 2048 140 880 192000 185.698 55.1936 406.187 1650.19 2297.46 2297.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1240 0.000256 1024 60 580 74800 3.41706 34.9389 148.347 186.749 186.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 0.000128 1024 175 540 102400 14.8657 6.8056 60.4475 206.828 289.106 289.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1810 6.4e-05 2048 150 1032 300096 23.2119 28.3832 1172.47 838.727 2062.88 2062.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 940 0.000128 1024 110 768 137984 11.0221 6.84032 116.229 209.744 343.962 344.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1430 0.000128 512 290 288 133632 6.3536 3.40858 36.3735 104.964 151.262 151.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 690 0.000512 1024 235 504 20736 3.3512 1.66346 18.912 52.4231 76.4822 76.6049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1920 3.2e-05 512 330 384 569344 25.7036 13.3573 125.562 419.278 584.095 584.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1340 0.000512 2048 360 1248 32128 3.49184 66.3757 104.95 174.864 174.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 610 0.000256 1024 150 2112 49152 7.65846 3.40621 118.249 104.645 234.119 234.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 440 3.2e-05 2048 140 864 205824 187.949 56.1657 958.269 1677.2 2879.77 2879.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1240 0.000256 1024 60 576 75488 3.42579 35.5739 150.457 189.498 189.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 730 0.000128 1024 175 528 107520 14.7703 6.82678 71.6548 209.753 303.164 303.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1810 6.4e-05 2048 150 1032 300000 23.2247 28.3575 640.748 838.597 1531.01 1531.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 940 0.000128 1024 110 768 137920 11.0786 6.84886 122.523 209.744 350.33 350.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1430 0.000128 512 290 288 133760 6.3624 3.42333 23.804 104.967 138.711 138.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 690 0.000512 1024 235 504 20480 3.35504 1.64486 19.3553 52.1698 76.6495 76.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1920 3.2e-05 512 330 384 569600 25.7533 13.3837 130.108 419.253 588.69 588.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1340 0.000512 2048 360 1248 32120 3.4839 70.6959 104.944 179.168 179.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 610 0.000256 1024 150 2112 49280 7.71498 3.42426 126.026 105.373 242.714 242.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 440 3.2e-05 2048 140 864 206080 188.599 56.1951 921.755 1676.53 2843.26 2843.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1240 0.000256 1024 60 576 75480 3.42323 37.931 153.662 195.06 195.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 730 0.000128 1024 175 528 107520 14.8415 6.86141 71.5997 209.851 303.311 303.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1810 6.4e-05 2048 150 1032 300000 23.13 28.5675 631.05 838.773 1521.6 1521.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 940 0.000128 1024 110 768 137856 11.0215 6.83568 121.35 209.463 348.807 348.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1430 0.000128 512 290 288 133632 6.34854 3.41606 23.7777 104.831 138.526 138.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 690 0.000512 1024 235 504 20736 3.33856 1.65136 12.3903 52.2766 69.7865 69.9016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1920 3.2e-05 512 330 384 568320 25.7026 13.3612 129.051 418.677 586.978 587.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1340 0.000512 2048 360 1248 32112 3.48861 69.8609 104.976 178.367 178.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 610 0.000256 1024 150 2112 49152 7.6305 3.39968 124.133 104.342 239.662 239.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 440 3.2e-05 2048 140 864 204288 188.119 55.9812 921.816 1674.58 2840.69 2840.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1240 0.000256 1024 60 576 75456 3.42128 37.8842 149.082 190.429 190.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 730 0.000128 1024 175 528 106752 14.8155 6.86064 71.1384 209.476 302.449 302.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1810 6.4e-05 2048 150 1032 299904 23.0769 28.3505 404.956 839.15 1295.62 1295.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 940 0.000128 1024 110 768 137472 11.0234 6.83622 78.1851 209.504 305.688 305.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1430 0.000128 512 290 288 132096 6.33616 3.4073 15.4533 104.33 129.686 129.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 690 0.000512 1024 235 504 19968 3.33114 1.63526 18.1525 51.8214 75.0702 75.1821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1920 3.2e-05 512 330 384 568320 25.6539 13.3366 86.4765 418.677 544.338 544.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1340 0.000512 2048 360 1248 32064 3.4881 44.9597 104.962 153.454 153.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 610 0.000256 1024 150 2112 47616 7.62877 3.38502 77.7931 103.367 192.329 192.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 440 3.2e-05 2048 140 864 202752 187.662 56.0558 909.546 1674.19 2827.65 2827.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1240 0.000256 1024 60 576 75360 3.42426 24.5821 151.917 179.968 180.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 730 0.000128 1024 175 528 105984 14.7451 6.8319 52.7779 208.486 283.006 283.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1810 6.4e-05 2048 150 1032 299936 23.1901 28.4158 728.785 838.821 1619.3 1619.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 940 0.000128 1024 110 768 137536 11.0567 6.84653 138.97 209.473 366.483 366.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1430 0.000128 512 290 288 133504 6.3665 3.41606 27.759 104.829 142.527 142.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 690 0.000512 1024 235 504 20608 3.37802 1.66685 14.2598 52.5496 71.9833 72.0949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1920 3.2e-05 512 330 384 568064 25.7494 13.3795 149.411 418.694 607.426 607.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1340 0.000512 2048 360 1248 32088 3.4871 80.4618 104.929 188.921 188.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 610 0.000256 1024 150 2112 49280 7.68618 3.41811 143.879 104.876 260.02 260.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 24 440 3.2e-05 2048 140 864 204288 187.196 56.0501 1034.66 1674.21 2952.31 2952.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1240 0.000256 1024 60 576 75432 3.42278 43.9235 151.801 199.192 199.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 730 0.000128 1024 175 528 106624 14.8505 6.84342 77.1925 209.479 308.543 308.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1810 6.4e-05 2048 150 1032 299712 23.1257 28.4017 465.568 837.823 1355 1355.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 940 0.000128 1024 110 768 137088 11.0559 6.84237 88.5782 209.357 315.967 316.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1430 0.000128 512 290 288 132608 6.3791 3.41197 17.81 104.763 132.521 132.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 690 0.000512 1024 235 504 19712 3.37152 1.64454 8.9665 51.9696 66.0802 66.1904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1920 3.2e-05 512 330 384 566272 25.7877 13.3633 94.544 418.335 552.213 552.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1340 0.000512 2048 360 1248 32032 3.48339 51.2737 104.827 159.628 159.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 610 0.000256 1024 150 2112 48384 7.60784 3.37792 89.7771 103.642 204.563 204.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 440 3.2e-05 2048 140 864 204288 187.122 56.0353 1082.23 1672.78 2998.37 2998.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1240 0.000256 1024 60 576 75376 3.41606 28.0719 148.734 180.264 180.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 730 0.000128 1024 175 528 105728 14.8939 6.85792 56.4298 209.37 287.706 287.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1810 6.4e-05 2048 150 1032 299904 23.105 28.2974 710.331 837.648 1599.46 1599.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 940 0.000128 1024 110 768 137728 11.041 6.83418 135.484 209.576 363.068 363.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1430 0.000128 512 290 288 133120 6.34045 3.41296 26.6238 104.537 141.066 141.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 690 0.000512 1024 235 504 20480 3.3704 1.66867 13.6969 52.4107 71.2754 71.3851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1920 3.2e-05 512 330 384 569344 25.6663 13.3553 143.721 418.877 601.8 601.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1340 0.000512 2048 360 1248 32064 3.47139 78.3827 104.761 186.657 186.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 610 0.000256 1024 150 2112 49152 7.66339 3.40659 134.453 104.594 250.273 250.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 24 440 3.2e-05 2048 140 864 204800 186.856 55.9635 920.498 1674.98 2838.48 2838.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1240 0.000256 1024 60 576 75456 3.42755 42.9926 150.977 197.439 197.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 730 0.000128 1024 175 528 106496 14.7791 6.82803 74.979 208.896 305.655 305.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1810 6.4e-05 2048 150 1032 299776 23.0786 28.3335 474.833 838.64 1364.97 1365.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 940 0.000128 1024 110 768 137216 11.0136 6.82931 90.8287 209.181 317.988 318.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1430 0.000128 512 290 288 133120 6.35027 3.40787 18.0823 104.686 132.686 132.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 690 0.000512 1024 235 504 20480 3.37683 1.6681 9.45318 52.5477 67.17 67.2809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1920 3.2e-05 512 330 384 565248 25.7692 13.3316 96.1005 417.964 553.343 553.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1340 0.000512 2048 360 1248 32000 3.47965 51.7877 104.864 160.178 160.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 610 0.000256 1024 150 2112 49152 7.6735 3.40787 87.965 104.768 203.972 204.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 440 3.2e-05 2048 140 864 200704 187.594 55.9516 921.769 1671.3 2836.82 2836.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1240 0.000256 1024 60 576 75392 3.42314 28.8379 148.891 181.195 181.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 730 0.000128 1024 175 528 106496 14.7702 6.83315 50.6138 209.19 281.582 281.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1810 6.4e-05 2048 150 1032 299952 23.1922 28.4188 773.207 838.6 1663.5 1663.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 940 0.000128 1024 110 768 137664 11.0587 6.8392 148.222 209.724 375.979 376.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1430 0.000128 512 290 288 132480 6.36544 3.41891 29.0517 104.569 143.562 143.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 690 0.000512 1024 235 504 20160 3.35821 1.6425 14.9155 52.049 72.0926 72.1999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1920 3.2e-05 512 330 384 569088 25.7248 13.3812 157.626 419.164 616.077 616.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1340 0.000512 2048 360 1248 32040 3.47194 85.626 104.833 193.974 194.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 610 0.000256 1024 150 2112 48384 7.63683 3.38672 149.85 103.849 264.879 264.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 24 440 3.2e-05 2048 140 864 205056 187.549 56.0972 887.208 1676.28 2807.32 2807.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1240 0.000256 1024 60 576 75456 3.43158 46.9495 149.969 200.392 200.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 730 0.000128 1024 175 528 105984 14.8643 6.84621 81.6466 208.962 312.491 312.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1810 6.4e-05 2048 150 1032 299808 23.0993 28.3731 541.093 837.891 1430.54 1430.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 940 0.000128 1024 110 768 137088 10.9958 6.83008 103.922 208.874 330.754 330.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1430 0.000128 512 290 288 131328 6.31894 3.41152 20.5093 103.758 134.153 134.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 690 0.000512 1024 235 504 19584 3.32595 1.61142 10.2754 51.3257 66.6667 66.7771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1920 3.2e-05 512 330 384 566784 25.6096 13.3307 110.682 417.313 567.118 567.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1340 0.000512 2048 360 1248 31968 3.47744 60.0743 104.741 168.336 168.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 610 0.000256 1024 150 2112 46080 7.66086 3.34029 100.834 102.311 214.303 214.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 24 440 3.2e-05 2048 140 864 202752 187.22 55.8836 888.739 1668.8 2800.83 2800.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1240 0.000256 1024 60 576 75312 3.41635 32.9492 151.428 187.837 187.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 730 0.000128 1024 175 528 103680 14.8326 6.82189 56.4008 208.003 286.232 286.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1810 6.4e-05 2048 150 1032 299840 23.1266 28.4876 733.141 838.006 1622.84 1622.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 940 0.000128 1024 110 768 137600 11.0537 6.8433 140.474 209.673 368.177 368.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1430 0.000128 512 290 288 133120 6.37459 3.41338 27.716 104.932 142.59 142.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 690 0.000512 1024 235 504 19840 3.34429 1.63021 13.9297 51.7652 70.7967 70.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1920 3.2e-05 512 330 384 568320 25.7719 13.3755 150.405 419.054 608.793 608.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1340 0.000512 2048 360 1248 32080 3.48477 81.0742 104.886 189.488 189.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 610 0.000256 1024 150 2112 47360 7.65709 3.36781 138.973 103.28 253.433 253.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 440 3.2e-05 2048 140 864 204800 187.428 56.0401 821.903 1675.64 2741.2 2741.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1240 0.000256 1024 60 576 75440 3.42221 44.535 149.956 197.955 198.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 730 0.000128 1024 175 528 107520 14.8083 6.8393 78.3453 210.636 310.786 310.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1810 6.4e-05 2048 150 1032 299840 23.0687 28.3644 526.539 838.627 1416.68 1416.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 940 0.000128 1024 110 768 135680 10.986 6.81594 100.318 208.165 326.418 326.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1430 0.000128 512 290 288 130560 6.29104 3.39558 19.7555 103.32 132.913 133.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 690 0.000512 1024 235 504 19200 3.37792 1.63958 10.085 51.902 67.1306 67.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1920 3.2e-05 512 330 384 568320 25.7032 13.355 108.123 419.303 566.667 566.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1340 0.000512 2048 360 1248 32000 3.48694 58.5926 104.934 167.054 167.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 610 0.000256 1024 150 2112 46080 7.76733 3.36486 98.1585 103.426 212.867 212.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 24 440 3.2e-05 2048 140 864 204800 187.137 56.138 796.404 1676.67 2716.53 2716.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1240 0.000256 1024 60 576 75360 3.42205 32.1476 151.06 186.672 186.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 730 0.000128 1024 175 528 104960 14.5892 6.79731 55.5324 206.462 283.546 283.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1810 6.4e-05 2048 150 1032 299904 23.0727 28.4877 942.967 838.816 1833.43 1833.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 940 0.000128 1024 110 768 137472 11.0149 6.82957 181.751 209.499 409.234 409.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1430 0.000128 512 290 288 132096 6.33584 3.40563 35.5735 104.332 149.804 149.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 690 0.000512 1024 235 504 19968 3.34563 1.63994 18.0896 51.8261 75.0314 75.1457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1920 3.2e-05 512 330 384 568320 25.6286 13.3455 192.601 418.671 650.43 650.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1340 0.000512 2048 360 1248 32064 3.48349 104.813 104.959 213.301 213.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 610 0.000256 1024 150 2112 47616 7.6265 3.36346 180.851 103.363 295.366 295.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 440 3.2e-05 2048 140 864 202752 186.242 55.9433 683.405 1675.23 2601.02 2601.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1240 0.000256 1024 60 576 75360 3.42208 57.1301 149.666 210.259 210.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 730 0.000128 1024 175 528 105984 14.74 6.82691 99.4879 208.486 329.697 329.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1810 6.4e-05 2048 150 1032 299520 23.1138 28.3882 601.307 837.982 1490.87 1490.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 940 0.000128 1024 110 768 136704 11.0014 6.83315 115.727 208.458 342.156 342.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1430 0.000128 512 290 288 129024 6.34435 3.39546 22.6983 103.295 135.885 136.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 690 0.000512 1024 235 504 19968 3.35322 1.64621 11.7326 51.918 68.7817 68.8905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1920 3.2e-05 512 330 384 565248 25.4774 13.2792 125.144 416.391 580.475 580.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1340 0.000512 2048 360 1248 31872 3.4697 66.4768 104.628 174.618 174.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 610 0.000256 1024 150 2112 46080 7.7889 3.37306 111.61 103.419 226.348 226.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 24 440 3.2e-05 2048 140 864 196608 186.912 55.6937 1120.89 1665.49 3029.19 3029.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1240 0.000256 1024 60 576 75264 3.42016 36.906 151.052 191.421 191.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 730 0.000128 1024 175 528 104448 14.6544 6.80195 63.3869 206.543 291.56 291.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1810 6.4e-05 2048 150 1032 300000 23.2306 28.4549 925.885 838.301 1815.96 1816.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 940 0.000128 1024 110 768 137600 11.0784 6.84992 178.147 209.496 405.708 405.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1430 0.000128 512 290 288 132800 6.35411 3.41606 35.258 104.309 149.495 149.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 690 0.000512 1024 235 504 20000 3.34902 1.9519 17.6895 51.794 74.9136 75.0223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1920 3.2e-05 512 330 384 566400 25.8846 13.3865 189.74 418.643 647.843 647.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1340 0.000512 2048 360 1248 32000 3.47216 102.724 104.739 210.979 211.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 610 0.000256 1024 150 2112 48000 7.6208 3.37315 178.81 103.299 293.263 293.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 440 3.2e-05 2048 140 864 204800 186.375 56.1666 677.285 1674.05 2594.07 2594.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1240 0.000256 1024 60 576 75400 3.42 55.955 148.719 208.14 208.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 730 0.000128 1024 175 528 105600 14.8697 6.85168 97.138 208.437 327.449 327.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1810 6.4e-05 2048 150 1032 299600 23.1748 28.4367 628.038 837.482 1517.22 1517.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 940 0.000128 1024 110 768 136000 11.0924 6.84237 119.776 208.621 346.463 346.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1430 0.000128 512 290 288 131200 6.30003 3.40701 23.815 103.296 136.97 137.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 690 0.000512 1024 235 504 19200 3.3959 1.63926 11.7646 51.9274 68.854 68.9654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1920 3.2e-05 512 330 384 563200 25.731 13.3186 127.604 416.566 583.403 583.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1340 0.000512 2048 360 1248 31800 3.46934 69.4993 104.463 177.476 177.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 610 0.000256 1024 150 2112 48000 7.64243 3.38051 121.2 103.435 235.816 235.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 440 3.2e-05 2048 140 864 198400 186.944 55.8738 1084.91 1665.69 2993.61 2993.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1240 0.000256 1024 60 576 75200 3.42176 38.187 149.965 191.618 191.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 730 0.000128 1024 175 528 102400 14.8867 6.91862 64.545 206.424 292.927 293.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1810 6.4e-05 2048 150 1032 299712 23.1284 28.5 907.462 837.831 1797 1797.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 940 0.000128 1024 110 768 137088 11.056 6.8448 173.559 209.349 400.945 401.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1430 0.000128 512 290 288 132608 6.37795 3.4096 34.5742 104.769 149.288 149.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 690 0.000512 1024 235 504 19712 3.36829 1.64474 17.2324 51.973 74.3472 74.4562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1920 3.2e-05 512 330 384 566272 25.7934 13.3612 185.057 418.357 642.752 642.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1340 0.000512 2048 360 1248 32032 3.4857 100.668 104.84 209.038 209.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 610 0.000256 1024 150 2112 48384 7.60541 3.37798 175.918 103.641 290.7 290.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 440 3.2e-05 2048 140 864 204288 186.318 56.0538 662.35 1672.82 2577.73 2577.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1240 0.000256 1024 60 576 75376 3.4201 54.5894 148.574 206.627 206.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 730 0.000128 1024 175 528 105728 14.8904 6.83648 95.0621 210.887 327.834 327.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1810 6.4e-05 2048 150 1032 299712 23.0809 28.3095 600.587 837.88 1489.95 1490.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 940 0.000128 1024 110 768 136192 11.1293 6.83248 114.909 209.446 342.455 342.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1430 0.000128 512 290 288 129024 6.37827 3.39882 22.4329 103.613 135.982 136.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 690 0.000512 1024 235 504 17920 3.36042 1.59571 10.4004 50.9123 66.3981 66.5073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1920 3.2e-05 512 330 384 566272 25.7688 13.3438 122.839 418.293 580.43 580.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1340 0.000512 2048 360 1248 31808 3.47136 66.3889 104.503 174.409 174.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 610 0.000256 1024 150 2112 46592 7.50886 3.30531 112.903 101.363 225.233 225.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 440 3.2e-05 2048 140 864 200704 186.771 55.978 431.718 1672.64 2347.31 2347.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1240 0.000256 1024 60 576 75264 3.42016 36.3295 149.592 189.386 189.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 730 0.000128 1024 175 528 103936 14.7662 6.81549 62.5383 207.056 291.334 291.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1810 6.4e-05 2048 150 1032 299760 23.1867 28.4471 880.649 837.794 1770.16 1770.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 940 0.000128 1024 110 768 137280 11.0241 6.84317 169.636 208.845 396.487 396.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1430 0.000128 512 290 288 132480 6.36637 3.41635 33.5695 104.519 148.029 148.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 690 0.000512 1024 235 504 20160 3.34288 1.63504 17.0652 51.8104 73.9823 74.0914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1920 3.2e-05 512 330 384 564480 25.8242 13.3474 179.883 417.31 636.554 636.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1340 0.000512 2048 360 1248 32040 3.48573 97.6625 104.88 206.073 206.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 610 0.000256 1024 150 2112 48000 7.6217 3.37389 170.238 103.311 284.705 284.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 440 3.2e-05 2048 140 864 203520 186.025 55.946 640.998 1668.68 2551.85 2552.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1240 0.000256 1024 60 576 75360 3.42016 53.2972 146.111 202.871 202.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 730 0.000128 1024 175 528 105600 14.892 6.83933 92.4371 208.856 323.178 323.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1810 6.4e-05 2048 150 1032 299520 23.1016 28.4098 568.836 837.612 1458.04 1458.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 940 0.000128 1024 110 768 136320 11.069 6.84109 109.565 209.044 336.652 336.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1430 0.000128 512 290 288 130560 6.30531 3.3999 21.514 103.326 134.702 134.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 690 0.000512 1024 235 504 19200 3.3927 1.64355 10.62 51.982 67.7643 67.8722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1920 3.2e-05 512 330 384 560640 25.9724 13.3362 116.137 417.463 573.089 573.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1340 0.000512 2048 360 1248 31920 3.49306 63.2145 104.892 171.643 171.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 610 0.000256 1024 150 2112 46080 7.7921 3.37706 106.219 103.491 221.039 221.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 440 3.2e-05 2048 140 864 199680 186.731 55.923 407.259 1669.29 2319.39 2319.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1240 0.000256 1024 60 576 75120 3.42083 34.4944 149.114 187.074 187.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 730 0.000128 1024 175 528 103680 14.7332 6.94624 59.3738 206.483 287.692 287.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1810 6.4e-05 2048 150 1032 299776 23.0969 28.3156 842.431 838.009 1731.94 1732.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 940 0.000128 1024 110 768 137216 11.0162 6.82547 162.234 209.024 389.238 389.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1430 0.000128 512 290 288 133120 6.35082 3.40944 32.1445 104.611 146.675 146.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 690 0.000512 1024 235 504 20480 3.37693 1.67117 16.6626 52.5113 74.3507 74.4629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1920 3.2e-05 512 330 384 565248 25.7618 13.3246 172.596 417.655 629.524 629.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1340 0.000512 2048 360 1248 32000 3.47363 93.442 104.784 201.746 201.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 610 0.000256 1024 150 2112 49152 7.68122 3.41136 166.663 104.695 282.609 282.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 440 3.2e-05 2048 140 864 200704 186.653 55.8906 604.316 1670.04 2517.09 2517.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1240 0.000256 1024 60 576 75392 3.42643 50.9624 142.291 196.722 196.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 730 0.000128 1024 175 528 106496 14.7887 6.82749 89.4476 209.038 320.26 320.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1810 6.4e-05 2048 150 1032 299008 23.116 28.3258 565.984 837.599 1455.11 1455.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 940 0.000128 1024 110 768 137216 11.0402 6.828 109.275 209.352 336.63 336.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1430 0.000128 512 290 288 131072 6.42685 3.41376 21.603 104.771 136.368 136.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 690 0.000512 1024 235 504 18432 3.26538 1.56291 10.4637 49.9688 65.3938 65.5021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1920 3.2e-05 512 330 384 565248 25.7626 13.3279 116.903 418.054 574.232 574.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1340 0.000512 2048 360 1248 31744 3.46477 62.4333 104.519 170.461 170.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 610 0.000256 1024 150 2112 49152 7.69309 3.41158 112.33 104.948 228.536 228.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 440 3.2e-05 2048 140 864 196608 187.637 55.8496 399.344 1671.65 2314.68 2314.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1240 0.000256 1024 60 576 75264 3.42016 34.3228 148.453 186.24 186.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 730 0.000128 1024 175 528 106496 14.8063 6.88006 60.5362 209.363 291.746 291.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1810 6.4e-05 2048 150 1025 300288 23.1418 28.3525 1284.36 838.124 2174.06 2174.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 940 0.000128 1024 110 775 139008 10.9899 7.03488 133.057 209.588 360.801 360.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1430 0.000128 512 290 275 133120 6.36464 3.41402 39.9191 104.886 154.741 154.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 690 0.000512 1024 235 500 20224 3.37322 1.66672 20.8595 52.3844 78.4083 78.5198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1920 3.2e-05 512 330 375 567296 25.8014 13.3613 137.843 418.971 596.165 596.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1340 0.000512 2048 360 1250 32096 3.48166 75.4923 104.817 183.837 183.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 610 0.000256 1024 150 2100 49152 7.65789 3.40733 133.515 104.569 249.304 249.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 440 3.2e-05 2048 140 875 209920 186.418 55.9965 1066.16 1675.3 2984.07 2984.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1240 0.000256 1024 60 575 75488 3.42634 40.9211 152.393 196.784 196.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 730 0.000128 1024 175 525 108544 14.6706 6.83008 81.1051 209.599 312.361 312.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1810 6.4e-05 2048 150 1025 300240 23.2489 28.4258 610.918 838.61 1501.29 1501.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 940 0.000128 1024 110 775 138880 11.0553 6.84442 119.34 209.745 347.119 347.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1430 0.000128 512 290 275 133120 6.38582 3.42368 22.3509 104.967 137.28 137.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 690 0.000512 1024 235 500 20160 3.36669 1.65069 18.3297 52.1677 75.6458 75.7555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1920 3.2e-05 512 330 375 567040 25.9262 13.3817 120.614 419.272 579.389 579.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1340 0.000512 2048 360 1250 32080 3.4775 67.9711 104.87 176.365 176.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 610 0.000256 1024 150 2100 49280 7.73462 3.42352 120.72 104.997 237.053 237.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 440 3.2e-05 2048 140 875 209920 187.592 56.1057 919.787 1676.54 2840.23 2840.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1240 0.000256 1024 60 575 75480 3.42138 36.3991 143.261 183.122 183.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 730 0.000128 1024 175 525 108160 14.7664 6.86083 68.4989 209.829 300.111 300.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1810 6.4e-05 2048 150 1025 300160 23.261 28.33 1129.04 837.684 2018.4 2018.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 940 0.000128 1024 110 775 138880 11.0157 6.83837 77.4292 209.601 305.019 305.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1430 0.000128 512 290 275 133120 6.38694 3.41885 32.6096 104.894 147.468 147.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 690 0.000512 1024 235 500 19840 3.34733 1.6305 16.9905 51.7506 73.8503 73.9615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1920 3.2e-05 512 330 375 565760 25.9235 13.3677 81.8047 418.898 540.186 540.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1340 0.000512 2048 360 1250 32000 3.47565 43.8848 104.67 152.074 152.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 610 0.000256 1024 150 2100 47360 7.66288 3.37101 75.4452 103.233 189.875 190.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 440 3.2e-05 2048 140 875 209920 187.418 56.0623 914.241 1675.01 2832.94 2833.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1240 0.000256 1024 60 575 75440 3.42362 23.9179 152.973 180.356 180.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 730 0.000128 1024 175 525 107520 14.7904 6.84406 50.5439 209.604 281.936 282.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1810 6.4e-05 2048 150 1025 300192 23.1401 28.3788 647.884 838.574 1538.06 1538.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 940 0.000128 1024 110 775 138624 10.9931 6.83418 126.564 209.411 353.941 354.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1430 0.000128 512 290 275 132864 6.36752 3.41472 23.9356 104.793 138.666 138.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 690 0.000512 1024 235 500 19968 3.37334 1.64864 12.4764 52.2698 69.895 70.0027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1920 3.2e-05 512 330 375 566784 25.8134 13.3631 128.914 418.586 586.861 587.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1340 0.000512 2048 360 1250 32064 3.47686 72.3701 104.845 180.735 180.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 610 0.000256 1024 150 2100 48384 7.69824 3.58365 126.73 104.32 242.491 242.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 440 3.2e-05 2048 140 875 208896 187.181 55.9748 939.711 1673.91 2856.99 2857.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1240 0.000256 1024 60 575 75456 3.42605 38.9301 149.036 191.434 191.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 730 0.000128 1024 175 525 108288 14.7012 6.8584 70 209.423 301.138 301.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1810 6.4e-05 2048 150 1025 300096 23.0752 28.3285 418.24 838.301 1308.03 1308.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 940 0.000128 1024 110 775 138240 10.985 6.83334 81.83 209.333 309.124 309.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1430 0.000128 512 290 275 132096 6.33418 3.40419 15.6202 104.246 129.76 129.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 690 0.000512 1024 235 500 19200 3.37552 1.63843 17.4109 51.7792 74.3317 74.4443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1920 3.2e-05 512 330 375 565248 25.8602 13.3391 83.5338 418.328 541.256 541.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1340 0.000512 2048 360 1250 31968 3.47472 46.4466 104.648 154.611 154.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 610 0.000256 1024 150 2100 47616 7.63078 3.36691 80.4229 103.278 194.878 194.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 440 3.2e-05 2048 140 875 208896 186.38 55.9929 938.67 1672.75 2854 2854.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1240 0.000256 1024 60 575 75360 3.42877 25.387 152.115 180.973 181.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 730 0.000128 1024 175 525 107520 14.6302 6.84022 53.7847 209.025 284.434 284.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1810 6.4e-05 2048 150 1025 300160 23.1886 28.4058 696.052 838.757 1586.49 1586.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 940 0.000128 1024 110 775 138432 11.0304 6.8425 135.391 209.469 362.872 362.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1430 0.000128 512 290 275 132608 6.39773 3.41526 26.0321 104.829 140.83 140.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 690 0.000512 1024 235 500 20160 3.40042 1.66733 13.5547 52.5472 71.3006 71.4097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1920 3.2e-05 512 330 375 566272 25.8693 13.3767 138.658 418.681 596.767 596.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1340 0.000512 2048 360 1250 32088 3.49251 78.4191 104.959 186.914 186.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 610 0.000256 1024 150 2100 49280 7.69843 3.41811 137.577 104.878 253.734 253.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 25 440 3.2e-05 2048 140 875 207872 186.397 56.0905 1019.17 1674.19 2936.04 2936.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1240 0.000256 1024 60 575 75488 3.42998 42.3288 149.843 195.645 195.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 730 0.000128 1024 175 525 107520 14.7654 6.84448 74.396 209.484 305.664 305.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1810 6.4e-05 2048 150 1025 299936 23.1219 28.3351 445.066 838.504 1335.11 1335.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 940 0.000128 1024 110 775 137984 11.0152 6.83926 85.9112 209.531 313.433 313.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1430 0.000128 512 290 275 132608 6.3768 3.41475 16.8402 104.857 131.648 131.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 690 0.000512 1024 235 500 19712 3.3695 1.64246 8.6808 52.015 65.8356 65.9456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1920 3.2e-05 512 330 375 566272 25.7995 13.3712 88.23 418.682 546.271 546.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1340 0.000512 2048 360 1250 32032 3.49706 49.3971 104.946 157.883 157.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 610 0.000256 1024 150 2100 48384 7.61376 3.37962 85.8154 103.728 200.697 200.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 440 3.2e-05 2048 140 875 207872 186.079 55.9836 1069.16 1674.15 2985.58 2985.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1240 0.000256 1024 60 575 75376 3.42298 26.9435 149.963 180.372 180.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 730 0.000128 1024 175 525 107520 14.758 6.8567 54.5896 209.545 285.909 286.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1810 6.4e-05 2048 150 1025 300160 23.1224 28.3033 724.157 838.575 1614.25 1614.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 940 0.000128 1024 110 775 138752 10.9962 6.83466 141.53 209.803 369.295 369.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1430 0.000128 512 290 275 132096 6.36947 3.4081 26.8005 104.652 141.388 141.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 690 0.000512 1024 235 500 19968 3.3927 1.66717 13.9387 52.4731 71.5975 71.7046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1920 3.2e-05 512 330 375 567296 25.7888 13.3614 144.668 419.348 603.359 603.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1340 0.000512 2048 360 1250 32064 3.48202 81.107 104.903 189.534 189.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 610 0.000256 1024 150 2100 49152 7.66531 3.40662 140.275 104.705 256.207 256.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 25 440 3.2e-05 2048 140 875 208896 186.046 55.982 930.847 1676.79 2849.87 2850.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1240 0.000256 1024 60 575 75456 3.42291 44.3146 147.927 195.709 195.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 730 0.000128 1024 175 525 107520 14.6931 6.83158 77.7199 209.729 309.143 309.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1810 6.4e-05 2048 150 1025 300032 23.0983 28.2932 484.159 838.028 1373.66 1373.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 940 0.000128 1024 110 775 138240 10.9779 6.8313 94.2667 209.023 321.231 321.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1430 0.000128 512 290 275 131072 6.41338 3.40771 18.0038 104.608 132.585 132.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 690 0.000512 1024 235 500 19456 3.42611 1.67117 9.25802 52.5086 66.9892 67.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1920 3.2e-05 512 330 375 565248 25.7535 13.3341 96.1433 417.654 553.063 553.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1340 0.000512 2048 360 1250 32000 3.47658 53.6574 104.814 161.988 162.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 610 0.000256 1024 150 2100 49152 7.67616 3.40819 90.8359 104.693 206.771 206.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 440 3.2e-05 2048 140 875 204800 186.665 55.8412 935.576 1670.06 2848.34 2848.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1240 0.000256 1024 60 575 75392 3.42237 29.651 150.542 183.658 183.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 730 0.000128 1024 175 525 106496 14.7937 6.82781 51.6685 209.035 282.496 282.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1810 6.4e-05 2048 150 1025 300096 23.19 28.3951 762.259 837.912 1651.84 1651.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 940 0.000128 1024 110 775 138816 11.0224 6.8424 149.184 209.552 376.733 376.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1430 0.000128 512 290 275 132480 6.36602 3.41488 28.4616 104.486 142.883 143.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 690 0.000512 1024 235 500 19584 3.38765 1.64176 14.4091 52.0028 71.5639 71.6759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1920 3.2e-05 512 330 375 566784 25.8618 13.3857 151.834 418.812 610.078 610.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1340 0.000512 2048 360 1250 32040 3.48138 85.3095 104.775 193.611 193.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 610 0.000256 1024 150 2100 48384 7.6441 3.38083 149.017 103.763 263.959 264.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 25 440 3.2e-05 2048 140 875 209664 186.49 56.1041 895.646 1675.33 2813.76 2813.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1240 0.000256 1024 60 575 75456 3.42608 46.673 149.879 200.021 200.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 730 0.000128 1024 175 525 107136 14.7534 7.04922 81.8362 208.793 312.607 312.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1810 6.4e-05 2048 150 1025 299808 23.1044 28.4221 547.639 838.349 1437.6 1437.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 940 0.000128 1024 110 775 138240 10.9605 6.83411 107.195 209.026 334.156 334.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1430 0.000128 512 290 275 131328 6.32272 3.40662 20.5553 103.838 134.28 134.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 690 0.000512 1024 235 500 18432 3.3768 1.61302 10.0427 51.368 66.5254 66.6378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1920 3.2e-05 512 330 375 562176 25.8918 13.3348 108.934 417.628 565.97 566.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1340 0.000512 2048 360 1250 31968 3.4793 61.4931 104.851 169.868 169.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 610 0.000256 1024 150 2100 46080 7.65584 3.33786 102.902 102.485 216.537 216.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 25 440 3.2e-05 2048 140 875 207360 186.359 56.0374 896.326 1670.19 2809.12 2809.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1240 0.000256 1024 60 575 75312 3.42557 33.6617 148.364 185.495 185.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 730 0.000128 1024 175 525 105984 14.6488 6.81706 58.7037 207.504 287.85 287.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1810 6.4e-05 2048 150 1025 300160 23.1096 28.3599 742.306 837.736 1631.6 1631.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 940 0.000128 1024 110 775 138880 11.009 6.84461 145.9 209.613 373.499 373.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1430 0.000128 512 290 275 133120 6.37542 3.4145 27.8832 104.897 142.727 142.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 690 0.000512 1024 235 500 19840 3.35171 1.62928 14.3839 51.7485 71.2398 71.3512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1920 3.2e-05 512 330 375 565760 25.8636 13.3809 147.56 418.918 605.908 606.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1340 0.000512 2048 360 1250 32000 3.47501 83.2881 104.666 191.473 191.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 610 0.000256 1024 150 2100 47360 7.65005 3.37126 142.211 103.249 256.642 256.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 440 3.2e-05 2048 140 875 209920 185.04 56.1007 567.278 1675.11 2483.72 2483.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1240 0.000256 1024 60 575 75440 3.42592 45.31 147.77 196.55 196.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 730 0.000128 1024 175 525 107520 14.793 6.83917 79.6065 209.791 311.191 311.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1810 6.4e-05 2048 150 1025 300160 23.0826 28.357 523.569 838.92 1414.01 1414.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 940 0.000128 1024 110 775 136960 10.9468 6.81882 101.845 208.241 327.989 328.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1430 0.000128 512 290 275 130560 6.2935 3.39539 19.4553 103.357 132.652 132.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 690 0.000512 1024 235 500 19200 3.37766 1.6391 10.1688 51.9145 67.2261 67.3382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1920 3.2e-05 512 330 375 563200 25.9572 13.3489 104.261 419.459 563.216 563.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1340 0.000512 2048 360 1250 31840 3.46317 58.6118 104.573 166.691 166.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 610 0.000256 1024 150 2100 46080 7.77184 3.37034 97.875 103.462 212.637 212.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 25 440 3.2e-05 2048 140 875 209920 185.829 56.0517 818.252 1677.27 2737.59 2737.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1240 0.000256 1024 60 575 75360 3.42035 32.2274 148.983 184.675 184.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 730 0.000128 1024 175 525 104960 14.6031 6.80522 55.3807 206.538 283.528 283.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1810 6.4e-05 2048 150 1025 300096 23.083 28.37 906.491 838.917 1796.95 1797.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 940 0.000128 1024 110 775 138240 10.9951 6.8608 177.867 209.527 405.382 405.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1430 0.000128 512 290 275 132096 6.33411 3.40157 34.159 104.343 148.392 148.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 690 0.000512 1024 235 500 19200 3.37421 1.63504 16.951 51.8278 73.914 74.0196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1920 3.2e-05 512 330 375 565248 25.8157 13.3429 182.057 418.717 640.116 640.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1340 0.000512 2048 360 1250 31968 3.47462 101.814 104.75 210.08 210.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 610 0.000256 1024 150 2100 47616 7.62314 3.36077 175.004 103.377 289.522 289.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 440 3.2e-05 2048 140 875 208896 184.789 55.9325 689.996 1674.33 2605.24 2605.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1240 0.000256 1024 60 575 75360 3.42016 55.3589 149.915 208.736 208.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 730 0.000128 1024 175 525 107520 14.6212 6.91571 97.4608 208.507 327.661 327.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1810 6.4e-05 2048 150 1025 299904 23.1043 28.3502 606.856 837.768 1496.16 1496.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 940 0.000128 1024 110 775 136704 11.0054 6.82666 118.456 208.407 344.832 344.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1430 0.000128 512 290 275 129024 6.3425 3.39456 22.4784 103.264 135.637 135.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 690 0.000512 1024 235 500 18432 3.42013 1.64176 11.1021 51.9031 68.1931 68.3104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1920 3.2e-05 512 330 375 559104 25.861 13.2803 121.085 416.284 576.697 576.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1340 0.000512 2048 360 1250 31872 3.47366 68.3744 104.634 176.526 176.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 610 0.000256 1024 150 2100 46080 7.78355 3.37101 113.483 103.397 228.191 228.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 440 3.2e-05 2048 140 875 202752 185.429 55.6816 1121.32 1664.59 3027.21 3027.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1240 0.000256 1024 60 575 75264 3.41891 37.2531 145.983 186.698 186.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 730 0.000128 1024 175 525 104448 14.6445 6.79501 63.8452 206.358 291.8 291.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1810 6.4e-05 2048 150 1025 300200 23.2284 28.4588 905.45 838.873 1796.1 1796.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 940 0.000128 1024 110 775 138400 11.059 6.84586 177.111 209.792 404.937 405.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1430 0.000128 512 290 275 131200 6.40195 3.41811 33.8642 104.377 148.215 148.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 690 0.000512 1024 235 500 19200 3.38611 1.6335 17.0331 51.8281 74.0118 74.1223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1920 3.2e-05 512 330 375 566400 25.88 13.3865 181.85 418.932 640.23 640.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1340 0.000512 2048 360 1250 32000 3.47238 101.462 104.838 209.817 209.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 610 0.000256 1024 150 2100 48000 7.62608 3.3751 175.44 103.373 289.968 290.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 440 3.2e-05 2048 140 875 208000 185.679 56.1325 684.395 1675.19 2601.59 2601.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1240 0.000256 1024 60 575 75400 3.42426 54.994 150.808 209.268 209.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 730 0.000128 1024 175 525 107200 14.7358 6.84442 96.3507 208.577 326.67 326.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1810 6.4e-05 2048 150 1025 299600 23.1547 28.3996 609.03 837.984 1498.65 1498.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 940 0.000128 1024 110 775 137600 11.0158 6.83661 118.705 208.676 345.367 345.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1430 0.000128 512 290 275 128000 6.41088 3.40173 22.4111 103.359 135.735 135.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 690 0.000512 1024 235 500 19200 3.39485 1.64016 11.6762 51.9632 68.8013 68.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1920 3.2e-05 512 330 375 563200 25.7387 13.3222 121.201 416.806 577.251 577.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1340 0.000512 2048 360 1250 31800 3.46333 68.3607 104.548 176.415 176.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 610 0.000256 1024 150 2100 48000 7.63686 3.38262 118.186 103.491 232.85 232.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 440 3.2e-05 2048 140 875 204800 185.21 55.7814 455.269 1666.68 2363.13 2363.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1240 0.000256 1024 60 575 75200 3.41654 37.1212 148.916 189.497 189.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 730 0.000128 1024 175 525 105600 14.6146 6.81562 64.3769 206.542 292.503 292.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1810 6.4e-05 2048 150 1025 299936 23.1157 28.3423 879.418 837.818 1768.78 1768.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 940 0.000128 1024 110 775 137984 11.014 6.83827 171.101 209.343 398.431 398.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1430 0.000128 512 290 275 132608 6.37782 3.41181 33.1133 104.769 147.83 147.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 690 0.000512 1024 235 500 19712 3.36816 1.6425 16.9504 51.9726 74.0578 74.1689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1920 3.2e-05 512 330 375 566272 25.7769 13.3622 175.139 418.341 632.807 632.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1340 0.000512 2048 360 1250 32032 3.49184 98.6015 104.868 207.003 207.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 610 0.000256 1024 150 2100 48384 7.6143 3.38275 172.247 103.644 287.047 287.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 440 3.2e-05 2048 140 875 207872 185.213 56.0984 665.525 1673.41 2580.44 2580.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1240 0.000256 1024 60 575 75376 3.42246 53.3868 149.617 206.47 206.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 730 0.000128 1024 175 525 107520 14.75 6.86083 94.5894 209.359 325.717 325.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1810 6.4e-05 2048 150 1025 299712 23.0676 28.3329 577.834 838.119 1467.44 1467.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 940 0.000128 1024 110 775 137984 10.9948 6.8321 113.582 209.498 341.04 341.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1430 0.000128 512 290 275 129024 6.38358 3.40064 21.44 103.639 135.024 135.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 690 0.000512 1024 235 500 17920 3.36125 1.60106 10.2313 50.9237 66.2472 66.3552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1920 3.2e-05 512 330 375 566272 25.7678 13.3509 115.973 418.413 573.691 573.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1340 0.000512 2048 360 1250 31808 3.47546 64.7493 104.56 172.826 172.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 610 0.000256 1024 150 2100 46592 7.49859 3.3016 109.353 101.391 221.702 221.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 440 3.2e-05 2048 140 875 207872 184.913 56.0292 438.688 1673.08 2352.9 2353.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1240 0.000256 1024 60 575 75264 3.42234 35.2938 150.671 189.43 189.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 730 0.000128 1024 175 525 103936 14.7674 6.8137 60.3036 207.105 289.141 289.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1810 6.4e-05 2048 150 1025 300000 23.1974 28.4426 852.714 838.59 1743.02 1743.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 940 0.000128 1024 110 775 138240 10.9931 6.97299 167.108 209.04 394.25 394.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1430 0.000128 512 290 275 132480 6.37139 3.41971 32.2002 104.611 146.755 146.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 690 0.000512 1024 235 500 19200 3.38493 1.63027 16.1017 51.8617 73.1056 73.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1920 3.2e-05 512 330 375 564480 25.7974 13.351 170.557 417.7 627.591 627.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1340 0.000512 2048 360 1250 31920 3.46342 95.4724 104.686 203.669 203.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 610 0.000256 1024 150 2100 48000 7.62291 3.37306 165.534 103.411 280.098 280.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 440 3.2e-05 2048 140 875 207360 185.217 55.9528 643.516 1670.26 2555.14 2555.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1240 0.000256 1024 60 575 75360 3.42221 52.0526 147.252 202.771 202.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 730 0.000128 1024 175 525 107520 14.7171 6.8463 91.3569 209.054 322.131 322.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1810 6.4e-05 2048 150 1025 299520 23.1012 28.3423 563.907 837.476 1452.91 1452.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 940 0.000128 1024 110 775 138240 10.9845 6.84592 111.168 209.008 338.138 338.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1430 0.000128 512 290 275 130560 6.31206 3.40032 21.1962 103.325 134.393 134.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 690 0.000512 1024 235 500 19200 3.38832 1.64707 10.6877 51.9897 67.8374 67.9516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1920 3.2e-05 512 330 375 560640 25.9756 13.3414 113.022 417.387 569.914 570.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1340 0.000512 2048 360 1250 31680 3.45907 62.9312 104.26 170.694 170.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 610 0.000256 1024 150 2100 46080 7.79814 3.37571 105.576 103.474 220.377 220.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 440 3.2e-05 2048 140 875 207360 184.929 56.0337 426.546 1669 2336.7 2336.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1240 0.000256 1024 60 575 75120 3.42298 34.4187 148.041 185.927 185.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 730 0.000128 1024 175 525 103680 14.7265 6.8047 58.8626 206.444 286.992 287.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1810 6.4e-05 2048 150 1025 300032 23.0953 28.348 815.393 838.726 1705.65 1705.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 940 0.000128 1024 110 775 138240 10.9804 6.83082 159.569 209.206 386.723 386.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1430 0.000128 512 290 275 131072 6.42256 3.41053 30.4541 104.692 145.139 145.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 690 0.000512 1024 235 500 19456 3.42909 1.67322 15.5454 52.5542 73.3319 73.4433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1920 3.2e-05 512 330 375 565248 25.7404 13.3264 163.329 418.007 620.588 620.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1340 0.000512 2048 360 1250 32000 3.48733 91.5184 104.974 200.026 200.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 610 0.000256 1024 150 2100 49152 7.69011 3.40992 162.267 104.783 278.311 278.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 440 3.2e-05 2048 140 875 204800 185.792 55.8747 608.198 1671.46 2521.52 2521.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1240 0.000256 1024 60 575 75392 3.42221 49.8483 150.635 203.951 204.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 730 0.000128 1024 175 525 106496 14.7912 6.83008 86.861 209.215 317.855 317.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1810 6.4e-05 2048 150 1025 299520 23.1143 28.3013 574.671 837.003 1463.18 1463.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 940 0.000128 1024 110 775 137216 11.0169 6.83005 111.544 209.2 338.726 338.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1430 0.000128 512 290 275 131072 6.42675 3.41606 21.6701 104.695 136.369 136.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 690 0.000512 1024 235 500 16384 3.36272 1.56058 9.36234 49.9342 64.3482 64.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1920 3.2e-05 512 330 375 565248 25.7694 13.3291 115.64 417.761 572.683 572.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1340 0.000512 2048 360 1250 31744 3.46707 64.0605 104.473 172.044 172.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 610 0.000256 1024 150 2100 49152 7.69171 3.41606 114.219 104.87 230.348 230.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 440 3.2e-05 2048 140 875 204800 185.515 55.8517 429.769 1670.44 2341.76 2341.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1240 0.000256 1024 60 575 75264 3.42202 34.9855 149.422 187.873 187.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 730 0.000128 1024 175 525 106496 14.8165 6.94067 61.4488 209.213 292.572 292.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1810 6.4e-05 2048 150 1024 299904 23.2856 28.578 1089.12 837.901 1978.97 1979.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 940 0.000128 1024 110 768 138496 11.0156 6.83008 116.168 209.525 343.671 343.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1430 0.000128 512 290 288 135680 6.27002 3.40854 22.9157 104.862 137.611 137.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 690 0.000512 1024 235 512 19968 3.38723 1.66298 17.5276 52.3676 75.072 75.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1920 3.2e-05 512 330 384 571392 25.5766 13.4598 123.547 419.277 582.054 582.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1340 0.000512 2048 360 1248 32128 3.49133 65.9118 104.841 174.289 174.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 610 0.000256 1024 150 2112 49152 7.65507 3.40682 118.099 104.536 233.854 233.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 440 3.2e-05 2048 140 864 209920 187.185 56.2087 898.261 1674.81 2816.66 2816.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1240 0.000256 1024 60 576 75488 3.42496 35.6311 150.873 189.975 190.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 730 0.000128 1024 175 544 104960 14.9887 6.93517 70.1985 209.65 301.937 302.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1810 6.4e-05 2048 150 1024 299776 23.3185 28.3356 1089.45 838.001 1979.18 1979.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 940 0.000128 1024 110 768 138240 11.0184 6.83213 75.0461 209.666 302.689 302.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1430 0.000128 512 290 288 135168 6.28035 3.40656 32.6386 104.586 147.07 147.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 690 0.000512 1024 235 512 19968 3.38861 1.66502 18.3115 52.4387 75.9314 76.0394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1920 3.2e-05 512 330 384 571392 25.6416 13.3521 98.5712 419.056 556.802 556.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1340 0.000512 2048 360 1248 32064 3.48365 42.617 104.823 150.968 151.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 610 0.000256 1024 150 2112 49152 7.66534 3.40899 76.454 104.628 192.307 192.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 440 3.2e-05 2048 140 864 208896 187.466 56.0517 896.254 1675.67 2815.62 2815.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1240 0.000256 1024 60 576 75456 3.42221 23.1616 151.357 177.985 178.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 730 0.000128 1024 175 544 104448 15.0007 6.8249 114.23 208.988 345.198 345.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1810 6.4e-05 2048 150 1024 299840 23.2226 28.3621 613.299 838.011 1502.99 1503.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 940 0.000128 1024 110 768 138240 11.0606 6.84221 118.325 209.599 345.96 346.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1430 0.000128 512 290 288 135680 6.30509 3.42262 23.2188 104.892 137.988 138.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 690 0.000512 1024 235 512 19840 3.38541 1.64416 18.4516 52.134 75.7456 75.8558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1920 3.2e-05 512 330 384 570880 25.6532 13.3917 124.256 418.968 582.463 582.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1340 0.000512 2048 360 1248 32120 3.48784 67.8616 104.875 176.267 176.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 610 0.000256 1024 150 2112 49280 7.72134 3.43034 121.313 104.921 237.554 237.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 440 3.2e-05 2048 140 864 209920 187.28 56.1664 936.529 1676.06 2856.22 2856.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1240 0.000256 1024 60 576 75480 3.42016 36.6509 151.3 191.413 191.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 730 0.000128 1024 175 544 104960 15.045 6.86243 69.3118 209.615 300.993 301.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1810 6.4e-05 2048 150 1024 299680 23.1276 28.375 396.991 838.068 1286.65 1286.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 940 0.000128 1024 110 768 138240 11.019 6.84502 76.4598 209.657 304.116 304.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1430 0.000128 512 290 288 135680 6.28278 3.41834 15.2346 104.921 130.014 130.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 690 0.000512 1024 235 512 19200 3.37715 1.62691 16.7456 51.757 73.6372 73.7444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1920 3.2e-05 512 330 384 570880 25.6025 13.3713 82.8181 418.999 540.985 541.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1340 0.000512 2048 360 1248 32080 3.48698 43.4975 104.872 151.899 151.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 610 0.000256 1024 150 2112 47360 7.65926 3.38534 75.218 103.258 189.674 189.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 440 3.2e-05 2048 140 864 209920 187.136 56.1895 925.44 1675.48 2844.44 2844.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1240 0.000256 1024 60 576 75440 3.55037 23.8036 152.378 179.775 179.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 730 0.000128 1024 175 544 104960 15.0032 6.8425 51.3336 209.804 283.141 283.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1810 6.4e-05 2048 150 1024 299808 23.1215 28.3464 663.716 838.771 1554.04 1554.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 940 0.000128 1024 110 768 138240 11.0104 6.8401 127.952 209.462 355.402 355.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1430 0.000128 512 290 288 135168 6.28851 3.41491 25.3302 104.821 140.016 140.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 690 0.000512 1024 235 512 19968 3.37981 1.64941 12.8619 52.278 70.3018 70.4139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1920 3.2e-05 512 330 384 569856 25.5658 13.3636 134.229 419.008 592.355 592.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1340 0.000512 2048 360 1248 32112 3.48326 73.8427 104.975 182.344 182.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 610 0.000256 1024 150 2112 48384 7.68787 3.40077 128.848 104.338 244.437 244.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 440 3.2e-05 2048 140 864 208896 185.883 56.1292 962.44 1674.19 2878.83 2878.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1240 0.000256 1024 60 576 75456 3.41939 40.3005 146.924 190.687 190.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 730 0.000128 1024 175 544 104448 15.0002 6.8569 69.8455 209.47 301.332 301.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1810 6.4e-05 2048 150 1024 299712 23.0807 28.3135 425.311 838.241 1315.03 1315.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 940 0.000128 1024 110 768 138240 10.9918 6.83008 83.0895 209.363 310.409 310.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1430 0.000128 512 290 288 133632 6.27898 3.40582 16.4484 104.258 130.548 130.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 690 0.000512 1024 235 512 19200 3.37533 1.63638 8.17776 51.7862 65.1039 65.2133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1920 3.2e-05 512 330 384 568320 25.6292 13.3397 87.1063 418.383 544.642 544.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1340 0.000512 2048 360 1248 32064 3.48774 47.4153 104.888 155.834 155.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 610 0.000256 1024 150 2112 47616 7.62634 3.36176 82.2334 103.291 196.668 196.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 440 3.2e-05 2048 140 864 208896 185.927 56.0576 989.91 1673.5 2905.6 2905.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1240 0.000256 1024 60 576 75360 3.42144 25.9904 151.742 181.197 181.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 730 0.000128 1024 175 544 102912 14.9836 6.84726 51.8166 208.346 282.147 282.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1810 6.4e-05 2048 150 1024 299824 23.2059 28.4262 656.285 838.767 1546.77 1546.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 940 0.000128 1024 110 768 137984 11.0326 6.86899 126.966 209.474 354.473 354.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1430 0.000128 512 290 288 135296 6.30378 3.41459 25.01 104.833 139.72 139.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 690 0.000512 1024 235 512 20160 3.39536 1.66707 12.8387 52.5478 70.578 70.6867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1920 3.2e-05 512 330 384 569856 25.6386 13.3799 132.197 418.704 590.103 590.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1340 0.000512 2048 360 1248 32088 3.48182 72.7162 104.927 181.169 181.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 610 0.000256 1024 150 2112 49280 7.69581 3.42131 129.877 104.873 246.022 246.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 32 440 3.2e-05 2048 140 864 209664 186.5 56.0437 903.385 1674.24 2820.36 2820.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1240 0.000256 1024 60 576 75432 3.41885 39.6042 150.88 193.945 194.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 730 0.000128 1024 175 544 103936 15.0852 6.84317 69.6825 209.485 301.271 301.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1810 6.4e-05 2048 150 1024 299712 23.121 28.3872 424.15 838.609 1314.35 1314.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 940 0.000128 1024 110 768 137984 11.0121 6.83926 80.9476 209.555 308.489 308.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1430 0.000128 512 290 288 134400 6.32982 3.41523 16.2207 104.867 130.986 131.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 690 0.000512 1024 235 512 19712 3.36861 1.64566 8.42278 52.0248 65.5878 65.7019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1920 3.2e-05 512 330 384 569856 25.591 13.3648 85.3043 418.727 543.173 543.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1340 0.000512 2048 360 1248 32032 3.49142 46.5415 104.929 155.003 155.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 610 0.000256 1024 150 2112 48384 7.61299 3.37926 81.2532 103.741 196.144 196.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 440 3.2e-05 2048 140 864 207872 186.612 56.0293 896.563 1674.36 2813.77 2813.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1240 0.000256 1024 60 576 75376 3.42499 25.4444 148.219 177.132 177.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 730 0.000128 1024 175 544 103936 15.0412 6.85261 45.2822 209.662 276.991 277.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1810 6.4e-05 2048 150 1024 299376 23.1713 28.4283 350.053 838.246 1239.98 1240.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 940 0.000128 1024 110 768 137088 11.0882 6.84474 66.3399 209.573 293.984 294.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1430 0.000128 512 290 288 134400 6.34659 3.41824 13.5265 104.882 128.327 128.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 690 0.000512 1024 235 512 18816 3.3296 1.58736 17.238 50.8784 73.1605 73.2691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1920 3.2e-05 512 330 384 569856 25.6118 13.374 70.6832 418.659 528.518 528.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1340 0.000512 2048 360 1248 31920 3.47334 38.1788 104.753 146.446 146.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 610 0.000256 1024 150 2112 48384 7.79898 3.42445 67.2428 104.992 183.628 183.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 440 3.2e-05 2048 140 864 209664 186.78 56.1684 941.067 1674.68 2858.88 2859.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1240 0.000256 1024 60 576 75264 3.42435 20.9428 153.256 177.665 177.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 730 0.000128 1024 175 544 102144 15.2113 6.85875 43.2299 209.581 275.033 275.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1810 6.4e-05 2048 150 1024 299776 23.1113 28.3878 667.594 837.858 1557.04 1557.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 940 0.000128 1024 110 768 138240 11.0199 6.83389 129.332 209.636 356.96 357.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1430 0.000128 512 290 288 135168 6.26029 3.40992 25.4344 104.567 139.823 139.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 690 0.000512 1024 235 512 19968 3.39843 1.6697 13.0864 52.4294 70.7151 70.8283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1920 3.2e-05 512 330 384 571392 25.5628 13.3591 135.289 418.997 593.397 593.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1340 0.000512 2048 360 1248 32064 3.47776 73.3725 104.79 181.686 181.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 610 0.000256 1024 150 2112 49152 7.66656 3.40573 127.6 104.616 243.457 243.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 32 440 3.2e-05 2048 140 864 208896 186.365 56.0005 811.132 1675.93 2729.63 2729.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1240 0.000256 1024 60 576 75456 3.42077 40.4588 149.943 193.868 193.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 730 0.000128 1024 175 544 104448 14.9386 6.82899 70.9145 209.05 301.906 302.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1810 6.4e-05 2048 150 1024 299776 23.1026 28.3197 451.652 837.808 1340.97 1341.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 940 0.000128 1024 110 768 137216 11.0194 6.82886 86.5514 208.983 313.517 313.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1430 0.000128 512 290 288 135168 6.27123 3.41155 17.4084 104.581 131.826 131.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 690 0.000512 1024 235 512 19456 3.42733 1.67322 8.84656 52.4968 66.5719 66.6828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1920 3.2e-05 512 330 384 569344 25.5233 13.3271 91.5548 417.551 548.147 548.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1340 0.000512 2048 360 1248 32000 3.47808 49.3539 104.761 157.639 157.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 610 0.000256 1024 150 2112 49152 7.67402 3.40979 83.4571 104.671 199.372 199.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 32 440 3.2e-05 2048 140 864 204800 187.256 55.9626 806.046 1669.94 2719.41 2719.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1240 0.000256 1024 60 576 75392 3.4265 27.5264 151.612 182.609 182.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 730 0.000128 1024 175 544 104448 14.9704 6.9752 48.5613 208.985 279.669 279.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1810 6.4e-05 2048 150 1024 299520 23.106 28.2983 376.155 838.464 1266.11 1266.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 940 0.000128 1024 110 768 136704 10.998 6.92147 72.1701 208.585 298.81 298.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1430 0.000128 512 290 288 132096 6.23158 3.39715 14.4722 103.352 127.611 127.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 690 0.000512 1024 235 512 18432 3.43104 1.64659 7.16864 51.9464 64.3156 64.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1920 3.2e-05 512 330 384 565248 25.5017 13.2812 75.6339 416.624 531.226 531.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1340 0.000512 2048 360 1248 31872 3.47139 41.1012 104.693 149.308 149.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 610 0.000256 1024 150 2112 46080 7.78701 3.37021 65.517 103.48 180.311 180.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 440 3.2e-05 2048 140 864 202752 187.588 55.724 833.103 1666.23 2742.85 2743.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1240 0.000256 1024 60 576 75264 3.42192 22.8782 150.389 176.732 176.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 730 0.000128 1024 175 544 101376 14.8933 6.81757 44.8274 206.617 273.316 273.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1810 6.4e-05 2048 150 1024 299808 23.1906 28.3935 944.484 838.711 1834.86 1834.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 940 0.000128 1024 110 768 138240 11.0414 6.84442 184.006 209.756 411.778 411.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1430 0.000128 512 290 288 134784 6.28781 3.4167 35.9183 104.585 150.364 150.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 690 0.000512 1024 235 512 19584 3.38787 1.6425 17.8548 52.0537 75.0661 75.1739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1920 3.2e-05 512 330 384 569088 25.7078 13.3787 190.391 419.218 648.877 649.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1340 0.000512 2048 360 1248 32040 3.47571 105.013 104.846 213.377 213.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 610 0.000256 1024 150 2112 48384 7.6416 3.38352 184.593 103.858 299.634 299.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 32 440 3.2e-05 2048 140 864 209664 185.506 56.0913 1216.12 1676.32 3134.22 3134.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1240 0.000256 1024 60 576 75456 3.42976 57.3886 152.074 212.934 212.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 730 0.000128 1024 175 544 103680 15.0314 6.84557 99.9153 208.993 330.956 331.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1810 6.4e-05 2048 150 1024 299520 23.1107 28.3401 594.232 837.844 1483.61 1483.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 940 0.000128 1024 110 768 137088 11.0042 6.83037 115.048 208.903 341.92 342.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1430 0.000128 512 290 288 133632 6.23136 3.40787 23.2365 103.774 136.808 136.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 690 0.000512 1024 235 512 18432 3.37965 1.61286 10.9393 51.3357 67.3961 67.5084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1920 3.2e-05 512 330 384 566784 25.604 13.3317 123.364 417.376 579.858 580
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1340 0.000512 2048 360 1248 31968 3.47526 65.6813 104.759 173.961 174.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 610 0.000256 1024 150 2112 46080 7.66234 3.33466 111.183 102.326 224.662 224.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 32 440 3.2e-05 2048 140 864 207360 185.107 55.8808 1166.57 1668.95 3076.7 3076.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1240 0.000256 1024 60 576 75312 3.41939 36.5038 150.35 190.314 190.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 730 0.000128 1024 175 544 101376 15.0044 6.99334 63.0598 207.526 292.755 292.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1810 6.4e-05 2048 150 1024 299376 23.1854 28.3481 487.516 837.145 1376.28 1376.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 940 0.000128 1024 110 768 136512 11.0737 6.84442 95.1502 208.974 322.175 322.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1430 0.000128 512 290 288 134784 6.31405 3.41504 19.6251 104.581 134.088 134.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 690 0.000512 1024 235 512 19008 3.37587 1.60848 9.43882 51.4222 65.9719 66.0818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1920 3.2e-05 512 330 384 566784 25.6768 13.3528 102.249 417.484 558.947 559.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1340 0.000512 2048 360 1248 31752 3.46112 54.2313 104.355 162.091 162.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 610 0.000256 1024 150 2112 44928 7.79043 3.34413 90.3854 102.407 204.082 204.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 440 3.2e-05 2048 140 864 207360 185.314 55.9559 1195.39 1668.93 3105.78 3105.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1240 0.000256 1024 60 576 75168 3.41811 29.9082 148.079 181.448 181.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 730 0.000128 1024 175 544 103680 15.0587 6.84496 53.1611 209.863 285.103 285.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1810 6.4e-05 2048 150 1024 299680 23.1196 28.3303 878.774 838.423 1768.73 1768.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 940 0.000128 1024 110 768 138240 11.0225 6.84384 170.665 209.782 398.446 398.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1430 0.000128 512 290 288 135680 6.28723 3.41606 34.1869 104.981 149.024 149.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 690 0.000512 1024 235 512 19200 3.37005 1.63581 16.6206 51.789 73.5437 73.6499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1920 3.2e-05 512 330 384 570880 25.5636 13.3755 180.075 419.334 638.532 638.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1340 0.000512 2048 360 1248 32080 3.4857 97.7203 104.946 206.197 206.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 610 0.000256 1024 150 2112 47360 7.65082 3.36294 167.562 103.321 282.051 282.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 440 3.2e-05 2048 140 864 209920 185.012 56.0595 663.944 1676.49 2581.69 2581.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1240 0.000256 1024 60 576 75440 3.42768 53.0711 147.863 204.404 204.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 730 0.000128 1024 175 544 104960 14.9957 6.84333 94.1968 209.792 325.985 326.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1810 6.4e-05 2048 150 1024 299520 23.0507 28.3677 592.666 838.111 1482.28 1482.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 940 0.000128 1024 110 768 136960 10.9529 6.82189 113.87 208.048 339.829 339.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1430 0.000128 512 290 288 133120 6.16944 3.39558 22.6715 103.258 135.649 135.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 690 0.000512 1024 235 512 19200 3.37936 1.64045 11.5243 51.8692 68.5456 68.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1920 3.2e-05 512 330 384 568320 25.6929 13.355 120.022 419.055 578.308 578.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1340 0.000512 2048 360 1248 32000 3.48013 66.1993 104.872 174.596 174.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 610 0.000256 1024 150 2112 46080 7.77584 3.36486 110.121 103.365 224.779 224.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 32 440 3.2e-05 2048 140 864 209920 184.896 56.0435 1093.9 1675.67 3010.7 3010.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1240 0.000256 1024 60 576 75360 3.42269 35.9729 149.941 189.38 189.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 730 0.000128 1024 175 544 102400 14.813 6.81165 62.3834 206.348 290.526 290.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1810 6.4e-05 2048 150 1024 299040 23.0984 28.3334 493.908 838.09 1383.51 1383.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 940 0.000128 1024 110 768 136320 11.0674 6.84442 95.5498 209.162 322.758 322.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1430 0.000128 512 290 288 130560 6.31379 3.40029 18.65 103.381 131.903 132.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 690 0.000512 1024 235 512 19200 3.38493 1.64659 9.72784 52.0133 66.8977 67.0085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1920 3.2e-05 512 330 384 568320 25.5031 13.3348 101.434 417.698 558.16 558.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1340 0.000512 2048 360 1248 31920 3.48576 54.9485 104.95 163.43 163.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 610 0.000256 1024 150 2112 46080 7.80131 3.38125 92.55 103.547 207.44 207.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 32 440 3.2e-05 2048 140 864 207360 185.073 56.0382 1125.88 1670.98 3038.17 3038.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1240 0.000256 1024 60 576 75120 3.4345 30.1136 149.223 182.816 182.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 730 0.000128 1024 175 544 99840 15.0252 6.80998 51.1188 206.601 279.727 279.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1810 6.4e-05 2048 150 1024 299712 23.0668 28.3574 834.269 838.737 1724.51 1724.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 940 0.000128 1024 110 768 138240 10.9869 6.83027 162.343 209.482 389.783 389.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1430 0.000128 512 290 288 133632 6.27984 3.40787 31.9148 104.315 146.069 146.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 690 0.000512 1024 235 512 19200 3.37757 1.63594 15.7412 51.8187 72.6983 72.8096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1920 3.2e-05 512 330 384 568320 25.6212 13.3511 168.639 418.625 626.42 626.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1340 0.000512 2048 360 1248 32064 3.48442 92.6681 104.951 201.149 201.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 610 0.000256 1024 150 2112 47616 7.62381 3.36262 160.472 103.354 274.964 275.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 440 3.2e-05 2048 140 864 208896 184.735 55.9329 627.646 1674.44 2542.94 2543.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1240 0.000256 1024 60 576 75360 3.68115 50.4917 150.704 204.921 204.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 730 0.000128 1024 175 544 102912 14.9636 6.83174 87.8259 208.465 318.238 318.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1810 6.4e-05 2048 150 1024 299520 23.1052 28.3116 540.672 837.987 1430.16 1430.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 940 0.000128 1024 110 768 136704 10.9966 6.82794 104.701 208.462 331.124 331.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1430 0.000128 512 290 288 132096 6.23699 3.3992 20.9426 103.295 134.034 134.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 690 0.000512 1024 235 512 18432 3.42806 1.63862 10.1552 51.9166 67.2695 67.3784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1920 3.2e-05 512 330 384 565248 25.5006 13.287 111.037 416.395 566.4 566.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1340 0.000512 2048 360 1248 31872 3.46922 60.0936 104.63 168.236 168.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 610 0.000256 1024 150 2112 46080 7.78669 3.36896 101.257 103.424 215.995 216.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 440 3.2e-05 2048 140 864 202752 185.32 55.7158 395.924 1665.68 2302.83 2302.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1240 0.000256 1024 60 576 75264 3.41997 32.909 148.903 185.275 185.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 730 0.000128 1024 175 544 101376 14.899 6.80096 56.7352 206.413 285.002 285.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1810 6.4e-05 2048 150 1024 299520 23.0748 28.4283 472.123 838.279 1361.99 1362.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 940 0.000128 1024 110 768 135936 10.9373 6.81504 90.6066 207.531 316.026 316.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1430 0.000128 512 290 288 129024 6.25616 3.3801 17.7275 102.311 129.832 129.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 690 0.000512 1024 235 512 16128 3.37491 1.56349 8.0505 49.9815 63.097 63.2095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1920 3.2e-05 512 330 384 562176 25.3778 13.1932 95.295 414.33 548.38 548.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1340 0.000512 2048 360 1248 31680 3.45702 52.4269 104.358 160.284 160.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 610 0.000256 1024 150 2112 41472 7.69357 3.24813 79.9349 99.4152 190.446 190.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 24 32 440 3.2e-05 2048 140 864 202752 184.525 55.446 925.503 1657.47 2823.13 2823.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1240 0.000256 1024 60 576 75168 3.41866 28.8297 151.417 183.71 183.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 730 0.000128 1024 175 544 96768 15.058 6.7752 47.147 204.51 273.663 273.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1810 6.4e-05 2048 150 1024 299800 23.2366 28.3873 821.91 838.172 1711.79 1711.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 940 0.000128 1024 110 768 137600 11.0923 6.84442 159.157 209.462 386.691 386.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1430 0.000128 512 290 288 134400 6.28416 3.41894 31.5965 104.287 145.743 145.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 690 0.000512 1024 235 512 19200 3.38634 1.63226 15.7055 51.7981 72.6492 72.7552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1920 3.2e-05 512 330 384 569600 25.6519 13.3847 167.791 418.58 625.59 625.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1340 0.000512 2048 360 1248 32000 3.47546 91.2916 105.241 200.053 200.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 610 0.000256 1024 150 2112 48000 7.62598 3.37072 159.219 103.284 273.659 273.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 440 3.2e-05 2048 140 864 208000 185.706 56.0927 616.307 1673.77 2532.06 2532.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1240 0.000256 1024 60 576 75400 3.42221 49.746 148.628 201.839 201.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 730 0.000128 1024 175 544 104000 15.0096 6.84646 87.2701 208.404 317.686 317.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1810 6.4e-05 2048 150 1024 299200 23.1829 28.4508 569.922 837.978 1459.62 1459.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 940 0.000128 1024 110 768 136000 11.0774 6.84458 109.271 208.678 336.007 336.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1430 0.000128 512 290 288 131200 6.29587 3.40557 21.6902 103.358 134.905 135.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 690 0.000512 1024 235 512 19200 3.40147 1.6401 11.0273 51.9605 68.1596 68.2697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1920 3.2e-05 512 330 384 563200 25.7572 13.3161 116.161 416.812 572.226 572.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1340 0.000512 2048 360 1248 31800 3.45926 62.864 104.517 170.884 170.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 610 0.000256 1024 150 2112 48000 7.63645 3.37872 110.469 103.492 225.129 225.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 440 3.2e-05 2048 140 864 204800 185.266 55.8038 421.489 1666.67 2329.41 2329.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1240 0.000256 1024 60 576 75200 3.41974 34.4792 148.918 186.858 186.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 730 0.000128 1024 175 544 102400 14.8891 6.81942 60.232 206.539 288.636 288.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1810 6.4e-05 2048 150 1024 299400 23.1999 28.5025 474.459 838.346 1364.59 1364.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 940 0.000128 1024 110 768 134400 10.9978 6.82266 90.2151 206.695 314.866 314.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1430 0.000128 512 290 288 129600 6.37062 3.40378 18.0809 103.433 131.44 131.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 690 0.000512 1024 235 512 19200 3.41603 1.63882 9.47334 52.0971 66.7536 66.8642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1920 3.2e-05 512 330 384 566400 25.9108 13.3878 97.2105 419.071 555.768 555.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1340 0.000512 2048 360 1248 31800 3.47155 52.5444 104.802 160.862 160.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 610 0.000256 1024 150 2112 48000 7.6705 3.38272 92.6685 103.639 207.512 207.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 25 32 440 3.2e-05 2048 140 864 201600 188.071 56.1418 898.335 1675.72 2818.45 2818.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1240 0.000256 1024 60 576 75000 3.4201 29.1011 150.673 183.237 183.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 730 0.000128 1024 175 544 100800 15.0296 6.81984 49.9336 206.702 278.654 278.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1810 6.4e-05 2048 150 1024 299712 23.1232 28.3392 797.263 838.514 1687.33 1687.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 940 0.000128 1024 110 768 137984 11.0179 6.83827 154.201 209.529 381.721 381.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1430 0.000128 512 290 288 134400 6.3217 3.41002 30.6721 104.854 145.413 145.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 690 0.000512 1024 235 512 19712 3.36986 1.64272 15.5967 52.0149 72.7541 72.8594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1920 3.2e-05 512 330 384 569856 25.5604 13.3612 162.777 418.683 620.573 620.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1340 0.000512 2048 360 1248 32032 3.48797 88.4879 104.917 196.937 196.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 610 0.000256 1024 150 2112 48384 7.61715 3.38304 155.014 103.728 269.895 270.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 440 3.2e-05 2048 140 864 207872 185.235 56.0883 596.845 1674.16 2512.52 2512.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1240 0.000256 1024 60 576 75376 3.42106 48.0788 150.946 202.489 202.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 730 0.000128 1024 175 544 103936 15.0204 6.83622 84.5694 209.544 316.126 316.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1810 6.4e-05 2048 150 1024 299712 23.0847 28.3459 557.182 838.119 1446.82 1446.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 940 0.000128 1024 110 768 137984 11.014 6.83843 108.281 209.498 335.764 335.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1430 0.000128 512 290 288 132608 6.24954 3.39789 21.3869 103.644 134.833 134.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 690 0.000512 1024 235 512 17920 3.36394 1.59539 10.0965 50.9194 66.1038 66.2123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1920 3.2e-05 512 330 384 566272 25.7676 13.3432 113.312 418.416 571.023 571.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1340 0.000512 2048 360 1248 31808 3.46726 61.3522 104.531 169.394 169.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 610 0.000256 1024 150 2112 46592 7.50573 3.3001 104.362 101.395 216.717 216.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 440 3.2e-05 2048 140 864 207872 184.907 56.0073 417.756 1673.09 2331.95 2332.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1240 0.000256 1024 60 576 75264 3.4183 33.6978 148.561 185.724 185.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 730 0.000128 1024 175 544 100352 15.0287 6.81322 57.3826 207.108 286.491 286.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1810 6.4e-05 2048 150 1024 299040 23.0973 28.3811 457.593 838.031 1347.19 1347.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 940 0.000128 1024 110 768 137088 11.0812 6.84442 89.3229 209.862 317.242 317.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1430 0.000128 512 290 288 134400 6.35517 3.41811 17.8105 105.017 132.752 132.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 690 0.000512 1024 235 512 18816 3.33642 1.59744 9.29162 51.1201 65.4708 65.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1920 3.2e-05 512 330 384 569856 25.5933 13.3612 94.5337 418.887 552.557 552.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1340 0.000512 2048 360 1248 31584 3.46237 50.4814 104.326 158.311 158.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 610 0.000256 1024 150 2112 43008 7.82474 3.30902 80.684 101.634 193.61 193.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 440 3.2e-05 2048 140 864 204288 186.305 56.0333 338.5 1675.1 2256.13 2256.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1240 0.000256 1024 60 576 74928 3.41402 27.9771 149.459 180.893 180.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 730 0.000128 1024 175 544 102144 15.215 6.84592 48.8868 209.862 280.964 281.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1810 6.4e-05 2048 150 1024 299520 23.1853 28.5833 779.292 837.586 1668.73 1668.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 940 0.000128 1024 110 768 137280 11.0251 6.83645 149.09 208.783 375.87 375.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1430 0.000128 512 290 288 134400 6.31427 3.42211 29.9812 104.493 144.367 144.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 690 0.000512 1024 235 512 19200 3.38582 1.63402 14.978 51.7994 71.9257 72.0323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1920 3.2e-05 512 330 384 568320 25.5621 13.3537 157.294 417.198 613.59 613.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1340 0.000512 2048 360 1248 32040 3.48829 86.6816 104.845 195.059 195.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 610 0.000256 1024 150 2112 48000 7.62291 3.37715 149.509 103.286 263.948 264.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 440 3.2e-05 2048 140 864 207360 185.216 55.9555 584.275 1668.81 2494.44 2494.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1240 0.000256 1024 60 576 75360 3.4264 46.8308 147.136 197.436 197.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 730 0.000128 1024 175 544 103680 15.0283 6.83782 82.11 208.811 312.94 313.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1810 6.4e-05 2048 150 1024 299040 23.0892 28.3345 560.523 837.467 1449.5 1449.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 940 0.000128 1024 110 768 136320 11.0534 6.84365 108.029 209.003 335.062 335.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1430 0.000128 512 290 288 130560 6.31136 3.39965 20.7852 103.31 133.96 134.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 690 0.000512 1024 235 512 19200 3.38557 1.64454 10.9858 51.9706 68.1163 68.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1920 3.2e-05 512 330 384 568320 25.5189 13.3366 114.11 417.383 570.532 570.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1340 0.000512 2048 360 1248 31920 3.48365 62.7127 104.869 171.109 171.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 610 0.000256 1024 150 2112 46080 7.79885 3.37565 105.116 103.472 219.92 220.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 440 3.2e-05 2048 140 864 207360 184.915 56.0025 421.525 1669.52 2332.15 2332.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1240 0.000256 1024 60 576 75120 3.41987 33.9157 149.104 186.481 186.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 730 0.000128 1024 175 544 99840 15.031 6.80941 57.867 206.442 286.308 286.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1810 6.4e-05 2048 150 1024 298800 23.1841 28.3544 462.614 837.949 1352.19 1352.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 940 0.000128 1024 110 768 135360 11.1861 6.84614 88.8445 209.37 316.383 316.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1430 0.000128 512 290 288 132480 6.40214 3.42016 17.8704 104.775 132.624 132.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 690 0.000512 1024 235 512 17280 3.39901 1.58832 8.93043 50.893 64.9368 65.0494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1920 3.2e-05 512 330 384 564480 25.8364 13.3584 94.8017 417.863 552.04 552.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1340 0.000512 2048 360 1248 31680 3.46931 51.2532 104.653 159.419 159.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 610 0.000256 1024 150 2112 46080 7.53555 3.29725 87.1903 101.153 199.334 199.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 440 3.2e-05 2048 140 864 207360 185.137 56.07 347.863 1670.91 2260.16 2260.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1240 0.000256 1024 60 576 74880 3.41206 28.2113 146.985 178.653 178.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 730 0.000128 1024 175 544 103680 15.0674 6.84486 50.3801 209.382 281.834 281.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1810 6.4e-05 2048 150 1024 299776 23.1055 28.4681 788.791 838.04 1678.49 1678.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 940 0.000128 1024 110 768 137216 11.0061 6.82739 152.012 209.025 379.006 379.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1430 0.000128 512 290 288 135168 6.26749 3.41197 30.3454 104.606 144.788 144.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 690 0.000512 1024 235 512 19456 3.42384 1.67072 15.2312 52.5125 72.9652 73.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1920 3.2e-05 512 330 384 569344 25.4954 13.328 159.945 417.658 616.612 616.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1340 0.000512 2048 360 1248 32000 3.4824 87.6081 104.788 195.926 195.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 610 0.000256 1024 150 2112 49152 7.67021 3.4111 156.4 104.695 272.33 272.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 440 3.2e-05 2048 140 864 204800 185.623 55.8629 581.945 1671.07 2494.69 2494.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1240 0.000256 1024 60 576 75392 3.42336 47.6244 150.483 201.572 201.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 730 0.000128 1024 175 544 104448 14.9607 6.84317 83.9168 209.052 314.926 315.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1810 6.4e-05 2048 150 1024 299008 23.1076 28.3368 533.29 836.99 1421.81 1421.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 940 0.000128 1024 110 768 137216 11.0342 6.83558 103.269 209.198 330.468 330.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1430 0.000128 512 290 288 135168 6.27837 3.4183 20.6851 104.692 135.232 135.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 690 0.000512 1024 235 512 16384 3.364 1.5608 8.97846 49.9309 63.9592 64.0702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1920 3.2e-05 512 330 384 565248 25.7708 13.3328 108.813 417.741 565.842 565.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1340 0.000512 2048 360 1248 31744 3.4671 59.1892 104.441 167.139 167.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 610 0.000256 1024 150 2112 49152 7.69005 3.40992 106.63 104.869 222.754 222.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 440 3.2e-05 2048 140 864 204800 185.538 55.8719 395.308 1671.17 2308.07 2308.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1240 0.000256 1024 60 576 75264 3.42093 32.3287 151.542 187.336 187.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 730 0.000128 1024 175 544 102400 15.1179 6.82973 56.3323 209.21 287.648 287.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1810 6.4e-05 2048 150 1024 298752 23.0973 28.2891 480.439 838.139 1370.05 1370.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 940 0.000128 1024 110 768 135168 10.9201 6.81008 91.547 206.818 316.23 316.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1430 0.000128 512 290 288 129024 6.36288 3.39526 18.021 103.502 131.438 131.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 690 0.000512 1024 235 512 15360 3.43888 1.57034 7.9136 50.1513 63.2003 63.3124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1920 3.2e-05 512 330 384 552960 25.6631 13.1327 95.7272 412.719 547.426 547.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1340 0.000512 2048 360 1248 31488 3.46317 53.2152 104.196 160.916 160.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 610 0.000256 1024 150 2112 43008 7.60125 3.25146 84.0095 99.6358 194.655 194.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 440 3.2e-05 2048 140 864 196608 184.389 55.124 344.5 1650.9 2235.1 2235.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1240 0.000256 1024 60 576 74880 3.41024 28.8788 147.374 179.704 179.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 730 0.000128 1024 175 544 98304 15.1478 6.80141 49.0641 206.829 278 278.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1810 6.4e-05 2048 150 1040 299648 23.0926 28.3113 627.03 838.128 1516.64 1516.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 940 0.000128 1024 110 800 137728 11.0329 6.83008 121.064 209.65 348.712 348.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1430 0.000128 512 290 280 131584 6.41494 3.41354 22.6682 104.889 137.536 137.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 690 0.000512 1024 235 520 20480 3.36048 1.6657 18.5828 52.3807 76.1196 76.2324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1920 3.2e-05 512 330 400 561152 26.1332 13.351 131.477 418.964 590.116 590.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1340 0.000512 2048 360 1240 32160 3.48774 66.9266 104.84 175.298 175.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 610 0.000256 1024 150 2120 49152 7.65056 3.42358 120.408 104.567 236.203 236.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 440 3.2e-05 2048 140 880 192512 191.883 56.0702 877.087 1675.32 2800.55 2800.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1240 0.000256 1024 60 600 75392 3.42829 37.9085 153.855 195.236 195.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 730 0.000128 1024 175 560 104960 14.9659 6.83075 72.7064 209.605 304.264 304.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1810 6.4e-05 2048 150 1040 299520 23.2307 28.3894 1129.88 837.993 2019.57 2019.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 940 0.000128 1024 110 800 137728 11.0421 6.84019 78.2391 209.661 305.909 306.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1430 0.000128 512 290 280 131072 6.43962 3.40992 32.0835 104.587 146.677 146.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 690 0.000512 1024 235 520 20480 3.37299 1.67034 19.42 52.4374 77.0265 77.1359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1920 3.2e-05 512 330 400 561152 26.3183 13.3548 109.267 419.475 568.985 569.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1340 0.000512 2048 360 1240 32128 3.48118 42.8741 104.854 151.253 151.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 610 0.000256 1024 150 2120 49152 7.6647 3.40582 77.5691 104.625 193.422 193.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 440 3.2e-05 2048 140 880 192512 192.235 56.0581 880.223 1676.2 2804.9 2805.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1240 0.000256 1024 60 600 75328 3.41811 24.6202 153.906 181.988 182.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 730 0.000128 1024 175 560 104448 15.0111 6.82803 117.294 208.979 348.271 348.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1810 6.4e-05 2048 150 1040 299600 23.2038 28.3747 704.468 837.986 1594.11 1594.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 940 0.000128 1024 110 800 137600 11.078 6.84589 137.746 209.591 365.394 365.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1430 0.000128 512 290 280 131840 6.43421 3.42298 25.9113 104.89 140.814 140.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 690 0.000512 1024 235 520 20480 3.35254 1.64483 13.9278 52.1326 71.1851 71.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1920 3.2e-05 512 330 400 560640 26.213 13.3816 146.476 418.966 605.222 605.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1340 0.000512 2048 360 1240 32160 3.4857 76.3249 104.859 184.715 184.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 610 0.000256 1024 150 2120 49280 7.72045 3.4263 137.119 104.925 253.345 253.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 440 3.2e-05 2048 140 880 193280 191.438 56.098 947.717 1675.31 2870.76 2870.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1240 0.000256 1024 60 600 75360 3.42426 43.6122 152.259 199.337 199.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 730 0.000128 1024 175 560 104960 15.0324 6.8608 79.6922 209.606 311.351 311.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1810 6.4e-05 2048 150 1040 299520 23.1359 28.3713 449.752 838.72 1340.06 1340.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 940 0.000128 1024 110 800 137600 11.0571 6.84083 88.9191 209.854 316.807 316.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1430 0.000128 512 290 280 131840 6.42496 3.41773 16.9983 105.018 132.012 132.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 690 0.000512 1024 235 520 19840 3.34509 1.63014 19.8992 51.8066 76.809 76.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1920 3.2e-05 512 330 400 560640 26.1853 13.3729 98.1487 419.418 557.322 557.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1340 0.000512 2048 360 1240 32080 3.47341 49.0504 104.852 157.42 157.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 610 0.000256 1024 150 2120 47360 7.6577 3.3833 85.1261 103.356 199.678 199.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 440 3.2e-05 2048 140 880 192000 191.485 56.1703 937.319 1677.03 2862.19 2862.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1240 0.000256 1024 60 600 75280 3.42138 27.9762 153.315 184.754 184.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 730 0.000128 1024 175 560 104960 14.9859 6.84387 58.4272 209.861 290.275 290.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1810 6.4e-05 2048 150 1040 299280 23.2746 28.4256 1303.67 838.382 2193.84 2193.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 940 0.000128 1024 110 800 136320 11.0807 6.84173 71.9608 208.99 299.002 299.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1430 0.000128 512 290 280 130560 6.45974 3.42067 35.7721 104.588 150.4 150.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 690 0.000512 1024 235 520 20160 3.34349 1.63274 19.8157 51.8498 76.7696 76.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1920 3.2e-05 512 330 400 556800 26.2459 18.5692 82.0406 417.599 544.635 544.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1340 0.000512 2048 360 1240 32040 3.47085 39.9565 104.83 148.299 148.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 610 0.000256 1024 150 2120 48000 7.62317 3.36781 70.6516 103.386 185.182 185.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 440 3.2e-05 2048 140 880 188160 191.929 55.9729 913.76 1669.86 2831.72 2831.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1240 0.000256 1024 60 600 75240 3.4281 23.0215 152.209 178.703 178.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 730 0.000128 1024 175 560 103680 15.0476 6.84432 49.257 209.006 280.308 280.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1810 6.4e-05 2048 150 1040 299616 23.1178 28.4672 647.917 838.6 1538.18 1538.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 940 0.000128 1024 110 800 137472 11.0319 6.84032 126.427 209.417 353.845 353.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1430 0.000128 512 290 280 131328 6.4175 3.41402 23.5763 104.801 138.364 138.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 690 0.000512 1024 235 520 20352 3.36448 1.64864 12.8505 52.2684 70.2609 70.3689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1920 3.2e-05 512 330 400 559104 26.2154 13.3632 134.752 418.603 593.118 593.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1340 0.000512 2048 360 1240 32112 3.46765 70.4007 104.83 178.742 178.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 610 0.000256 1024 150 2120 48384 7.68989 3.40378 124.588 104.323 240.162 240.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 440 3.2e-05 2048 140 880 192000 191.241 56.0159 827.943 1673.92 2749.31 2749.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1240 0.000256 1024 60 600 75360 3.42643 40.0745 148.81 192.353 192.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 730 0.000128 1024 175 560 104448 14.9953 6.84189 69.2669 209.441 300.714 300.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1810 6.4e-05 2048 150 1040 299520 23.0767 28.3435 424.096 838.209 1313.81 1313.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 940 0.000128 1024 110 800 137472 11.0223 6.83219 83.2914 209.334 310.613 310.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1430 0.000128 512 290 280 130560 6.38867 3.40422 15.5578 104.241 129.75 129.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 690 0.000512 1024 235 520 19968 3.33814 1.63875 8.48822 51.779 65.3679 65.4827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1920 3.2e-05 512 330 400 559104 26.1513 13.3427 88.532 418.322 546.532 546.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1340 0.000512 2048 360 1240 32064 3.47443 46.3749 104.757 154.648 154.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 610 0.000256 1024 150 2120 47616 7.6272 3.36221 80.4773 103.276 194.898 195.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 440 3.2e-05 2048 140 880 190464 191.944 55.9905 841.516 1672.72 2762.36 2762.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1240 0.000256 1024 60 600 75264 3.42195 26.3811 151.886 181.732 181.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 730 0.000128 1024 175 560 102912 14.9859 6.84173 49.7876 208.31 280.078 280.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1810 6.4e-05 2048 150 1040 299232 23.0993 28.582 347.921 845.933 1245.61 1245.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 940 0.000128 1024 110 800 137088 11.0129 6.83565 68.5868 210.925 297.496 297.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1430 0.000128 512 290 280 129024 6.39629 3.40928 12.9487 104.774 127.683 127.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 690 0.000512 1024 235 520 19584 3.32723 1.61491 16.8799 51.8308 73.7769 73.8857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1920 3.2e-05 512 330 400 557568 26.1348 13.3389 73.6671 421.416 534.743 534.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1340 0.000512 2048 360 1240 31968 3.47034 37.9494 105.649 147.114 147.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 610 0.000256 1024 150 2120 46080 7.65827 3.33885 64.4914 103.308 178.97 179.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 440 3.2e-05 2048 140 880 188928 191.459 55.9001 837.573 1685.43 2770.55 2770.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1240 0.000256 1024 60 600 75168 3.42118 21.9384 152.656 178.059 178.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 730 0.000128 1024 175 560 101376 15.0172 6.8352 45.4474 209.425 276.881 277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1810 6.4e-05 2048 150 1040 299600 23.1834 28.3534 935.08 837.949 1824.65 1824.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 940 0.000128 1024 110 800 137088 11.0703 6.84646 183.027 209.276 410.354 410.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1430 0.000128 512 290 280 131712 6.41626 3.41632 34.0063 104.733 148.726 148.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 690 0.000512 1024 235 520 20608 3.37968 1.66595 19.0002 52.4936 76.6685 76.7795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1920 3.2e-05 512 330 400 559104 26.2482 13.3773 191.602 418.298 649.71 649.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1340 0.000512 2048 360 1240 32144 3.48323 100.941 104.865 209.332 209.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 610 0.000256 1024 150 2120 49280 7.69834 3.42138 183.118 104.766 299.16 299.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 40 440 3.2e-05 2048 140 880 191744 190.239 56.0483 1161.36 1672.63 3080.48 3080.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1240 0.000256 1024 60 600 75320 3.4257 58.4442 149.66 211.574 211.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 730 0.000128 1024 175 560 104832 15.0185 6.84237 101.848 209.283 333.163 333.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1810 6.4e-05 2048 150 1040 299488 23.1242 28.3483 586.983 838.604 1477.14 1477.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 940 0.000128 1024 110 800 137088 11.0494 7.01747 114.795 209.546 342.542 342.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1430 0.000128 512 290 280 130816 6.44518 3.41773 21.8914 104.866 136.779 136.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 690 0.000512 1024 235 520 19712 3.37069 1.64643 11.3055 52.0228 68.4743 68.5848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1920 3.2e-05 512 330 400 559104 26.1968 13.3571 123.711 418.991 582.44 582.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1340 0.000512 2048 360 1240 32032 3.46726 63.7922 104.813 172.114 172.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 610 0.000256 1024 150 2120 48384 7.60771 3.37702 112.978 103.742 227.857 227.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 440 3.2e-05 2048 140 880 189952 190.55 56.004 1134.94 1674.38 3056.07 3056.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1240 0.000256 1024 60 600 75264 3.42016 36.5891 149.811 189.862 189.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 730 0.000128 1024 175 560 103936 15.0329 6.83341 63.5416 209.564 295.146 295.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1810 6.4e-05 2048 150 1040 299376 23.1894 28.5266 478.383 837.646 1367.82 1367.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 940 0.000128 1024 110 800 137088 11.0933 6.84237 93.6196 209.419 321.104 321.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1430 0.000128 512 290 280 131712 6.42838 3.41802 18.1432 104.804 132.948 133.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 690 0.000512 1024 235 520 18816 3.32659 1.58544 9.29952 50.8434 65.1873 65.2964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1920 3.2e-05 512 330 400 559104 26.2417 13.3732 101.32 418.539 559.663 559.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1340 0.000512 2048 360 1240 31920 3.46605 51.6246 104.563 159.697 159.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 610 0.000256 1024 150 2120 48384 7.79744 3.42499 92.0885 104.918 208.384 208.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 440 3.2e-05 2048 140 880 188160 191.372 56.0417 1197.05 1672.89 3117.55 3117.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1240 0.000256 1024 60 600 75096 3.42112 29.7644 150.563 183.792 183.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 730 0.000128 1024 175 560 104832 15.0264 6.86112 61.3015 209.431 292.773 292.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1810 6.4e-05 2048 150 1040 299520 23.0972 28.3167 869.438 837.648 1758.59 1758.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 940 0.000128 1024 110 800 137728 11.0284 6.83562 171.689 209.577 399.265 399.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1430 0.000128 512 290 280 131072 6.41302 3.41402 31.8432 104.536 146.361 146.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 690 0.000512 1024 235 520 20480 3.37078 1.66934 17.4697 52.413 75.0498 75.1552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1920 3.2e-05 512 330 400 561152 26.1291 13.3592 180.725 418.865 639.264 639.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1340 0.000512 2048 360 1240 32128 3.48717 93.9868 104.818 202.333 202.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 610 0.000256 1024 150 2120 49152 7.66202 3.40582 168.062 104.58 283.863 283.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 40 440 3.2e-05 2048 140 880 192512 190.332 56.0399 1033.86 1675.57 2955.99 2956.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1240 0.000256 1024 60 600 75328 3.42016 54.399 150.944 208.804 208.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 730 0.000128 1024 175 560 104448 14.9318 6.83184 93.5808 208.899 324.417 324.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1810 6.4e-05 2048 150 1040 299520 23.1028 28.3598 554.777 838.02 1444.34 1444.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 940 0.000128 1024 110 800 137216 11.0021 7.83322 109.196 209.025 337.195 337.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1430 0.000128 512 290 280 131072 6.4145 3.4129 20.842 104.607 135.433 135.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 690 0.000512 1024 235 520 20480 3.37981 1.67322 11.1767 52.51 68.8642 68.9744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1920 3.2e-05 512 330 400 557056 26.23 13.3264 117.483 417.654 574.882 575.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1340 0.000512 2048 360 1240 32000 3.47184 59.6311 104.667 167.813 167.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 610 0.000256 1024 150 2120 49152 7.67338 3.41165 105.341 104.694 221.277 221.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 40 440 3.2e-05 2048 140 880 188416 190.715 55.8879 1032.54 1670.05 2949.4 2949.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1240 0.000256 1024 60 600 75264 3.42509 34.7204 150.502 188.693 188.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 730 0.000128 1024 175 560 104448 14.9541 6.82803 60.2036 209.046 291.204 291.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1810 6.4e-05 2048 150 1040 299136 23.1 28.502 450.154 838.454 1340.29 1340.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 940 0.000128 1024 110 800 136704 11.0046 6.83418 88.1558 208.586 314.716 314.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1430 0.000128 512 290 280 129024 6.35184 3.40086 16.7264 103.355 129.985 130.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 690 0.000512 1024 235 520 19968 3.35434 1.64762 9.07136 51.9438 66.1428 66.2548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1920 3.2e-05 512 330 400 552960 26.2029 13.282 94.1532 416.628 550.451 550.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1340 0.000512 2048 360 1240 31872 3.46938 48.3533 104.576 156.442 156.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 610 0.000256 1024 150 2120 46080 7.77946 3.37251 80.7211 103.481 195.509 195.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 440 3.2e-05 2048 140 880 184320 190.746 55.6495 1005.21 1665.97 2917.77 2917.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1240 0.000256 1024 60 600 75072 3.42006 28.1285 149.939 181.532 181.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 730 0.000128 1024 175 560 101376 14.9011 6.80141 47.4993 206.528 275.9 276.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1810 6.4e-05 2048 150 1040 299520 23.1939 28.3627 886.019 838.044 1775.7 1775.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 940 0.000128 1024 110 800 137664 11.0593 6.85722 174.663 209.58 402.295 402.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1430 0.000128 512 290 280 131328 6.40288 3.41638 32.8701 104.5 147.348 147.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 690 0.000512 1024 235 520 20160 3.35942 1.6425 17.562 52.0133 74.7003 74.8088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1920 3.2e-05 512 330 400 559872 26.2579 13.3837 185.129 418.88 643.839 643.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1340 0.000512 2048 360 1240 32112 3.47914 96.3025 104.848 204.673 204.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 610 0.000256 1024 150 2120 48384 7.64474 3.3833 171.054 103.78 286.015 286.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 40 440 3.2e-05 2048 140 880 191232 191.081 56.1721 966.578 1676.2 2890.22 2890.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1240 0.000256 1024 60 600 75312 3.41846 55.2347 150.891 209.589 209.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 730 0.000128 1024 175 560 103680 15.0326 6.84515 95.0059 208.825 325.881 325.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1810 6.4e-05 2048 150 1040 299232 23.0912 28.3262 576.648 837.848 1466 1466.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 940 0.000128 1024 110 800 137088 11.0012 6.83078 113.267 208.912 340.143 340.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1430 0.000128 512 290 280 129024 6.40016 3.40973 21.1519 103.776 134.901 135.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 690 0.000512 1024 235 520 19584 3.32464 1.61165 10.9201 51.3368 67.319 67.4308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1920 3.2e-05 512 330 400 557568 26.1319 13.3335 120.943 417.377 577.969 578.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1340 0.000512 2048 360 1240 31968 3.47341 62.9448 104.641 171.101 171.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 610 0.000256 1024 150 2120 46080 7.65942 3.33824 106.445 102.327 219.923 220.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 40 440 3.2e-05 2048 140 880 188928 190.52 55.9286 915.848 1669.05 2831.54 2831.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1240 0.000256 1024 60 600 75168 3.42221 35.8755 150.293 189.636 189.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 730 0.000128 1024 175 560 101376 15.0228 6.81994 60.2432 207.385 289.643 289.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1810 6.4e-05 2048 150 1040 298944 23.1772 28.3724 507.906 837.099 1396.64 1396.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 940 0.000128 1024 110 800 136512 11.0735 6.86371 99.7828 208.946 326.799 326.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1430 0.000128 512 290 280 131328 6.42928 3.41606 19.1248 104.563 133.692 133.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 690 0.000512 1024 235 520 19008 3.37901 1.61072 9.78835 51.4174 66.327 66.4373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1920 3.2e-05 512 330 400 552960 26.4672 13.3551 105.37 417.306 562.685 562.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1340 0.000512 2048 360 1240 31968 3.48291 55.6026 104.805 163.933 163.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 610 0.000256 1024 150 2120 44928 7.78445 3.3423 91.8296 102.395 205.505 205.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 40 440 3.2e-05 2048 140 880 186624 191.296 56.0269 946.5 1668.67 2862.69 2862.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1240 0.000256 1024 60 600 75168 3.41939 31.6298 150.361 185.453 185.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 730 0.000128 1024 175 560 103680 15.0699 6.84013 54.6826 208.962 285.726 285.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1810 6.4e-05 2048 150 1040 298944 23.0853 28.3523 449.106 838.712 1339.34 1339.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 940 0.000128 1024 110 800 135936 10.9487 6.8137 88.4216 207.687 314.002 314.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1430 0.000128 512 290 280 124416 6.43475 3.38723 16.4051 102.384 128.769 128.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 690 0.000512 1024 235 520 18432 3.26512 1.56262 9.21798 50.0129 64.1825 64.2908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1920 3.2e-05 512 330 400 552960 25.9159 13.1852 94.9411 414.631 548.858 549.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1340 0.000512 2048 360 1240 31680 3.4592 48.9614 104.319 156.782 156.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 610 0.000256 1024 150 2120 41472 7.69194 3.24438 75.887 99.4854 186.463 186.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 440 3.2e-05 2048 140 880 184320 189.318 55.3522 934.358 1658.06 2837.27 2837.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1240 0.000256 1024 60 600 74880 3.4176 28.117 147.018 178.594 178.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 730 0.000128 1024 175 560 96768 15.0548 6.77834 46.474 204.591 273.068 273.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1810 6.4e-05 2048 150 1040 299520 23.1117 28.3362 831.605 837.843 1720.98 1721.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 940 0.000128 1024 110 800 137600 11.048 6.8447 163.583 209.634 391.245 391.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1430 0.000128 512 290 280 131840 6.42234 3.42016 31.0326 104.91 145.944 146.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 690 0.000512 1024 235 520 19840 3.34605 1.62902 16.3862 51.7609 73.2505 73.3594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1920 3.2e-05 512 330 400 560640 26.1509 13.3755 174.827 418.975 633.516 633.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1340 0.000512 2048 360 1240 32080 3.47098 90.5728 104.749 198.836 198.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 610 0.000256 1024 150 2120 47360 7.64778 3.37133 156.979 103.254 271.408 271.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 440 3.2e-05 2048 140 880 192000 190.254 56.0517 574.867 1675.54 2496.9 2497.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1240 0.000256 1024 60 600 75280 3.4263 51.5346 150.876 205.879 205.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 730 0.000128 1024 175 560 104960 15.0059 6.84442 89.8532 209.647 321.507 321.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1810 6.4e-05 2048 150 1040 299520 23.0646 28.3923 564.29 838.816 1454.65 1454.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 940 0.000128 1024 110 800 135680 10.9889 6.81574 109.848 208.21 335.997 336.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1430 0.000128 512 290 280 128000 6.37536 3.39446 20.6851 103.345 133.955 134.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 690 0.000512 1024 235 520 19200 3.38006 1.64096 10.8412 51.9069 67.8971 68.0076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1920 3.2e-05 512 330 400 558080 26.2587 13.3515 119.482 419.398 578.673 578.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1340 0.000512 2048 360 1240 32000 3.47491 61.4138 104.842 169.774 169.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 610 0.000256 1024 150 2120 46080 7.7703 3.36749 104.112 103.451 218.857 218.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 40 440 3.2e-05 2048 140 880 189440 191.197 56.014 866.766 1677.57 2791.74 2791.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1240 0.000256 1024 60 600 75200 3.42016 35.4324 152.087 190.981 191.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 730 0.000128 1024 175 560 102400 14.8098 6.80278 60.3283 206.521 288.634 288.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1810 6.4e-05 2048 150 1040 299040 23.1094 28.3432 473.291 837.274 1362.1 1362.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 940 0.000128 1024 110 800 136320 11.0692 6.84032 93.1439 208.957 320.141 320.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1430 0.000128 512 290 280 126720 6.44973 3.40582 17.1352 103.283 130.426 130.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 690 0.000512 1024 235 520 19200 3.38998 1.64445 9.27424 51.9598 66.3953 66.5069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1920 3.2e-05 512 330 400 552960 26.4145 13.3393 99.6447 417.282 556.864 557.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1340 0.000512 2048 360 1240 31920 3.47488 51.4758 104.728 159.721 159.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 610 0.000256 1024 150 2120 46080 7.79498 3.3751 87.918 103.446 202.69 202.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 40 440 3.2e-05 2048 140 880 184320 191.707 56.2594 828.541 1668.58 2745.29 2745.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1240 0.000256 1024 60 600 75120 3.42253 29.8597 148.206 181.532 181.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 730 0.000128 1024 175 560 99840 15.0292 6.80346 49.7363 206.393 278.132 278.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1810 6.4e-05 2048 150 1040 298880 23.1201 28.4094 462.323 837.524 1351.46 1351.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 940 0.000128 1024 110 800 133120 10.9927 6.80198 89.2323 206.713 313.879 313.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1430 0.000128 512 290 280 128000 6.40397 3.39354 16.9815 103.446 130.381 130.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 690 0.000512 1024 235 520 17920 3.46522 1.64704 8.96205 52.2069 66.4132 66.5257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1920 3.2e-05 512 330 400 552960 26.6222 13.3551 96.5932 419.501 556.258 556.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1340 0.000512 2048 360 1240 31680 3.46112 50.9788 104.409 158.894 158.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 610 0.000256 1024 150 2120 46080 7.80106 3.37306 85.7329 103.667 200.729 200.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 40 440 3.2e-05 2048 140 880 184320 192.509 56.1418 876.023 1677.47 2802.34 2802.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1240 0.000256 1024 60 600 74880 3.41872 29.0076 135.19 167.659 167.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 730 0.000128 1024 175 560 102400 14.8462 6.8055 49.6143 206.848 278.285 278.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1810 6.4e-05 2048 150 1040 299520 23.0758 28.3218 781.578 838.747 1671.81 1671.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 940 0.000128 1024 110 800 137472 11.0177 6.99216 152.801 209.479 380.423 380.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1430 0.000128 512 290 280 130560 6.39142 3.40378 28.8147 104.316 143.084 143.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 690 0.000512 1024 235 520 19968 3.33846 1.63734 15.4628 51.8163 72.3821 72.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1920 3.2e-05 512 330 400 559104 26.1542 13.3447 163.633 418.627 621.942 622.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1340 0.000512 2048 360 1240 32064 3.47376 85.0542 104.83 193.401 193.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 610 0.000256 1024 150 2120 47616 7.62566 3.36486 147.777 103.357 262.28 262.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 440 3.2e-05 2048 140 880 190464 189.971 55.9944 536.122 1674.52 2456.79 2456.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1240 0.000256 1024 60 600 75264 3.42426 48.3226 149.672 201.461 201.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 730 0.000128 1024 175 560 102912 14.9753 6.82989 82.2654 208.472 312.697 312.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1810 6.4e-05 2048 150 1040 299136 23.1121 28.3031 557.555 838.566 1447.62 1447.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 940 0.000128 1024 110 800 136704 11.0099 6.82867 109.302 208.6 335.879 335.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1430 0.000128 512 290 280 129024 6.35194 3.39763 20.4813 103.364 133.753 133.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 690 0.000512 1024 235 520 19968 3.356 1.64659 11.1925 51.9525 68.2757 68.3869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1920 3.2e-05 512 330 400 552960 26.1957 13.2817 115.492 416.672 571.822 571.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1340 0.000512 2048 360 1240 31872 3.46723 60.3257 104.586 168.419 168.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 610 0.000256 1024 150 2120 46080 7.7839 3.37043 102.492 103.495 217.295 217.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 440 3.2e-05 2048 140 880 184320 190.29 55.6785 370.434 1666.66 2283.25 2283.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1240 0.000256 1024 60 600 75072 3.42477 34.6317 150.964 189.064 189.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 730 0.000128 1024 175 560 101376 14.8933 6.79702 58.363 206.551 286.759 286.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1810 6.4e-05 2048 150 1040 298944 23.0791 28.3735 459.088 838.807 1349.43 1349.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 940 0.000128 1024 110 800 135936 10.9319 6.81574 89.9582 207.703 315.544 315.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1430 0.000128 512 290 280 124416 6.43318 3.38493 16.6396 102.394 129.011 129.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 690 0.000512 1024 235 520 18432 3.26771 1.5623 9.29923 50.0207 64.2766 64.3866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1920 3.2e-05 512 330 400 552960 25.9399 13.1924 96.4628 414.669 550.444 550.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1340 0.000512 2048 360 1240 31680 3.45939 49.9359 104.323 157.762 157.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 610 0.000256 1024 150 2120 41472 7.6929 3.24419 76.9418 99.4991 187.532 187.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 440 3.2e-05 2048 140 880 184320 189.862 55.3995 747.85 1658.13 2651.43 2651.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1240 0.000256 1024 60 600 74880 3.41606 28.8215 149.158 181.439 181.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 730 0.000128 1024 175 560 96768 15.0531 6.77654 47.6058 204.619 274.206 274.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1810 6.4e-05 2048 150 1040 298752 23.0777 28.3899 432.216 838.041 1321.81 1321.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 940 0.000128 1024 110 800 135168 10.9194 6.8055 84.5491 206.802 309.209 309.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1430 0.000128 512 290 280 129024 6.36688 3.39165 16.2282 103.494 129.639 129.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 690 0.000512 1024 235 520 18432 3.28179 1.57216 9.0128 50.1465 64.1423 64.2489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1920 3.2e-05 512 330 400 540672 26.42 13.1359 88.3339 412.687 540.755 540.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1340 0.000512 2048 360 1240 31488 3.44064 46.9566 104.073 154.513 154.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 610 0.000256 1024 150 2120 43008 7.60042 3.25283 75.5608 99.628 186.201 186.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 24 40 440 3.2e-05 2048 140 880 172032 191.398 55.1038 694.727 1650.19 2591.6 2591.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1240 0.000256 1024 60 600 74880 3.42179 27.0605 146.452 176.979 177.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 730 0.000128 1024 175 560 98304 15.1588 6.84896 44.6678 206.811 273.657 273.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1810 6.4e-05 2048 150 1040 299600 23.2363 28.394 812.784 838.289 1702.79 1702.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 940 0.000128 1024 110 800 137600 11.0899 6.85418 159.791 209.488 387.358 387.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1430 0.000128 512 290 280 129600 6.47024 3.41901 29.8732 104.302 144.216 144.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 690 0.000512 1024 235 520 20000 3.35475 1.63363 16.2448 51.7944 73.155 73.2637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1920 3.2e-05 512 330 400 560000 26.2609 13.3837 171.133 418.644 629.606 629.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1340 0.000512 2048 360 1240 32100 3.49251 88.3915 104.875 196.803 196.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 610 0.000256 1024 150 2120 48000 7.62227 3.37395 155.543 103.303 270.003 270.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 440 3.2e-05 2048 140 880 192000 190.147 56.1705 561.171 1674.01 2481.68 2481.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1240 0.000256 1024 60 600 75300 3.42218 50.4552 150.753 204.673 204.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 730 0.000128 1024 175 560 104000 15.0027 6.84976 87.007 208.439 317.453 317.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1810 6.4e-05 2048 150 1040 299200 23.1751 28.3607 553.452 837.98 1443.05 1443.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 940 0.000128 1024 110 800 136000 11.0768 6.85654 107.92 208.679 334.666 334.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1430 0.000128 512 290 280 128000 6.41366 3.40736 20.294 103.357 133.63 133.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 690 0.000512 1024 235 520 19200 3.39782 1.64134 11.1033 51.9569 68.2291 68.3397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1920 3.2e-05 512 330 400 556800 26.0967 13.3204 115.917 416.808 572.325 572.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1340 0.000512 2048 360 1240 32000 3.48346 60.1842 104.942 168.651 168.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 610 0.000256 1024 150 2120 48000 7.6401 3.38259 106.825 103.501 221.505 221.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 440 3.2e-05 2048 140 880 185600 190.483 55.8276 371.807 1666.81 2285.12 2285.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1240 0.000256 1024 60 600 75200 3.4215 34.3081 150.122 187.892 187.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 730 0.000128 1024 175 560 102400 14.8887 6.81165 58.6313 206.541 287.026 287.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1810 6.4e-05 2048 150 1040 298800 23.22 28.6563 479.135 838.595 1369.69 1369.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 940 0.000128 1024 110 800 134400 10.989 6.82435 92.5786 206.705 317.232 317.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1430 0.000128 512 290 280 124800 6.55504 3.40387 17.4862 103.447 131.05 131.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 690 0.000512 1024 235 520 19200 3.40877 1.65014 10.0273 52.0991 67.3123 67.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1920 3.2e-05 512 330 400 556800 26.4142 13.3923 100.637 419.111 559.747 559.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1340 0.000512 2048 360 1240 31800 3.4657 52.065 104.692 160.267 160.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 610 0.000256 1024 150 2120 48000 7.66678 3.38432 92.4688 103.648 207.328 207.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 440 3.2e-05 2048 140 880 192000 190.39 56.1684 333.313 1675.89 2255.95 2256.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1240 0.000256 1024 60 600 75000 3.4263 29.795 146.575 179.84 179.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 730 0.000128 1024 175 560 100800 15.0176 6.96115 51.1694 206.722 280.026 280.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1810 6.4e-05 2048 150 1040 299200 23.1117 28.4066 439.989 838.59 1330.18 1330.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 940 0.000128 1024 110 800 134400 10.9482 6.80816 85.5934 206.825 310.311 310.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1430 0.000128 512 290 280 128000 6.40256 3.39558 16.5411 103.571 130.067 130.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 690 0.000512 1024 235 520 19200 3.41293 1.64659 9.81248 52.2288 67.2289 67.3403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1920 3.2e-05 512 330 400 550400 25.8755 16.2222 92.1041 412.687 547.076 547.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1340 0.000512 2048 360 1240 31600 3.46259 48.0396 104.41 155.955 156.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 610 0.000256 1024 150 2120 44800 7.89808 3.38125 80.2377 103.772 195.444 195.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 25 40 440 3.2e-05 2048 140 880 179200 190.011 55.1124 719.075 1650.56 2614.96 2615.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1240 0.000256 1024 60 600 74800 3.42016 27.5582 145.315 176.336 176.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 730 0.000128 1024 175 560 102400 14.866 6.81165 47.4412 206.827 276.116 276.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1810 6.4e-05 2048 150 1056 299904 23.074 28.5616 679.953 838.921 1570.59 1570.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 940 0.000128 1024 110 768 136704 11.1046 6.83635 128.05 209.782 355.912 356.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1430 0.000128 512 290 288 130560 6.45856 3.41005 25.4656 104.987 140.473 140.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 690 0.000512 1024 235 528 19456 3.41158 1.66522 19.4453 52.4321 77.082 77.1916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1920 3.2e-05 512 330 384 569344 25.6375 13.3586 138.063 419.375 596.626 596.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1340 0.000512 2048 360 1248 32128 3.48982 73.3348 104.972 181.84 181.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 610 0.000256 1024 150 2112 49152 7.65578 3.42752 130.057 104.669 245.963 246.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 440 3.2e-05 2048 140 864 203776 187.519 56.0841 937.984 1677.49 2859.26 2859.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1240 0.000256 1024 60 576 75488 3.4263 39.6859 150.667 193.822 193.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 730 0.000128 1024 175 528 106496 14.83 6.83152 78.7253 209.797 310.343 310.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1810 6.4e-05 2048 150 1056 299776 23.1782 28.448 1216.68 838.646 2107.04 2107.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 940 0.000128 1024 110 768 136704 11.1242 6.83235 82.5505 209.828 310.464 310.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1430 0.000128 512 290 288 130048 6.4729 3.41034 36.1875 104.66 150.884 151.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 690 0.000512 1024 235 528 19456 3.42051 1.66707 18.4984 52.4725 76.1844 76.2941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1920 3.2e-05 512 330 384 569344 25.6595 13.3548 92.0526 419.382 550.629 550.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1340 0.000512 2048 360 1248 32064 3.47914 47.2576 104.887 155.669 155.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 610 0.000256 1024 150 2112 49152 7.66253 3.40493 84.5953 104.707 200.52 200.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 440 3.2e-05 2048 140 864 202752 188.014 56.0973 933.768 1677.53 2855.61 2855.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1240 0.000256 1024 60 576 75456 3.4263 25.8024 151.589 180.858 180.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 730 0.000128 1024 175 528 105472 14.88 6.82938 123.888 209.153 354.906 355.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1810 6.4e-05 2048 150 1056 299712 23.1576 28.329 1223.66 837.96 2113.19 2113.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 940 0.000128 1024 110 768 135936 11.1099 6.83123 68.0937 209.285 295.451 295.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1430 0.000128 512 290 288 129024 6.45664 3.40422 34.619 104.218 148.857 148.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 690 0.000512 1024 235 528 18432 3.4119 1.63869 19.3041 51.7727 76.2566 76.3699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1920 3.2e-05 512 330 384 568320 25.683 13.3509 102.2 418.24 559.67 559.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1340 0.000512 2048 360 1248 32064 3.48979 39.1045 104.855 147.493 147.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 610 0.000256 1024 150 2112 47616 7.63251 3.36691 67.8485 103.257 182.266 182.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 440 3.2e-05 2048 140 864 202752 187.603 55.9716 931.359 1672.85 2847.98 2848.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1240 0.000256 1024 60 576 75360 3.42221 21.3585 150.953 175.776 175.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 730 0.000128 1024 175 528 104448 14.8949 6.82694 123.74 208.38 354.001 354.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1810 6.4e-05 2048 150 1056 299840 23.2024 28.3631 649.951 838.704 1540.31 1540.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 940 0.000128 1024 110 768 136640 11.1463 6.86387 123.498 209.767 351.409 351.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1430 0.000128 512 290 288 130560 6.48867 3.42352 24.1862 104.979 139.238 139.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 690 0.000512 1024 235 528 19200 3.41034 1.6425 12.1942 52.1753 69.5498 69.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1920 3.2e-05 512 330 384 568320 25.8423 13.3812 131.738 419.318 590.468 590.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1340 0.000512 2048 360 1248 32120 3.48986 70.7306 104.959 179.229 179.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 610 0.000256 1024 150 2112 49280 7.72 3.42557 126.308 105.007 242.617 242.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 440 3.2e-05 2048 140 864 203520 188.74 56.2074 918.429 1676.76 2840.34 2840.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1240 0.000256 1024 60 576 75480 3.42179 38.3763 151.744 193.584 193.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 730 0.000128 1024 175 528 106240 14.9208 6.90806 71.9712 209.838 303.796 303.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1810 6.4e-05 2048 150 1056 299680 23.1152 28.455 426.373 838.49 1316.51 1316.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 940 0.000128 1024 110 768 136320 11.148 6.91085 80.8924 209.803 308.887 308.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1430 0.000128 512 290 288 130560 6.48019 3.42016 16.1143 104.986 131.156 131.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 690 0.000512 1024 235 528 18560 3.40723 1.62774 16.612 51.7951 73.5677 73.6757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1920 3.2e-05 512 330 384 568320 25.7593 13.3786 86.1615 419.287 544.777 544.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1340 0.000512 2048 360 1248 32080 3.48774 46.5995 104.947 155.075 155.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 610 0.000256 1024 150 2112 47360 7.65594 3.36723 80.214 103.327 194.733 194.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 440 3.2e-05 2048 140 864 202240 188.94 56.1207 910.074 1676.68 2832 2832.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1240 0.000256 1024 60 576 75440 3.42154 25.4091 151.549 180.42 180.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 730 0.000128 1024 175 528 106240 14.8792 6.85875 53.7219 209.904 285.52 285.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1810 6.4e-05 2048 150 1056 299520 23.1778 28.4565 350.077 838.399 1240.19 1240.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 940 0.000128 1024 110 768 135360 11.1527 6.84256 66.1609 209.002 293.298 293.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1430 0.000128 512 290 288 128640 6.53069 3.42547 13.2758 104.593 127.975 128.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 690 0.000512 1024 235 528 18240 3.43379 1.63194 16.0973 51.8476 73.1404 73.2501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1920 3.2e-05 512 330 384 564480 25.8164 13.3529 73.9628 417.611 530.932 531.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1340 0.000512 2048 360 1248 32040 3.48272 38.0818 104.951 146.556 146.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 610 0.000256 1024 150 2112 48000 7.62538 3.39478 66.8845 103.387 181.446 181.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 440 3.2e-05 2048 140 864 199680 188.855 55.9897 899.339 1669.88 2814.25 2814.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1240 0.000256 1024 60 576 75360 3.42448 20.9198 151.331 175.719 175.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 730 0.000128 1024 175 528 105600 14.8863 6.8447 46.0671 209.009 276.966 277.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1810 6.4e-05 2048 150 1056 299808 23.1014 28.3402 906.789 838.671 1796.99 1797.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 940 0.000128 1024 110 768 136320 11.0978 6.83821 173.911 209.436 401.418 401.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1430 0.000128 512 290 288 130560 6.44813 3.41149 33.6156 104.811 148.441 148.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 690 0.000512 1024 235 528 19200 3.41043 1.65094 17.1812 52.2709 74.6432 74.7506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1920 3.2e-05 512 330 384 568320 25.6648 13.3654 180.733 418.637 638.584 638.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1340 0.000512 2048 360 1248 32112 3.48918 98.562 104.967 207.061 207.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 610 0.000256 1024 150 2112 48384 7.68282 3.3999 175.463 104.333 291.032 291.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 440 3.2e-05 2048 140 864 202752 186.782 55.9963 1175.28 1673.98 3092.23 3092.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1240 0.000256 1024 60 576 75456 3.42006 54.6912 150.832 208.986 209.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 730 0.000128 1024 175 528 105984 14.8654 6.84237 96.127 209.45 327.456 327.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1810 6.4e-05 2048 150 1056 299712 23.0695 28.4037 570.72 838.821 1461.1 1461.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 940 0.000128 1024 110 768 135936 11.1177 6.83315 109.061 209.504 336.654 336.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1430 0.000128 512 290 288 129024 6.44598 3.41165 21.6922 104.331 136.045 136.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 690 0.000512 1024 235 528 18432 3.4153 1.63843 10.7909 51.8255 67.7975 67.9046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1920 3.2e-05 512 330 384 568320 25.6518 13.3468 117.522 418.668 575.371 575.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1340 0.000512 2048 360 1248 32064 3.48563 62.4106 104.96 170.9 170.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 610 0.000256 1024 150 2112 47616 7.63427 3.36858 108.617 103.364 223.139 223.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 440 3.2e-05 2048 140 864 202752 186.462 55.9265 1221.55 1674.12 3138.26 3138.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1240 0.000256 1024 60 576 75360 3.42272 34.0439 152.03 189.541 189.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 730 0.000128 1024 175 528 104448 14.8654 6.84307 67.964 208.483 298.317 298.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1810 6.4e-05 2048 150 1056 299520 23.1079 28.3692 460.873 838.506 1350.94 1351.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 940 0.000128 1024 110 768 135936 11.074 6.83258 88.1548 209.08 315.276 315.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1430 0.000128 512 290 288 129024 6.40026 3.40787 17.6879 103.86 131.515 131.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 690 0.000512 1024 235 528 18432 3.37782 1.61344 8.65203 51.3769 65.1479 65.2609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1920 3.2e-05 512 330 384 566784 25.5974 13.3345 95.4393 417.707 552.265 552.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1340 0.000512 2048 360 1248 31968 3.48349 49.9855 104.844 158.355 158.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 610 0.000256 1024 150 2112 46080 7.66211 3.33869 85.5095 102.41 199.076 199.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 440 3.2e-05 2048 140 864 198144 187.358 56.0169 1203.91 1670.4 3117.89 3118.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1240 0.000256 1024 60 576 75312 3.41971 27.8077 150.422 181.692 181.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 730 0.000128 1024 175 528 103680 14.8538 6.84307 58.5916 207.546 287.995 288.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1810 6.4e-05 2048 150 1056 299520 23.1057 28.416 389.439 838.56 1279.61 1279.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 940 0.000128 1024 110 768 135168 11.0912 6.82806 74.2945 208.607 300.956 301.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1430 0.000128 512 290 288 125952 6.46864 3.39709 14.8267 103.52 128.37 128.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 690 0.000512 1024 235 528 18432 3.42746 1.64378 21.9928 51.9504 79.1454 79.2576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1920 3.2e-05 512 330 384 565248 25.4833 13.2807 84.7108 416.671 540.338 540.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1340 0.000512 2048 360 1248 31872 3.47642 42.388 104.7 150.608 150.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 610 0.000256 1024 150 2112 46080 7.78493 3.39306 72.0596 103.494 186.887 187.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 440 3.2e-05 2048 140 864 196608 187 55.6566 1183.28 1666.15 3092.28 3092.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1240 0.000256 1024 60 576 75264 3.42499 23.5204 150.097 177.086 177.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 730 0.000128 1024 175 528 101376 14.9058 6.80032 55.8156 206.562 284.241 284.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1810 6.4e-05 2048 150 1056 299824 23.1931 28.362 842.146 837.937 1731.72 1731.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 940 0.000128 1024 110 768 136192 11.1463 6.84406 160.882 209.27 388.274 388.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1430 0.000128 512 290 288 129920 6.50579 3.41811 31.554 104.728 146.359 146.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 690 0.000512 1024 235 528 19712 3.41994 1.668 16.3365 52.4982 74.0513 74.1657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1920 3.2e-05 512 330 384 568064 25.7453 13.3738 168.789 418.282 626.374 626.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1340 0.000512 2048 360 1248 32088 3.48893 91.5967 104.827 199.956 200.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 610 0.000256 1024 150 2112 49280 7.69229 3.41555 165.359 104.769 281.393 281.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 48 440 3.2e-05 2048 140 864 202496 187.315 56.0846 1068.16 1673.1 2984.86 2985.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1240 0.000256 1024 60 576 75432 3.42118 50.5049 149.666 203.636 203.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 730 0.000128 1024 175 528 105728 14.9332 6.83834 88.9874 209.285 320.223 320.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1810 6.4e-05 2048 150 1056 299712 23.1172 28.4951 534.462 838.608 1424.76 1424.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 940 0.000128 1024 110 768 136192 11.1327 6.83686 101.7 209.545 329.348 329.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1430 0.000128 512 290 288 129024 6.53562 3.41402 20.7148 104.865 135.684 135.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 690 0.000512 1024 235 528 18816 3.41338 1.64659 10.2164 52.0237 67.4246 67.5355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1920 3.2e-05 512 330 384 566272 25.7935 13.3626 110.838 418.732 568.909 569.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1340 0.000512 2048 360 1248 32032 3.49117 57.8333 104.933 166.3 166.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 610 0.000256 1024 150 2112 48384 7.60688 3.3783 102.914 103.741 217.791 217.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 48 440 3.2e-05 2048 140 864 200704 187.475 56.0573 1049.16 1674.63 2967.52 2967.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1240 0.000256 1024 60 576 75376 3.42045 31.8693 151.869 187.203 187.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 730 0.000128 1024 175 528 105728 14.909 6.83846 56.598 209.566 288.086 288.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1810 6.4e-05 2048 150 1056 299376 23.1879 28.3865 439.097 837.548 1328.31 1328.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 940 0.000128 1024 110 768 135744 11.1955 6.84413 83.0948 209.4 310.669 310.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1430 0.000128 512 290 288 129024 6.56307 3.41805 16.9476 104.795 131.875 132.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 690 0.000512 1024 235 528 17472 3.39392 1.59043 7.93213 50.8402 63.8844 63.9939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1920 3.2e-05 512 330 384 564480 25.9572 13.3755 90.2469 418.314 548.075 548.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1340 0.000512 2048 360 1248 31920 3.47859 47.36 104.668 155.548 155.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 610 0.000256 1024 150 2112 48384 7.80253 3.42931 84.9234 104.907 201.216 201.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 440 3.2e-05 2048 140 864 198912 188.378 56.0369 1057.23 1672.69 2974.53 2974.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1240 0.000256 1024 60 576 75264 3.42426 26.3086 151.689 181.466 181.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 730 0.000128 1024 175 528 104832 15.0282 6.8583 46.339 209.419 277.802 277.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1810 6.4e-05 2048 150 1056 299712 23.0748 28.3083 396.112 838.695 1286.27 1286.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 940 0.000128 1024 110 768 136192 11.1125 6.83258 76.1561 209.652 303.886 303.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1430 0.000128 512 290 288 125440 6.52909 3.3983 15.3201 103.714 129.12 129.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 690 0.000512 1024 235 528 17920 3.36726 1.59478 7.60307 50.9546 63.6467 63.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1920 3.2e-05 512 330 384 566272 25.7611 13.3483 81.521 418.7 539.515 539.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1340 0.000512 2048 360 1248 31808 3.47152 43.0385 104.607 151.163 151.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 610 0.000256 1024 150 2112 46592 7.5121 3.30003 73.8664 101.463 186.294 186.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 440 3.2e-05 2048 140 864 200704 187.198 56.015 1098.74 1674.24 3016.4 3016.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1240 0.000256 1024 60 576 75264 3.42483 23.5971 147.707 174.772 174.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 730 0.000128 1024 175 528 103936 14.7656 6.83606 51.0548 207.256 280.072 280.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1810 6.4e-05 2048 150 1056 299776 23.1035 28.3116 814.635 838.66 1704.8 1704.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 940 0.000128 1024 110 768 136704 11.1186 6.83424 155.827 209.827 383.745 383.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1430 0.000128 512 290 288 130048 6.45347 3.4095 31.0995 104.664 145.782 145.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 690 0.000512 1024 235 528 19456 3.41699 1.67043 15.5869 52.4844 73.2878 73.3962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1920 3.2e-05 512 330 384 569344 25.6547 13.3609 168.16 419.385 626.742 626.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1340 0.000512 2048 360 1248 32064 3.48547 88.2112 104.886 196.626 196.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 610 0.000256 1024 150 2112 49152 7.65814 3.40637 156.479 104.708 272.411 272.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 48 440 3.2e-05 2048 140 864 202752 187.133 56.0266 948.711 1676.98 2869.05 2869.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1240 0.000256 1024 60 576 75456 3.42426 48.9191 151.089 203.477 203.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 730 0.000128 1024 175 528 105472 14.8417 6.82598 85.6117 209.156 316.614 316.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1810 6.4e-05 2048 150 1056 299776 23.0952 28.4707 529.826 838.806 1420.28 1420.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 940 0.000128 1024 110 768 136192 11.077 6.83338 100.978 209.226 328.247 328.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1430 0.000128 512 290 288 129024 6.52371 3.41146 20.0193 104.702 134.813 134.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 690 0.000512 1024 235 528 19456 3.42637 1.66851 10.2776 52.5581 68.0592 68.1697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1920 3.2e-05 512 330 384 565248 25.7716 13.3263 107.15 418.056 564.487 564.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1340 0.000512 2048 360 1248 32000 3.4775 57.3501 104.883 165.753 165.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 610 0.000256 1024 150 2112 49152 7.67734 3.40931 100.55 104.797 216.59 216.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 48 440 3.2e-05 2048 140 864 200704 187.144 55.8811 906.065 1671.71 2820.99 2821.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1240 0.000256 1024 60 576 75392 3.4239 31.5914 149.576 184.635 184.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 730 0.000128 1024 175 528 104448 14.9701 6.82435 55.1034 209.301 286.372 286.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1810 6.4e-05 2048 150 1056 299520 23.1117 28.4938 444.393 837.847 1333.93 1334.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 940 0.000128 1024 110 768 135168 11.0945 6.836 84.8269 208.436 311.329 311.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1430 0.000128 512 290 288 125952 6.47699 3.40032 16.6943 103.278 130.007 130.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 690 0.000512 1024 235 528 18432 3.42848 1.64454 8.43578 51.907 65.5441 65.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1920 3.2e-05 512 330 384 565248 25.4957 13.2813 90.9818 416.323 546.263 546.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1340 0.000512 2048 360 1248 31872 3.46931 48.1954 104.614 156.321 156.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 610 0.000256 1024 150 2112 46080 7.79478 3.37133 78.2143 103.405 192.942 193.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 48 440 3.2e-05 2048 140 864 196608 187.412 55.6799 929.112 1664.74 2837.14 2837.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1240 0.000256 1024 60 576 75264 3.42221 26.8349 134.412 164.713 164.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 730 0.000128 1024 175 528 101376 14.9106 6.8049 45.2411 206.38 273.509 273.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1810 6.4e-05 2048 150 1056 299008 23.1076 28.3746 391.548 837.811 1280.92 1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 940 0.000128 1024 110 768 135168 11.1563 6.83018 74.1984 209.408 301.728 301.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1430 0.000128 512 290 288 126976 6.59043 3.42045 14.6233 104.794 129.583 129.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 690 0.000512 1024 235 528 16384 3.36397 1.56563 7.09018 49.9803 62.1283 62.2403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1920 3.2e-05 512 330 384 565248 25.7549 13.3222 80.0711 418.15 537.481 537.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1340 0.000512 2048 360 1248 31744 3.47136 42.1342 104.545 150.196 150.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 610 0.000256 1024 150 2112 49152 7.6959 3.40787 73.8505 104.966 190.08 190.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 440 3.2e-05 2048 140 864 196608 188.209 55.8995 941.892 1672.02 2858.22 2858.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1240 0.000256 1024 60 576 75264 3.42413 23.3755 150.623 177.466 177.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 730 0.000128 1024 175 528 102400 15.1291 6.84848 40.3547 209.499 271.988 272.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1810 6.4e-05 2048 150 1056 299808 23.1852 28.3602 793.737 838.517 1683.88 1683.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 940 0.000128 1024 110 768 136512 11.15 6.84208 150.377 209.696 378.201 378.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1430 0.000128 512 290 288 130176 6.46045 3.41997 30.1746 104.556 144.764 144.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 690 0.000512 1024 235 528 19008 3.4071 1.64128 14.9602 52.0348 72.1729 72.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1920 3.2e-05 512 330 384 569088 25.73 13.3763 162.201 419.116 620.608 620.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1340 0.000512 2048 360 1248 32040 3.47654 86.4013 104.817 194.737 194.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 610 0.000256 1024 150 2112 48384 7.64413 3.38118 152.348 103.835 267.375 267.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 440 3.2e-05 2048 140 864 202752 194.107 56.1075 898.251 1675.9 2824.56 2824.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1240 0.000256 1024 60 576 75456 3.42477 47.5179 149.952 200.939 200.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 730 0.000128 1024 175 528 105984 14.8509 6.84909 83.8789 208.938 314.672 314.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1810 6.4e-05 2048 150 1056 299520 23.1053 28.4569 552.808 838.433 1442.88 1442.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 940 0.000128 1024 110 768 135936 11.0769 6.83664 105.139 209.05 332.236 332.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1430 0.000128 512 290 288 129024 6.39293 3.40787 20.9193 103.845 134.718 134.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 690 0.000512 1024 235 528 18432 3.37795 1.61178 10.3635 51.37 66.8541 66.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1920 3.2e-05 512 330 384 566784 25.6002 13.3386 112.818 417.67 569.612 569.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1340 0.000512 2048 360 1248 31968 3.47699 60.2891 104.828 168.637 168.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 610 0.000256 1024 150 2112 46080 7.65773 3.34029 102.118 102.398 215.673 215.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 48 440 3.2e-05 2048 140 864 198144 187.755 55.8959 847.317 1670.13 2761.28 2761.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1240 0.000256 1024 60 576 75312 3.41744 33.0736 150.413 186.946 187.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 730 0.000128 1024 175 528 103680 14.8392 6.81987 57.2008 207.561 286.587 286.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1810 6.4e-05 2048 150 1056 299376 23.1766 28.3584 468.104 837.155 1356.88 1356.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 940 0.000128 1024 110 768 134784 11.208 6.84794 88.8146 208.983 315.985 316.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1430 0.000128 512 290 288 127872 6.5879 3.42016 18.0558 104.582 132.807 132.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 690 0.000512 1024 235 528 17280 3.45693 1.61178 8.55264 51.4227 65.1732 65.2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1920 3.2e-05 512 330 384 566784 25.6741 13.3519 95.8485 417.37 552.435 552.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1340 0.000512 2048 360 1248 31752 3.456 51.1781 104.356 159.035 159.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 610 0.000256 1024 150 2112 44928 7.78896 3.3391 84.8493 102.407 198.545 198.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 48 440 3.2e-05 2048 140 864 200448 187.51 56.2539 849.198 1669.04 2762.2 2762.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1240 0.000256 1024 60 576 75168 3.41882 28.1006 150.231 181.794 181.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 730 0.000128 1024 175 528 103680 15.0676 6.84976 49.0375 208.988 280.112 280.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1810 6.4e-05 2048 150 1056 299520 23.083 28.3722 467.597 838.879 1358.01 1358.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 940 0.000128 1024 110 768 133632 11.0563 6.81165 88.2102 207.723 313.93 314.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1430 0.000128 512 290 288 124416 6.44186 3.38125 17.4612 102.407 129.844 129.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 690 0.000512 1024 235 528 16128 3.37952 1.564 8.51165 50.0206 63.6036 63.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1920 3.2e-05 512 330 384 562176 25.3824 13.1881 94.4099 414.713 547.876 548.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1340 0.000512 2048 360 1248 31680 3.46112 51.1283 104.462 159.095 159.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 610 0.000256 1024 150 2112 41472 7.69923 3.2471 78.6459 99.5093 189.256 189.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 48 440 3.2e-05 2048 140 864 193536 186.749 55.2861 857.176 1658.35 2757.75 2757.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1240 0.000256 1024 60 576 75168 3.42016 28.0822 150.455 182.001 182.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 730 0.000128 1024 175 528 101376 14.6838 6.77408 48.0684 204.715 274.411 274.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1810 6.4e-05 2048 150 1056 299680 23.1151 28.3544 784.886 838.626 1675.07 1675.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 940 0.000128 1024 110 768 136320 11.1299 6.84442 148.664 209.841 376.616 376.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1430 0.000128 512 290 288 130560 6.47808 3.41373 29.7293 105.006 144.787 144.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 690 0.000512 1024 235 528 18560 3.40726 1.63568 14.5864 51.8059 71.5639 71.6756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1920 3.2e-05 512 330 384 568320 25.7594 13.372 159.218 419.36 617.896 618.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1340 0.000512 2048 360 1248 32080 3.4857 85.6312 104.967 194.128 194.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 610 0.000256 1024 150 2112 47360 7.65418 3.36336 147.231 103.346 261.753 261.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 440 3.2e-05 2048 140 864 202240 186.919 56.1009 558.059 1676.88 2478.15 2478.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1240 0.000256 1024 60 576 75440 3.42221 46.4198 149.98 199.869 199.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 730 0.000128 1024 175 528 106240 14.8984 6.84176 81.9209 209.851 313.666 313.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1810 6.4e-05 2048 150 1056 299520 23.0777 28.375 563.387 838.119 1453.04 1453.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 940 0.000128 1024 110 768 134400 11.074 6.81699 106.327 208.04 332.395 332.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1430 0.000128 512 290 288 128000 6.37603 3.39968 21.2116 103.254 134.399 134.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 690 0.000512 1024 235 528 17920 3.44301 1.64192 10.6998 51.8636 67.7746 67.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1920 3.2e-05 512 330 384 568320 25.6942 13.353 114.811 419.049 573.087 573.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1340 0.000512 2048 360 1248 32000 3.48448 61.5993 104.87 169.997 170.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 610 0.000256 1024 150 2112 46080 7.7759 3.36528 103.775 103.364 218.437 218.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 440 3.2e-05 2048 140 864 199680 188.124 56.0953 812.994 1675.64 2733.04 2733.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1240 0.000256 1024 60 576 75360 3.42765 33.9436 153.113 190.527 190.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 730 0.000128 1024 175 528 102400 14.8049 6.80413 57.3543 206.336 285.457 285.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1810 6.4e-05 2048 150 1056 299040 23.1013 28.363 464.059 837.379 1352.98 1353.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 940 0.000128 1024 110 768 134400 11.1987 6.83808 88.2123 208.991 315.372 315.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1430 0.000128 512 290 288 126720 6.4433 3.40013 17.3241 103.297 130.621 130.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 690 0.000512 1024 235 528 17280 3.48339 1.64326 8.86058 51.963 66.0822 66.1896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1920 3.2e-05 512 330 384 560640 25.9863 13.3352 94.4708 417.342 551.321 551.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1340 0.000512 2048 360 1248 31920 3.4896 50.7075 104.859 159.1 159.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 610 0.000256 1024 150 2112 46080 7.8048 3.3769 86.5464 103.455 201.338 201.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 48 440 3.2e-05 2048 140 864 199680 187.401 55.9002 801.213 1668.79 2713.49 2713.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1240 0.000256 1024 60 576 75120 3.41702 27.8057 146.979 178.246 178.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 730 0.000128 1024 175 528 103680 14.7341 6.81213 48.4237 206.42 276.559 276.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1810 6.4e-05 2048 150 1056 298880 23.124 28.3489 434.609 837.625 1323.79 1323.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 940 0.000128 1024 110 768 133120 11.0021 6.80355 81.8868 206.74 306.566 306.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1430 0.000128 512 290 288 128000 6.38973 3.39709 16.734 103.46 130.137 130.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 690 0.000512 1024 235 528 17920 3.46602 1.64659 8.95373 52.1255 66.3188 66.4268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1920 3.2e-05 512 330 384 563200 26.0021 13.3571 88.2949 419.557 547.393 547.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1340 0.000512 2048 360 1248 31680 3.46454 47.088 104.541 155.136 155.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 610 0.000256 1024 150 2112 46080 7.80426 3.36726 81.1533 103.676 196.151 196.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 48 440 3.2e-05 2048 140 864 194560 190.17 56.1869 781.128 1677.66 2705.34 2705.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1240 0.000256 1024 60 576 75200 3.42426 26.09 152.185 181.742 181.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 730 0.000128 1024 175 528 102400 14.8652 6.79731 44.773 207.47 274.071 274.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1810 6.4e-05 2048 150 1050 299776 23.0769 28.3018 707.727 837.903 1597.09 1597.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 940 0.000128 1024 110 800 138752 10.9789 6.83213 135.887 209.533 363.366 363.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1430 0.000128 512 290 300 129536 6.52096 3.40944 27.4081 104.858 142.352 142.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 690 0.000512 1024 235 500 19200 3.42458 1.66835 18.9371 52.3669 76.5247 76.6362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1920 3.2e-05 512 330 400 566272 25.8257 18.5172 148.389 418.858 611.778 611.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1340 0.000512 2048 360 1250 32096 3.4816 76.4446 104.79 184.759 184.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 610 0.000256 1024 150 2100 48640 7.69645 3.42426 132.872 104.547 248.696 248.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 440 3.2e-05 2048 140 900 190464 191.543 56.207 959.317 1674.88 2882.13 2882.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1240 0.000256 1024 60 600 75392 3.42928 43.1063 151.504 198.081 198.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 730 0.000128 1024 175 550 106496 14.816 6.83427 81.6447 209.656 313.111 313.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1810 6.4e-05 2048 150 1050 299648 23.1964 28.3402 1236.35 838.644 2126.62 2126.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 940 0.000128 1024 110 800 138752 10.9904 6.83142 87.8269 209.828 315.605 315.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1430 0.000128 512 290 300 129024 6.53158 3.40982 37.6741 104.662 152.435 152.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 690 0.000512 1024 235 500 18944 3.44189 1.66845 17.6114 52.4756 75.3256 75.4305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1920 3.2e-05 512 330 400 565248 25.8782 13.355 98.4677 419.38 557.264 557.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1340 0.000512 2048 360 1250 32064 3.48042 48.8714 104.919 157.313 157.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 610 0.000256 1024 150 2100 48128 7.76445 3.40787 85.206 104.77 201.301 201.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 440 3.2e-05 2048 140 900 190464 192.179 56.0833 961.193 1676.95 2886.6 2886.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1240 0.000256 1024 60 600 75328 3.41946 27.8432 151.531 182.836 182.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 730 0.000128 1024 175 550 105472 14.8909 6.82646 126.973 209.151 358 358.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1810 6.4e-05 2048 150 1050 299712 23.1364 28.4363 1243.75 838.043 2133.46 2133.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 940 0.000128 1024 110 800 138240 10.9875 6.83373 72.0845 209.308 299.341 299.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1430 0.000128 512 290 300 127488 6.53114 3.408 36.2461 104.237 150.577 150.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 690 0.000512 1024 235 500 18432 3.41053 1.63994 18.9344 51.7812 75.8944 76.0025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1920 3.2e-05 512 330 400 565248 25.8642 13.3418 107.547 418.283 565.216 565.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1340 0.000512 2048 360 1250 31968 3.47488 40.0819 104.636 148.235 148.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 610 0.000256 1024 150 2100 47616 7.63085 3.36323 69.3976 103.272 183.818 183.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 440 3.2e-05 2048 140 900 187392 192.066 55.9309 943.259 1673.21 2864.65 2864.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1240 0.000256 1024 60 600 75264 3.42426 22.9111 152.635 179.013 179.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 730 0.000128 1024 175 550 104448 14.8837 7.22944 123.412 208.296 353.976 354.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1810 6.4e-05 2048 150 1050 299680 23.2136 28.4054 654.642 838.72 1545.07 1545.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 940 0.000128 1024 110 800 138880 11.0389 6.8505 127.724 209.775 355.524 355.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1430 0.000128 512 290 300 129280 6.55062 3.4207 25.2625 104.983 140.372 140.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 690 0.000512 1024 235 500 18880 3.43117 1.64454 11.7273 52.1772 69.1099 69.2184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1920 3.2e-05 512 330 400 567040 25.8919 13.3853 137.713 419.324 596.502 596.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1340 0.000512 2048 360 1250 32080 3.48029 71.171 104.887 179.583 179.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 610 0.000256 1024 150 2100 48640 7.77834 3.42835 125.159 105.009 241.529 241.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 440 3.2e-05 2048 140 900 190720 192.962 56.2502 859.058 1677.25 2785.73 2785.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1240 0.000256 1024 60 600 75360 3.42035 40.3374 150.267 194.071 194.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 730 0.000128 1024 175 550 106240 14.9099 6.86784 73.4005 209.79 305.13 305.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1810 6.4e-05 2048 150 1050 299520 23.1155 28.357 420.699 837.903 1310.16 1310.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 940 0.000128 1024 110 800 138880 11.0077 6.84893 82.3531 209.655 309.993 310.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1430 0.000128 512 290 300 129280 6.54909 3.42048 16.4933 104.919 131.539 131.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 690 0.000512 1024 235 500 18560 3.40787 1.63178 15.7712 51.7596 72.6949 72.8041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1920 3.2e-05 512 330 400 565760 25.8856 13.3702 88.5402 418.994 546.981 547.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1340 0.000512 2048 360 1250 32000 3.47872 46.0067 104.688 154.214 154.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 610 0.000256 1024 150 2100 47360 7.65619 3.36896 78.5503 103.422 193.167 193.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 440 3.2e-05 2048 140 900 189440 193.13 56.0763 844.222 1675.93 2769.56 2769.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1240 0.000256 1024 60 600 75280 3.4223 26.1403 150.311 179.915 179.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 730 0.000128 1024 175 550 106240 14.8872 6.8567 53.3924 209.724 285.022 285.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1810 6.4e-05 2048 150 1050 299520 23.1813 28.3932 352.342 837.795 1241.79 1241.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 940 0.000128 1024 110 800 138240 10.9942 6.84355 68.9005 208.853 295.725 295.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1430 0.000128 512 290 300 128640 6.52618 3.42016 13.861 104.519 128.48 128.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 690 0.000512 1024 235 500 18240 3.43846 1.62787 15.3472 51.8139 72.3564 72.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1920 3.2e-05 512 330 400 564480 25.8109 13.3508 77.1036 417.315 533.767 533.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1340 0.000512 2048 360 1250 31920 3.4679 38.1304 104.581 146.223 146.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 610 0.000256 1024 150 2100 46080 7.80906 3.38938 64.2705 103.311 178.939 179.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 440 3.2e-05 2048 140 900 188160 192.194 56.0251 844.877 1668.7 2761.99 2762.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1240 0.000256 1024 60 600 75240 3.42192 21.9319 151.88 177.278 177.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 730 0.000128 1024 175 550 105600 14.8928 6.84064 46.0311 208.991 276.916 277.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1810 6.4e-05 2048 150 1050 299520 23.2038 28.4619 1114.66 838.091 2004.5 2004.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 940 0.000128 1024 110 800 136960 10.9429 6.8199 58.5861 208.031 284.514 284.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1430 0.000128 512 290 300 125440 6.49878 3.39763 31.682 103.255 144.991 145.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 690 0.000512 1024 235 500 17920 3.44595 1.64013 14.8138 52.0275 72.0563 72.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1920 3.2e-05 512 330 400 563200 25.977 13.3586 67.6836 419.034 526.237 526.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1340 0.000512 2048 360 1250 31840 3.46522 33.0223 104.483 141.015 141.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 610 0.000256 1024 150 2100 46080 7.78691 3.36717 55.3759 103.361 170.045 170.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 440 3.2e-05 2048 140 900 189440 192.687 56.0887 845.768 1675.6 2770.34 2770.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1240 0.000256 1024 60 600 75200 3.424 18.8079 149.103 171.375 171.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 730 0.000128 1024 175 550 102400 14.8037 6.80173 40.8239 207.817 270.403 270.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1810 6.4e-05 2048 150 1050 299712 23.1033 28.3492 893.614 838.123 1783.27 1783.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 940 0.000128 1024 110 800 138624 10.9954 6.83843 175.773 209.3 403.042 403.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1430 0.000128 512 290 300 129024 6.53238 3.41085 34.018 104.744 148.862 148.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 690 0.000512 1024 235 500 19200 3.40874 1.65254 16.3974 52.2371 73.8196 73.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1920 3.2e-05 512 330 400 565248 25.8498 13.3579 184.147 418.354 641.9 642.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1340 0.000512 2048 360 1250 32064 3.4775 97.1571 104.796 205.472 205.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 610 0.000256 1024 150 2100 48384 7.68048 3.40378 171.25 104.262 286.753 286.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 440 3.2e-05 2048 140 900 188928 190.897 56.105 1111.62 1672.88 3031.68 3031.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1240 0.000256 1024 60 600 75360 3.42426 55.9735 151.823 211.261 211.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 730 0.000128 1024 175 550 105984 14.8686 6.84362 96.7378 209.311 327.937 328.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1810 6.4e-05 2048 150 1050 299712 23.0564 28.3116 556.351 837.885 1445.69 1445.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 940 0.000128 1024 110 800 138240 10.996 6.83024 108.677 209.267 335.906 336.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1430 0.000128 512 290 300 127488 6.51568 3.40259 21.795 104.214 136.079 136.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 690 0.000512 1024 235 500 18432 3.4129 1.63581 10.197 51.7652 67.1411 67.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1920 3.2e-05 512 330 400 565248 25.8191 13.3495 118.104 418.205 575.663 575.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1340 0.000512 2048 360 1250 31968 3.47552 60.7571 104.614 168.889 168.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 610 0.000256 1024 150 2100 47616 7.63264 3.36099 105.003 103.248 219.401 219.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 440 3.2e-05 2048 140 900 187392 191.149 56.2403 1137.1 1672.26 3056.94 3057.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1240 0.000256 1024 60 600 75264 3.42384 34.5996 148.73 186.796 186.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 730 0.000128 1024 175 550 104448 14.8605 6.84013 65.9595 208.253 296.074 296.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1810 6.4e-05 2048 150 1050 299520 23.1034 28.3556 453.622 837.863 1343.03 1343.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 940 0.000128 1024 110 800 138240 10.9605 6.83622 88.9555 208.915 315.8 315.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1430 0.000128 512 290 300 126720 6.49136 3.40829 17.6731 103.772 131.5 131.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 690 0.000512 1024 235 500 18432 3.37686 1.61178 8.22538 51.337 64.6751 64.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1920 3.2e-05 512 330 400 562176 25.8674 13.3345 96.3272 417.385 553.102 553.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1340 0.000512 2048 360 1250 31968 3.47488 49.4199 104.788 157.724 157.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 610 0.000256 1024 150 2100 46080 7.6624 3.33642 82.9307 102.324 196.411 196.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 440 3.2e-05 2048 140 900 184320 191.527 55.9152 1120.99 1668.99 3037.61 3037.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1240 0.000256 1024 60 600 75168 3.42016 28.3492 150.423 182.236 182.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 730 0.000128 1024 175 550 103680 14.8416 6.84237 56.5811 207.386 285.807 285.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1810 6.4e-05 2048 150 1050 299520 23.1098 28.5666 386.03 838.655 1276.44 1276.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 940 0.000128 1024 110 800 136704 10.9991 6.82611 75.1477 208.631 301.737 301.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1430 0.000128 512 290 300 125952 6.47091 3.39856 15.264 103.38 128.671 128.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 690 0.000512 1024 235 500 18432 3.42352 1.64544 20.1875 51.9574 77.346 77.4513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1920 3.2e-05 512 330 400 559104 25.8647 13.2779 86.2096 416.715 542.263 542.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1340 0.000512 2048 360 1250 31872 3.47107 42.2094 104.744 150.468 150.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 610 0.000256 1024 150 2100 46080 7.79024 3.38858 70.876 103.506 185.712 185.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 440 3.2e-05 2048 140 900 184320 190.64 55.6413 1115.36 1666.83 3028.66 3028.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1240 0.000256 1024 60 600 75072 3.42109 24.0696 147.927 175.459 175.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 730 0.000128 1024 175 550 101376 14.9051 6.80336 53.968 206.643 282.474 282.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1810 6.4e-05 2048 150 1050 299600 23.19 28.4676 825.048 837.951 1714.74 1714.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 940 0.000128 1024 110 800 138432 11.0307 6.84042 161.934 209.264 389.206 389.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1430 0.000128 512 290 300 129024 6.55299 3.41811 31.667 104.728 146.52 146.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 690 0.000512 1024 235 500 19264 3.44461 1.66752 15.3364 52.4999 73.0758 73.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1920 3.2e-05 512 330 400 564480 25.9437 13.3816 170.078 418.283 627.874 628.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1340 0.000512 2048 360 1250 32088 3.4896 89.05 104.862 197.445 197.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 610 0.000256 1024 150 2100 48384 7.77347 3.4153 157.598 104.773 273.72 273.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 50 440 3.2e-05 2048 140 900 188160 191.731 56.0505 1002.56 1673.22 2923.76 2923.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1240 0.000256 1024 60 600 75320 3.42426 51.451 151.769 206.688 206.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 730 0.000128 1024 175 550 105728 14.9198 6.83968 89.2732 209.281 320.489 320.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1810 6.4e-05 2048 150 1050 299488 23.1219 28.4756 523.709 838.691 1414.08 1414.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 940 0.000128 1024 110 800 137984 11.0109 6.83418 102.488 209.521 329.989 330.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1430 0.000128 512 290 300 129024 6.5417 3.41456 21.1874 104.855 136.158 136.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 690 0.000512 1024 235 500 18816 3.41606 1.63942 9.63475 52.0137 66.8348 66.9469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1920 3.2e-05 512 330 400 562688 26.0069 13.3589 112.759 418.679 570.992 571.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1340 0.000512 2048 360 1250 32032 3.4904 56.9979 104.946 165.478 165.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 610 0.000256 1024 150 2100 46592 7.77645 3.37987 96.6577 103.73 211.701 211.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 50 440 3.2e-05 2048 140 900 186368 191.876 55.98 977.301 1674.56 2899.92 2900.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1240 0.000256 1024 60 600 75264 3.41952 32.6354 150.799 186.896 186.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 730 0.000128 1024 175 550 105728 14.8992 6.83792 56.7076 209.542 288.162 288.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1810 6.4e-05 2048 150 1050 299376 23.182 28.3669 430.818 838.336 1320.79 1320.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 940 0.000128 1024 110 800 138432 11.03 6.84189 84.3549 209.585 311.949 312.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1430 0.000128 512 290 300 129024 6.5591 3.41459 17.274 104.885 132.29 132.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 690 0.000512 1024 235 500 17472 3.39539 1.5895 7.73773 50.8804 63.735 63.8423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1920 3.2e-05 512 330 400 564480 25.9437 13.3761 92.0117 418.683 550.205 550.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1340 0.000512 2048 360 1250 31920 3.48243 46.3173 104.788 154.631 154.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 610 0.000256 1024 150 2100 48384 7.80678 3.4256 82.2267 104.994 198.606 198.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 440 3.2e-05 2048 140 900 188160 191.743 56.2571 1010.4 1674.6 2933.2 2933.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1240 0.000256 1024 60 600 75096 3.4209 26.5728 149.721 179.758 179.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 730 0.000128 1024 175 550 104832 15.0443 6.85994 46.5992 209.594 278.254 278.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1810 6.4e-05 2048 150 1050 299264 23.0789 28.3077 388.008 838.82 1278.3 1278.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 940 0.000128 1024 110 800 137984 11.0129 6.83213 75.9009 209.675 303.554 303.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1430 0.000128 512 290 300 125440 6.53466 3.39763 15.485 103.727 129.298 129.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 690 0.000512 1024 235 500 17920 3.36707 1.59338 7.28122 50.9643 63.3321 63.4393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1920 3.2e-05 512 330 400 559104 26.1762 13.3428 81.7054 418.754 540.167 540.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1340 0.000512 2048 360 1250 31808 3.47478 42.2784 104.645 150.438 150.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 610 0.000256 1024 150 2100 43008 7.80202 3.3031 66.063 101.477 178.802 178.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 440 3.2e-05 2048 140 900 186368 191.969 56.0381 1023.33 1675 2946.54 2946.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1240 0.000256 1024 60 600 75040 3.42182 24.2363 149.636 177.338 177.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 730 0.000128 1024 175 550 103936 14.7702 6.83299 49.3217 207.29 278.375 278.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1810 6.4e-05 2048 150 1050 299648 23.1178 28.3308 812.189 838.646 1702.37 1702.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 940 0.000128 1024 110 800 138752 11.01 6.83606 159.136 209.829 386.969 387.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1430 0.000128 512 290 300 129024 6.51254 3.40992 32.0101 104.662 146.755 146.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 690 0.000512 1024 235 500 18944 3.44582 1.6671 14.759 52.4732 72.4783 72.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1920 3.2e-05 512 330 400 565248 25.8882 13.361 172.99 419.389 631.817 631.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1340 0.000512 2048 360 1250 32064 3.47626 88.7563 104.915 197.194 197.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 610 0.000256 1024 150 2100 48128 7.76413 3.40582 153.025 104.709 269.061 269.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 50 440 3.2e-05 2048 140 900 190464 191.077 55.9797 913.919 1677.54 2838.71 2838.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1240 0.000256 1024 60 600 75328 3.42016 50.432 150.018 203.914 203.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 730 0.000128 1024 175 550 105472 14.8408 6.8303 87.1623 209.149 318.16 318.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1810 6.4e-05 2048 150 1050 299520 23.0932 28.3292 528.881 838.83 1419.22 1419.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 940 0.000128 1024 110 800 138240 10.9724 6.83603 103.08 209.224 330.243 330.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1430 0.000128 512 290 300 129024 6.5168 3.4073 21.0182 104.706 135.806 135.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 690 0.000512 1024 235 500 18432 3.47389 1.67114 9.78093 52.5609 67.6148 67.7234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1920 3.2e-05 512 330 400 561152 25.9943 13.3365 111.39 418.054 568.96 569.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1340 0.000512 2048 360 1250 32000 3.47622 57.2582 104.912 165.69 165.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 610 0.000256 1024 150 2100 47104 7.85341 3.41197 97.0335 104.794 213.256 213.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 50 440 3.2e-05 2048 140 900 188416 190.977 55.9158 872.628 1672.08 2791.8 2791.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1240 0.000256 1024 60 600 75264 3.41907 32.9324 151.648 188.044 188.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 730 0.000128 1024 175 550 104448 14.962 6.83411 56.0376 209.28 287.287 287.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1810 6.4e-05 2048 150 1050 299520 23.0991 28.3873 449.681 837.857 1339.1 1339.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 940 0.000128 1024 110 800 136704 11.0007 6.82803 87.169 208.435 313.57 313.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1430 0.000128 512 290 300 125952 6.46352 3.40291 17.5515 103.276 130.851 130.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 690 0.000512 1024 235 500 18432 3.42669 1.64659 8.44518 51.9045 65.5522 65.6608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1920 3.2e-05 512 330 400 559104 25.8777 13.2814 94.1265 416.329 549.804 549.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1340 0.000512 2048 360 1250 31872 3.47962 49.0537 104.64 157.217 157.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 610 0.000256 1024 150 2100 46080 7.78886 3.37014 79.5739 103.408 194.294 194.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 50 440 3.2e-05 2048 140 900 184320 190.94 55.6443 892.505 1665.27 2804.55 2804.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1240 0.000256 1024 60 600 75072 3.4208 27.9368 150.931 182.332 182.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 730 0.000128 1024 175 550 101376 14.9151 6.79731 46.7791 206.374 275.037 275.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1810 6.4e-05 2048 150 1050 299008 23.1076 28.4324 398.227 837.081 1286.93 1287.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 940 0.000128 1024 110 800 137216 11.0373 6.82918 77.2933 209.162 304.454 304.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1430 0.000128 512 290 300 126976 6.59629 3.41402 15.504 104.669 130.339 130.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 690 0.000512 1024 235 500 16384 3.3607 1.5593 7.03482 49.9223 62.0058 62.1199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1920 3.2e-05 512 330 400 557056 26.2326 13.3222 83.1277 417.667 540.534 540.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1340 0.000512 2048 360 1250 31744 3.46141 42.8885 104.45 150.843 150.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 610 0.000256 1024 150 2100 45056 8.02816 3.40989 67.5246 104.846 183.966 184.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 440 3.2e-05 2048 140 900 188416 191.251 55.864 909.798 1670.39 2827.5 2827.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1240 0.000256 1024 60 600 75008 3.42086 24.789 151.378 179.632 179.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 730 0.000128 1024 175 550 102400 15.1265 6.82778 41.8008 209.17 273.094 273.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1810 6.4e-05 2048 150 1050 299664 23.1919 28.5018 831.968 838.597 1722.35 1722.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 940 0.000128 1024 110 800 138816 11.0217 6.84442 162.496 209.731 390.23 390.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1430 0.000128 512 290 300 129024 6.50602 3.41802 32.5843 104.57 147.236 147.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 690 0.000512 1024 235 500 19008 3.41037 1.6425 15.0904 52.0542 72.3277 72.4385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1920 3.2e-05 512 330 400 566784 25.879 13.386 175.357 419.176 633.989 634.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1340 0.000512 2048 360 1250 32040 3.47942 90.6363 104.863 199.021 199.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 610 0.000256 1024 150 2100 47232 7.74672 3.38157 154.999 103.848 270.138 270.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 440 3.2e-05 2048 140 900 188928 191.947 56.144 866.317 1676.11 2790.73 2790.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1240 0.000256 1024 60 600 75312 3.41773 51.4109 150.968 205.84 205.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 730 0.000128 1024 175 550 105984 14.8517 6.84115 89.1406 208.961 319.957 320.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1810 6.4e-05 2048 150 1050 299520 23.1004 28.3404 590.232 838.505 1480.26 1480.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 940 0.000128 1024 110 800 138240 10.9632 6.83203 115.821 209.071 342.828 342.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1430 0.000128 512 290 300 126720 6.49363 3.40787 22.9601 103.854 136.872 136.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 690 0.000512 1024 235 500 18432 3.3785 1.60973 10.7323 51.3764 67.224 67.3334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1920 3.2e-05 512 330 400 562176 25.9148 13.3391 124.294 417.709 581.441 581.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1340 0.000512 2048 360 1250 31968 3.47517 64.7456 104.87 173.133 173.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 610 0.000256 1024 150 2100 46080 7.66355 3.33798 108.421 102.409 221.985 222.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 50 440 3.2e-05 2048 140 900 184320 191.894 55.9677 818.667 1670.3 2737.03 2737.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1240 0.000256 1024 60 600 75168 3.42266 36.599 146.34 186.404 186.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 730 0.000128 1024 175 550 103680 14.8516 6.81773 62.5348 207.542 291.921 292.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1810 6.4e-05 2048 150 1050 298944 23.1755 28.3709 485.593 837.143 1374.36 1374.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 940 0.000128 1024 110 800 138240 10.9997 6.844 95.6153 208.973 322.565 322.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1430 0.000128 512 290 300 127872 6.58019 3.4129 19.5432 104.58 134.273 134.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 690 0.000512 1024 235 500 17280 3.4584 1.61437 8.74109 51.4249 65.367 65.4746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1920 3.2e-05 512 330 400 559872 26.0907 13.3506 102.697 417.366 559.688 559.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1340 0.000512 2048 360 1250 31752 3.46525 53.2378 104.384 161.129 161.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 610 0.000256 1024 150 2100 44928 7.78778 3.34157 87.3952 102.411 201.093 201.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 50 440 3.2e-05 2048 140 900 186624 191.484 56.0219 825.154 1668.93 2741.78 2741.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1240 0.000256 1024 60 600 75168 3.42016 30.4517 151.433 185.349 185.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 730 0.000128 1024 175 550 103680 15.0597 6.84637 52.3995 208.988 283.466 283.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1810 6.4e-05 2048 150 1050 299520 23.0635 28.4294 463.943 838.813 1354.33 1354.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 940 0.000128 1024 110 800 135936 10.944 6.81632 89.5303 207.706 315.133 315.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1430 0.000128 512 290 300 124416 6.44333 3.38352 18.0232 102.396 130.402 130.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 690 0.000512 1024 235 500 16128 3.3783 1.56467 8.42771 50.0179 63.5176 63.6298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1920 3.2e-05 512 330 400 552960 25.9267 13.1934 96.1879 414.669 550.163 550.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1340 0.000512 2048 360 1250 31680 3.4664 50.6256 104.471 158.607 158.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 610 0.000256 1024 150 2100 41472 7.71334 3.24813 76.1526 99.4986 186.77 186.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 50 440 3.2e-05 2048 140 900 175104 191.938 55.3491 807.537 1658.16 2713.19 2713.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1240 0.000256 1024 60 600 74880 3.41766 28.4955 144.959 176.915 176.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 730 0.000128 1024 175 550 101376 14.6837 6.77898 48.3129 204.618 274.568 274.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1810 6.4e-05 2048 150 1050 298800 23.1905 28.3515 422.51 837.928 1312.07 1312.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 940 0.000128 1024 110 800 138240 11.0346 6.85136 83.4691 209.374 310.865 310.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1430 0.000128 512 290 300 126720 6.63392 3.42221 16.7355 104.773 131.72 131.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 690 0.000512 1024 235 500 17280 3.41456 1.58554 8.38566 50.8911 64.4044 64.5149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1920 3.2e-05 512 330 400 564480 25.8406 13.3593 90.2438 417.859 547.494 547.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1340 0.000512 2048 360 1250 31680 3.47386 46.4906 104.679 154.688 154.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 610 0.000256 1024 150 2100 40320 8.00173 3.37533 68.9789 101.152 181.666 181.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 440 3.2e-05 2048 140 900 184320 192.307 55.9695 849.93 1670.88 2769.29 2769.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1240 0.000256 1024 60 600 74880 3.42336 26.3644 149.307 179.137 179.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 730 0.000128 1024 175 550 103680 15.0897 6.84979 46.2627 209.435 277.814 277.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1810 6.4e-05 2048 150 1050 299520 23.1177 28.4242 805.396 838.586 1695.61 1695.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 940 0.000128 1024 110 800 138880 11.013 6.83674 158.116 209.825 385.927 386.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1430 0.000128 512 290 300 129280 6.5473 3.42109 31.5848 105.005 146.718 146.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 690 0.000512 1024 235 500 18560 3.40685 1.62976 14.5089 51.8058 71.4804 71.5883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1920 3.2e-05 512 330 400 565760 25.876 13.379 169.354 419.35 628.144 628.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1340 0.000512 2048 360 1250 32000 3.4808 87.6983 104.776 196 196.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 610 0.000256 1024 150 2100 47360 7.65277 3.37152 150.47 103.346 265.001 265.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 440 3.2e-05 2048 140 900 189440 190.958 56.056 554.274 1676.82 2478.3 2478.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1240 0.000256 1024 60 600 75280 3.76058 50.4059 149.093 203.306 203.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 730 0.000128 1024 175 550 106240 14.8913 6.84467 87.2165 209.848 318.961 319.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1810 6.4e-05 2048 150 1050 299520 23.0725 28.3648 555.88 838.916 1446.31 1446.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 940 0.000128 1024 110 800 136960 10.9309 6.81866 107.512 208.242 333.634 333.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1430 0.000128 512 290 300 125440 6.48778 3.40026 21.4882 103.355 134.888 135.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 690 0.000512 1024 235 500 17920 3.44179 1.64144 10.1908 51.9165 67.3186 67.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1920 3.2e-05 512 330 400 563200 25.9758 13.3613 116.884 419.449 575.851 575.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1340 0.000512 2048 360 1250 31840 3.45888 60.8891 104.573 168.965 169.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 610 0.000256 1024 150 2100 46080 7.7767 3.36701 101.586 103.465 216.351 216.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 440 3.2e-05 2048 140 900 189440 191.581 56.0371 791.525 1677.25 2716.59 2716.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1240 0.000256 1024 60 600 75200 3.4201 34.2699 152.077 189.811 189.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 730 0.000128 1024 175 550 102400 14.8081 6.80368 57.7127 206.82 286.309 286.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1810 6.4e-05 2048 150 1050 299040 23.0976 28.3382 469.864 838.254 1359.64 1359.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 940 0.000128 1024 110 800 138240 10.9781 6.88083 92.5262 209.206 319.725 319.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1430 0.000128 512 290 300 126720 6.44906 3.40237 18.2101 103.407 131.62 131.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 690 0.000512 1024 235 500 17280 3.48218 1.64493 8.78678 52.0276 66.0674 66.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1920 3.2e-05 512 330 400 560640 25.9798 13.3351 99.167 417.996 556.666 556.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1340 0.000512 2048 360 1250 31680 3.46438 51.0493 104.356 158.912 158.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 610 0.000256 1024 150 2100 46080 7.7975 3.37485 86.4435 103.566 201.337 201.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 50 440 3.2e-05 2048 140 900 184320 192.163 56.0235 763.572 1670.56 2682.51 2682.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1240 0.000256 1024 60 600 75120 3.42016 29.4508 150.432 183.347 183.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 730 0.000128 1024 175 550 103680 14.7334 6.80346 50.4045 206.663 278.776 278.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1810 6.4e-05 2048 150 1050 298880 23.1391 28.3447 433.789 837.531 1322.89 1322.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 940 0.000128 1024 110 800 135680 10.8816 6.79936 84.0376 206.723 308.576 308.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1430 0.000128 512 290 300 122880 6.59494 3.39488 16.8316 103.449 130.425 130.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 690 0.000512 1024 235 500 17920 3.46422 1.65123 8.75082 52.1196 66.1172 66.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1920 3.2e-05 512 330 400 563200 26.0112 13.355 92.082 419.515 551.148 551.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1340 0.000512 2048 360 1250 31680 3.46317 47.4854 104.56 155.552 155.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 610 0.000256 1024 150 2100 46080 7.81446 3.37715 79.9603 103.665 194.973 195.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 50 440 3.2e-05 2048 140 900 184320 192.906 56.0189 760.936 1677.49 2687.54 2687.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1240 0.000256 1024 60 600 74880 3.42048 27.2451 150.843 181.552 181.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 730 0.000128 1024 175 550 102400 14.8516 6.80266 46.1526 206.726 274.7 274.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1810 6.4e-05 2048 150 1050 299200 23.1157 28.323 416.076 838.698 1306.29 1306.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 940 0.000128 1024 110 800 134400 10.9479 6.80611 79.9922 206.848 304.726 304.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1430 0.000128 512 290 300 121600 6.65702 3.40173 15.9348 103.52 129.668 129.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 690 0.000512 1024 235 500 16000 3.5577 1.64915 7.58147 52.2334 65.1505 65.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1920 3.2e-05 512 330 400 550400 25.8688 13.1408 86.5886 412.747 538.529 538.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1340 0.000512 2048 360 1250 31600 3.46112 45.6499 104.569 153.722 153.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 610 0.000256 1024 150 2100 44800 7.91542 3.37965 74.8237 103.793 190.069 190.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 20 50 440 3.2e-05 2048 140 900 179200 190.142 55.1262 778.047 1650.41 2673.92 2674.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1240 0.000256 1024 60 600 74800 3.51254 25.9031 148.569 178.03 178.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 730 0.000128 1024 175 550 102400 14.8826 6.81152 44.4829 206.853 273.199 273.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1810 6.4e-05 2048 150 1080 299392 23.0852 28.3479 671.265 838.104 1560.88 1560.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 940 0.000128 1024 110 780 138496 10.9996 6.83008 123.339 209.581 350.885 350.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1430 0.000128 512 290 300 132608 6.37776 3.41139 25.2917 104.884 140.12 140.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 690 0.000512 1024 235 540 20736 3.35094 1.6633 19.2282 52.3807 76.7515 76.8614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1920 3.2e-05 512 330 420 557056 26.3577 13.358 143.378 418.959 602.245 602.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1340 0.000512 2048 360 1260 32064 3.48832 70.9632 104.875 179.37 179.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 610 0.000256 1024 150 2100 49152 7.64998 3.42442 124.295 104.564 240.087 240.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 440 3.2e-05 2048 140 900 204800 187.631 55.9739 973.849 1675.29 2892.93 2893.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1240 0.000256 1024 60 600 75392 3.43034 39.6104 149.141 192.225 192.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 730 0.000128 1024 175 540 101376 15.2393 6.83008 74.0662 209.592 305.882 306.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1810 6.4e-05 2048 150 1080 299264 23.2267 28.3484 1159.61 838.486 2049.76 2049.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 940 0.000128 1024 110 780 138240 11.0136 6.83622 81.1811 209.787 308.948 309.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1430 0.000128 512 290 300 132096 6.3809 3.40992 33.6886 104.644 148.28 148.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 690 0.000512 1024 235 540 20480 3.37267 1.67056 18.1588 52.4672 75.797 75.9091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1920 3.2e-05 512 330 420 557056 26.3598 13.3628 97.0676 419.299 556.279 556.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1340 0.000512 2048 360 1260 32000 3.47853 46.6865 104.872 155.08 155.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 610 0.000256 1024 150 2100 49152 7.66186 3.40614 81.978 104.686 197.893 198.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 440 3.2e-05 2048 140 900 204800 188.031 56.2348 974.803 1676.63 2895.9 2896.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1240 0.000256 1024 60 600 75328 3.42282 26.2184 147.525 177.211 177.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 730 0.000128 1024 175 540 100352 15.2552 6.82803 52.9604 209.113 284.314 284.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1810 6.4e-05 2048 150 1080 299328 23.1812 28.3356 1168.15 838.803 2058.56 2058.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 940 0.000128 1024 110 780 138240 10.998 6.8359 66.5044 209.5 293.968 294.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1430 0.000128 512 290 300 130560 6.41747 3.40445 32.8413 104.331 147.155 147.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 690 0.000512 1024 235 540 19968 3.33978 1.63539 19.0771 51.8244 76.0042 76.1123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1920 3.2e-05 512 330 420 556032 26.3845 13.3484 107.995 418.665 566.581 566.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1340 0.000512 2048 360 1260 31968 3.48365 37.886 104.878 146.29 146.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 610 0.000256 1024 150 2100 47616 7.62806 3.3647 65.2036 103.366 179.719 179.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 440 3.2e-05 2048 140 900 202752 188.187 55.9681 961.485 1674.1 2879.93 2880.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1240 0.000256 1024 60 600 75264 3.42221 21.6072 148.998 174.07 174.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 730 0.000128 1024 175 540 99840 15.2816 6.84077 112.45 208.593 343.328 343.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1810 6.4e-05 2048 150 1080 299264 23.2316 28.3484 1162.07 838.713 2052.45 2052.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 940 0.000128 1024 110 780 137216 11.024 6.83315 90.0647 209.201 317.256 317.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1430 0.000128 512 290 300 131072 6.43037 3.40787 32.398 104.7 147.097 147.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 690 0.000512 1024 235 540 20480 3.38253 1.67731 19.445 52.552 77.1862 77.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1920 3.2e-05 512 330 420 552960 26.5018 13.333 97.6797 418.004 555.707 555.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1340 0.000512 2048 360 1260 31872 3.47562 32.639 104.705 140.864 140.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 610 0.000256 1024 150 2100 49152 7.68339 3.41187 58.0049 104.785 174.045 174.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 440 3.2e-05 2048 140 900 200704 188.324 55.891 954.677 1671.44 2870.53 2870.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1240 0.000256 1024 60 600 75264 3.42016 18.6491 151.03 173.144 173.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 730 0.000128 1024 175 540 100352 15.336 6.83213 112.229 209.327 343.89 344.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1810 6.4e-05 2048 150 1080 299360 23.1926 28.3976 920.694 838.804 1811.17 1811.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 940 0.000128 1024 110 780 138560 11.0494 6.84032 173.041 209.802 400.869 400.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1430 0.000128 512 290 300 132480 6.40515 3.41693 34.4033 104.99 149.373 149.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 690 0.000512 1024 235 540 20480 3.3559 1.6464 18.0981 52.1854 75.4159 75.5256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1920 3.2e-05 512 330 420 556800 26.4361 13.3796 191.661 419.373 651.032 651.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1340 0.000512 2048 360 1260 32040 3.4864 98.0869 104.941 206.559 206.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 610 0.000256 1024 150 2100 49280 7.70803 3.42749 174.569 105.02 290.88 290.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 440 3.2e-05 2048 140 900 204800 186.832 56.148 1244.22 1676.95 3164.35 3164.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1240 0.000256 1024 60 600 75360 3.42221 56.0934 149.204 208.763 208.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 730 0.000128 1024 175 540 101760 15.2757 6.86285 101.313 209.815 333.424 333.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1810 6.4e-05 2048 150 1080 299200 23.1168 28.4734 570.454 838.513 1460.64 1460.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 940 0.000128 1024 110 780 138240 11.0211 7.08198 107.009 209.795 335.042 335.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1430 0.000128 512 290 300 131840 6.42659 3.42016 22.2652 104.994 137.264 137.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 690 0.000512 1024 235 540 19840 3.34688 1.63226 25.2146 51.7968 82.1191 82.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1920 3.2e-05 512 330 420 555520 26.4575 13.3812 123.244 419.302 582.576 582.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1340 0.000512 2048 360 1260 32000 3.49594 61.2451 104.911 169.694 169.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 610 0.000256 1024 150 2100 47360 7.64742 3.36797 104.072 103.329 218.589 218.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 440 3.2e-05 2048 140 900 204800 186.669 56.1275 1235.35 1676.65 3155 3155.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1240 0.000256 1024 60 600 75280 3.42224 34.6276 151.088 189.183 189.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 730 0.000128 1024 175 540 101120 15.299 6.8608 67.6163 209.808 299.74 299.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1810 6.4e-05 2048 150 1080 299040 23.1752 28.3702 465.93 838.739 1356.29 1356.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 940 0.000128 1024 110 780 137280 11.0363 6.84045 87.4493 209.049 314.504 314.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1430 0.000128 512 290 300 130560 6.43882 3.42016 17.8097 104.611 132.431 132.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 690 0.000512 1024 235 540 20160 3.34486 1.63069 25.5983 51.8573 82.5593 82.6674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1920 3.2e-05 512 330 420 552960 26.4824 13.3589 105.902 417.699 563.63 563.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1340 0.000512 2048 360 1260 31920 3.47523 50.2595 104.824 158.603 158.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 610 0.000256 1024 150 2100 48000 7.62061 3.38717 86.5831 103.41 201.158 201.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 440 3.2e-05 2048 140 900 199680 187.246 55.9662 1198.37 1670.88 3112.66 3112.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1240 0.000256 1024 60 600 75240 3.41923 28.4456 151.687 183.593 183.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 730 0.000128 1024 175 540 99840 15.3506 6.84522 59.9162 209.163 291.43 291.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1810 6.4e-05 2048 150 1080 299200 23.0717 28.327 396.261 838.169 1285.91 1285.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 940 0.000128 1024 110 780 136960 10.9467 6.82163 73.5443 208.043 299.49 299.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1430 0.000128 512 290 300 128000 6.38813 3.39558 15.1219 103.253 128.316 128.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 690 0.000512 1024 235 540 19200 3.38112 1.64323 22.5001 51.8607 79.515 79.6246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1920 3.2e-05 512 330 420 552960 26.5758 13.3582 91.1613 419.04 550.331 550.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1340 0.000512 2048 360 1260 31840 3.4703 42.1526 104.619 150.286 150.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 610 0.000256 1024 150 2100 46080 7.77357 3.38736 70.3426 103.374 185.031 185.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 440 3.2e-05 2048 140 900 204800 186.336 56.0318 1240.22 1675.62 3158.41 3158.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1240 0.000256 1024 60 600 75200 3.42243 24.1665 149.018 176.65 176.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 730 0.000128 1024 175 540 97280 15.1991 6.88154 54.6684 206.342 283.251 283.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1810 6.4e-05 2048 150 1080 299328 23.1238 28.3628 842.932 838.094 1732.6 1732.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 940 0.000128 1024 110 780 138240 11.0071 6.83994 158.266 209.296 385.546 385.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1430 0.000128 512 290 300 132096 6.39459 3.41642 31.5166 104.741 146.226 146.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 690 0.000512 1024 235 540 20352 3.36109 1.65229 16.8063 52.2383 74.1839 74.2933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1920 3.2e-05 512 330 420 556032 26.3786 13.361 175.392 418.352 633.67 633.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1340 0.000512 2048 360 1260 32016 3.47565 89.4938 104.805 197.82 197.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 610 0.000256 1024 150 2100 48384 7.68426 3.39901 156.94 104.26 272.44 272.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 440 3.2e-05 2048 140 900 204288 186.824 56.0135 1070.63 1673.33 2987.01 2987.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1240 0.000256 1024 60 600 75360 3.42995 51.4072 149.729 204.611 204.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 730 0.000128 1024 175 540 101376 15.223 6.89424 87.6424 209.307 319.246 319.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1810 6.4e-05 2048 150 1080 299328 23.0687 28.2993 529.538 838.109 1419.1 1419.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 940 0.000128 1024 110 780 138240 10.9979 6.83328 99.6074 209.325 326.898 327.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1430 0.000128 512 290 300 130560 6.38998 3.40378 20.648 104.245 134.841 134.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 690 0.000512 1024 235 540 19968 3.3408 1.63702 10.601 51.7815 67.4884 67.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1920 3.2e-05 512 330 420 556032 26.3132 13.3447 117.13 418.328 575.296 575.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1340 0.000512 2048 360 1260 31968 3.4793 56.4347 104.792 164.751 164.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 610 0.000256 1024 150 2100 47616 7.62957 3.36077 97.8797 103.278 212.3 212.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 440 3.2e-05 2048 140 900 202752 187.004 55.935 1090.5 1672.73 3006.37 3006.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1240 0.000256 1024 60 600 75264 3.42096 32.3509 152.01 187.824 187.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 730 0.000128 1024 175 540 99840 15.2245 7.05949 54.2922 208.318 285.047 285.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1810 6.4e-05 2048 150 1080 298944 23.1137 28.5937 434.204 838.417 1324.41 1324.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 940 0.000128 1024 110 780 137088 11.0063 6.8377 80.79 209.058 307.828 307.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1430 0.000128 512 290 300 129024 6.3992 3.40781 16.6172 103.845 130.425 130.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 690 0.000512 1024 235 540 19584 3.33315 1.6113 8.21219 51.3697 64.6572 64.7675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1920 3.2e-05 512 330 420 552960 26.4166 13.3352 94.5449 417.671 552.153 552.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1340 0.000512 2048 360 1260 31824 3.46931 46.442 104.626 154.578 154.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 610 0.000256 1024 150 2100 46080 7.65846 3.34234 77.2692 102.398 190.821 190.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 440 3.2e-05 2048 140 900 202752 186.695 55.9842 1096.27 1670.14 3009.29 3009.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1240 0.000256 1024 60 600 75168 3.42426 26.4033 149.381 179.253 179.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 730 0.000128 1024 175 540 99072 15.212 6.84448 52.5498 207.58 282.348 282.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1810 6.4e-05 2048 150 1080 299136 23.11 28.3221 391.332 837.693 1280.54 1280.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 940 0.000128 1024 110 780 136704 11.0059 6.82768 73.5101 208.397 299.874 299.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1430 0.000128 512 290 300 129024 6.35002 3.39408 15.0556 103.262 128.215 128.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 690 0.000512 1024 235 540 19968 3.35542 1.64531 21.2853 51.9023 78.318 78.4241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1920 3.2e-05 512 330 420 552960 26.1772 13.2817 84.3417 416.248 540.243 540.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1340 0.000512 2048 360 1260 31872 3.47984 42.2554 104.772 150.55 150.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 610 0.000256 1024 150 2100 46080 7.78819 3.37059 70.1799 103.389 184.901 185.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 440 3.2e-05 2048 140 900 196608 187.398 55.8305 1054.84 1664.64 2962.89 2963.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1240 0.000256 1024 60 600 75072 3.42384 23.6548 148.921 176.042 176.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 730 0.000128 1024 175 540 98304 15.1303 6.8144 47.6346 206.34 276.08 276.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1810 6.4e-05 2048 150 1080 298560 23.1076 28.3423 338.846 837.604 1227.98 1228.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 940 0.000128 1024 110 780 136320 11.0865 6.83837 63.2724 209.045 290.374 290.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1430 0.000128 512 290 300 126720 6.4471 3.40355 12.7714 103.326 126.104 126.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 690 0.000512 1024 235 540 19200 3.38954 1.64794 21.384 51.9817 78.5314 78.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1920 3.2e-05 512 330 420 552960 26.4259 13.3325 78.0696 417.446 535.463 535.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1340 0.000512 2048 360 1260 31680 3.46413 35.9522 104.428 143.886 143.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 610 0.000256 1024 150 2100 46080 7.81098 3.39427 60.1657 103.486 175.011 175.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 440 3.2e-05 2048 140 900 199680 187.448 55.9859 1076.75 1669.33 2989.7 2989.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1240 0.000256 1024 60 600 75120 3.42554 20.8384 151.624 175.929 175.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 730 0.000128 1024 175 540 96000 15.3364 6.80829 45.2313 206.473 274.005 274.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1810 6.4e-05 2048 150 1080 299264 23.1786 28.427 807.252 838.82 1697.76 1697.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 940 0.000128 1024 110 780 137984 11.0381 6.84032 150.374 209.467 377.849 377.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1430 0.000128 512 290 300 131712 6.42614 3.41606 30.8046 104.829 145.632 145.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 690 0.000512 1024 235 540 20608 3.38166 1.66707 16.2152 52.5468 73.9425 74.0529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1920 3.2e-05 512 330 420 555520 26.4621 13.3734 173.223 418.683 631.92 632.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1340 0.000512 2048 360 1260 32032 3.48915 85.9076 104.958 194.397 194.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 610 0.000256 1024 150 2100 49280 7.68845 3.41766 152.275 104.87 268.406 268.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 60 440 3.2e-05 2048 140 900 204288 187.302 56.0321 993.813 1674.2 2911.55 2911.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1240 0.000256 1024 60 600 75320 3.42426 48.6808 151.864 204.012 204.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 730 0.000128 1024 175 540 101248 15.2725 6.84442 82.8506 209.484 314.621 314.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1810 6.4e-05 2048 150 1080 299040 23.1223 28.3472 513.096 838.603 1403.25 1403.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 940 0.000128 1024 110 780 137984 11.0181 6.83622 95.8762 209.548 323.412 323.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1430 0.000128 512 290 300 130816 6.44982 3.41312 19.9638 104.868 134.849 134.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 690 0.000512 1024 235 540 19712 3.3752 1.64445 10.0516 52.0196 67.2212 67.3275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1920 3.2e-05 512 330 420 555520 26.4029 13.3672 111.075 418.74 569.772 569.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1340 0.000512 2048 360 1260 31920 3.48013 55.0972 104.805 163.425 163.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 610 0.000256 1024 150 2100 48384 7.60701 3.38125 95.5636 103.744 210.451 210.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 60 440 3.2e-05 2048 140 900 204288 187.273 55.9893 970.899 1674.38 2888.73 2888.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1240 0.000256 1024 60 600 75264 3.42221 30.8917 150.826 185.183 185.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 730 0.000128 1024 175 540 100352 15.3501 6.83578 52.784 211.346 286.49 286.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1810 6.4e-05 2048 150 1080 299040 23.1793 28.3877 433.86 837.499 1323.01 1323.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 940 0.000128 1024 110 780 137088 11.0962 6.84243 79.708 209.388 307.17 307.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1430 0.000128 512 290 300 131712 6.43411 3.42067 17.1284 104.788 131.928 132.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 690 0.000512 1024 235 540 18816 3.33136 1.58682 8.3591 50.8356 64.2379 64.3502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1920 3.2e-05 512 330 420 553728 26.5526 13.3711 94.1154 418.291 552.523 552.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1340 0.000512 2048 360 1260 31920 3.48755 45.8575 104.837 154.226 154.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 610 0.000256 1024 150 2100 48384 7.80512 3.4263 80.1917 104.895 196.482 196.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 440 3.2e-05 2048 140 900 204288 187.43 56.0573 975.592 1673.31 2892.59 2892.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1240 0.000256 1024 60 600 75096 3.42435 26.063 151.66 181.191 181.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 730 0.000128 1024 175 540 99456 15.4603 6.84646 44.686 209.389 276.558 276.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1810 6.4e-05 2048 150 1080 298816 23.0851 28.4621 380.967 838.814 1271.41 1271.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 940 0.000128 1024 110 780 137984 11.0015 6.83571 71.1345 209.678 298.782 298.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1430 0.000128 512 290 300 129024 6.38266 3.4001 14.9395 104.083 128.959 129.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 690 0.000512 1024 235 540 17920 3.36643 1.59485 7.36861 50.9587 63.417 63.5269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1920 3.2e-05 512 330 420 551936 26.5929 13.3459 81.8239 418.758 540.699 540.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1340 0.000512 2048 360 1260 31808 3.47382 39.8687 104.792 148.178 148.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 610 0.000256 1024 150 2100 46592 7.51334 3.29523 67.8977 101.479 180.339 180.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 440 3.2e-05 2048 140 900 200704 187.674 55.9329 994.301 1675.02 2913.13 2913.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1240 0.000256 1024 60 600 75040 3.42221 22.9964 148.76 175.221 175.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 730 0.000128 1024 175 540 96768 15.3213 6.8335 45.5001 207.284 275.095 275.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1810 6.4e-05 2048 150 1080 298480 23.18 28.3689 340.025 837.479 1229.14 1229.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 940 0.000128 1024 110 780 136640 10.9878 6.82413 61.7803 207.806 287.534 287.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1430 0.000128 512 290 300 125440 6.43392 3.38365 12.7502 102.492 125.216 125.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 690 0.000512 1024 235 540 17920 3.44163 1.6257 6.67878 51.6024 63.4732 63.5853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1920 3.2e-05 512 330 420 546560 26.4759 13.2383 72.0439 414.902 526.849 526.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1340 0.000512 2048 360 1260 31640 3.46522 35.1464 104.415 143.07 143.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 610 0.000256 1024 150 2100 44800 7.83267 3.34874 58.1221 102.686 172.143 172.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 440 3.2e-05 2048 140 900 197120 187.028 55.6708 984.083 1659.73 2886.71 2886.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1240 0.000256 1024 60 600 75040 3.42221 20.3473 147.805 171.617 171.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 730 0.000128 1024 175 540 94080 15.3504 6.81587 40.0901 204.808 267.219 267.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1810 6.4e-05 2048 150 1080 299264 23.1021 28.46 766.114 845.886 1663.65 1663.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 940 0.000128 1024 110 780 138240 11.0152 6.8367 143.689 211.635 373.308 373.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1430 0.000128 512 290 300 132096 6.36822 3.41197 29.8823 105.562 145.377 145.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 690 0.000512 1024 235 540 20480 3.36688 1.67091 15.517 52.9248 73.6083 73.7164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1920 3.2e-05 512 330 420 557056 26.3731 13.3552 166.918 423.002 629.833 629.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1340 0.000512 2048 360 1260 32000 3.47997 81.5305 105.803 190.857 190.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 610 0.000256 1024 150 2100 49152 7.66714 3.40582 142.066 105.61 258.91 259.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 60 440 3.2e-05 2048 140 900 204800 186.929 56.0824 896.125 1691.47 2830.8 2830.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1240 0.000256 1024 60 600 75328 3.42256 46.7263 151.508 201.701 201.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 730 0.000128 1024 175 540 100352 15.2549 6.83008 78.9243 210.958 312.137 312.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1810 6.4e-05 2048 150 1080 299264 23.1056 28.3356 524.315 838.149 1413.99 1414.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 940 0.000128 1024 110 780 137216 11.0141 7.09418 97.1552 209.059 324.454 324.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1430 0.000128 512 290 300 131072 6.43133 3.4104 20.3475 104.623 134.973 135.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 690 0.000512 1024 235 540 20480 3.37949 1.676 10.8582 52.5149 68.5562 68.6669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1920 3.2e-05 512 330 420 552960 26.4396 13.3284 112.526 417.715 570.192 570.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1340 0.000512 2048 360 1260 31872 3.47722 55.4048 104.639 163.565 163.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 610 0.000256 1024 150 2100 49152 7.68579 3.41155 94.5862 104.713 210.552 210.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 60 440 3.2e-05 2048 140 900 200704 187.314 55.9084 848.592 1670.32 2762.33 2762.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1240 0.000256 1024 60 600 75264 3.42339 31.9242 148.416 183.806 183.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 730 0.000128 1024 175 540 100352 15.2736 6.83581 54.0568 209.068 285.412 285.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1810 6.4e-05 2048 150 1080 299136 23.1035 28.3095 435.87 837.851 1325.22 1325.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 940 0.000128 1024 110 780 136704 11.0154 6.83258 81.1788 208.431 307.599 307.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1430 0.000128 512 290 300 129024 6.35648 3.39965 16.6709 103.28 129.864 129.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 690 0.000512 1024 235 540 19968 3.35725 1.64432 9.08493 51.9065 66.1239 66.2316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1920 3.2e-05 512 330 420 552960 26.2166 13.2798 93.3785 416.32 549.385 549.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1340 0.000512 2048 360 1260 31872 3.47882 46.4159 104.793 154.733 154.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 610 0.000256 1024 150 2100 46080 7.79069 3.37002 74.3511 103.409 189.076 189.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 60 440 3.2e-05 2048 140 900 196608 187.789 55.6416 869.252 1664.75 2777.64 2777.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1240 0.000256 1024 60 600 75072 3.42374 26.5028 149.922 179.892 179.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 730 0.000128 1024 175 540 98304 15.1501 6.79373 44.5883 206.465 273.179 273.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1810 6.4e-05 2048 150 1080 298496 23.1127 28.3556 404.942 837.01 1293.51 1293.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 940 0.000128 1024 110 780 137216 11.0303 6.83066 75.147 209.207 302.357 302.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1430 0.000128 512 290 300 131072 6.4384 3.41162 15.72 104.693 130.414 130.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 690 0.000512 1024 235 540 18432 3.27165 1.56323 8.29142 49.935 63.1863 63.2956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1920 3.2e-05 512 330 420 548864 26.6989 13.3292 85.7359 417.747 543.693 543.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1340 0.000512 2048 360 1260 31744 3.46966 42.8762 104.626 151.015 151.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 610 0.000256 1024 150 2100 49152 7.7016 3.41197 71.0552 104.871 187.197 187.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 60 440 3.2e-05 2048 140 900 196608 188.617 56.0432 866.421 1670.43 2781.72 2781.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1240 0.000256 1024 60 600 75008 3.41677 24.7537 149.351 177.564 177.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 730 0.000128 1024 175 540 98304 15.4626 6.82464 41.8679 209.215 273.539 273.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1810 6.4e-05 2048 150 1080 298240 23.126 28.3685 369.041 837.409 1258.03 1258.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 940 0.000128 1024 110 780 135680 10.8854 6.80701 68.2084 206.693 292.723 292.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1430 0.000128 512 290 300 128000 6.39798 3.3951 14.3996 103.432 127.777 127.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 690 0.000512 1024 235 540 17920 3.46925 1.6495 7.50938 52.1112 64.8684 64.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1920 3.2e-05 512 330 420 552960 26.6312 13.355 79.3322 419.463 538.964 539.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1340 0.000512 2048 360 1260 31680 3.47341 39.0143 104.695 147.225 147.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 610 0.000256 1024 150 2100 46080 7.8039 3.37306 62.11 103.655 177.102 177.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 440 3.2e-05 2048 140 900 204800 187.605 56.0506 916.857 1677.61 2838.31 2838.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1240 0.000256 1024 60 600 74880 3.42141 22.582 151.208 177.254 177.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 730 0.000128 1024 175 540 97280 15.2433 6.81984 37.3054 206.697 266.216 266.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1810 6.4e-05 2048 150 1024 299456 23.0875 28.3137 638.221 838.904 1528.61 1528.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 940 0.000128 1024 110 768 137728 11.0223 7.04432 121.603 209.738 349.547 349.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1430 0.000128 512 290 320 135680 6.2751 3.4104 25.9108 104.963 140.719 140.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 690 0.000512 1024 235 512 19968 3.38176 1.66698 17.4219 52.4176 75.0186 75.1288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1920 3.2e-05 512 330 384 562176 26.0564 13.355 127.52 419.278 586.402 586.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1340 0.000512 2048 360 1280 31936 3.49056 70.7456 104.905 179.186 179.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 610 0.000256 1024 150 2112 48128 7.74493 3.42886 121.103 104.644 237.082 237.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 440 3.2e-05 2048 140 896 187392 193.141 55.9795 829.225 1676.61 2755.15 2755.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1240 0.000256 1024 60 576 75488 3.42835 37.6934 151.216 192.381 192.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 730 0.000128 1024 175 576 98816 15.4307 6.83213 72.6515 209.756 304.837 304.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1810 6.4e-05 2048 150 1024 299264 23.3786 28.3463 1073.2 837.927 1962.93 1963.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 940 0.000128 1024 110 768 137728 11.0387 6.83213 78.521 209.628 306.148 306.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1430 0.000128 512 290 320 135168 6.29178 3.41248 35.2305 104.565 149.656 149.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 690 0.000512 1024 235 512 19968 3.39488 1.66688 16.4371 52.4293 74.0544 74.1642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1920 3.2e-05 512 330 384 561152 26.129 13.3612 84.3584 418.97 543.002 543.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1340 0.000512 2048 360 1280 31872 3.47546 45.5864 104.752 153.856 153.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 610 0.000256 1024 150 2112 48128 7.75437 3.40589 78.187 104.605 194.108 194.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 440 3.2e-05 2048 140 896 186368 193.483 56.1127 827.886 1675.34 2753.01 2753.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1240 0.000256 1024 60 576 75456 3.4263 24.5116 148.175 176.156 176.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 730 0.000128 1024 175 576 98304 15.4102 6.83008 51.9604 222.341 296.699 296.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1810 6.4e-05 2048 150 1024 299328 23.3064 28.4488 1077.05 838.799 1967.69 1967.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 940 0.000128 1024 110 768 137472 11.025 6.82915 65.3376 209.5 292.826 292.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1430 0.000128 512 290 320 133632 6.30019 3.40771 33.9756 104.329 148.169 148.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 690 0.000512 1024 235 512 19200 3.37584 1.6384 17.1464 51.8296 74.1188 74.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1920 3.2e-05 512 330 384 559104 26.1929 13.3429 88.8347 418.664 547.221 547.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1340 0.000512 2048 360 1280 31872 3.50003 37.6529 117.768 158.964 159.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 610 0.000256 1024 150 2112 46080 7.77232 3.3648 62.5658 103.364 177.22 177.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 440 3.2e-05 2048 140 896 184320 193.363 55.9287 813.335 1674.1 2736.92 2737.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1240 0.000256 1024 60 576 75360 3.42051 20.3798 148.937 172.78 172.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 730 0.000128 1024 175 576 96768 15.5415 6.82358 108.373 208.611 339.509 339.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1810 6.4e-05 2048 150 1024 299264 23.3281 28.4211 1074.62 837.791 1964.24 1964.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 940 0.000128 1024 110 768 137216 11.0063 6.83494 56.3144 208.975 283.261 283.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1430 0.000128 512 290 320 135168 6.28819 3.40736 33.9121 104.581 148.343 148.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 690 0.000512 1024 235 512 19456 3.42589 1.67539 17.4283 52.5012 75.159 75.2681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1920 3.2e-05 512 330 384 557056 26.2801 13.3284 79.9215 417.539 537.252 537.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1340 0.000512 2048 360 1280 31744 3.47286 32.4342 104.556 140.506 140.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 610 0.000256 1024 150 2112 47104 7.8495 3.96886 55.1027 104.665 171.743 171.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 440 3.2e-05 2048 140 896 184320 193.437 55.9043 814.384 1669.6 2733.52 2733.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1240 0.000256 1024 60 576 75392 3.42275 17.4138 147.839 168.719 168.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 730 0.000128 1024 175 576 98304 15.4926 6.83219 110.033 208.983 341.501 341.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1810 6.4e-05 2048 150 1024 299360 23.183 28.3684 854.159 838.808 1744.6 1744.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 940 0.000128 1024 110 768 137600 11.0719 6.84851 165.247 209.794 393.1 393.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1430 0.000128 512 290 320 135680 6.31264 3.41946 34.2165 104.993 149.096 149.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 690 0.000512 1024 235 512 19840 3.39098 1.64304 16.4503 52.1803 73.7943 73.9081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1920 3.2e-05 512 330 384 561920 26.1309 13.3828 166.202 419.361 625.262 625.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1340 0.000512 2048 360 1280 31920 3.4816 95.6505 104.921 204.096 204.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 610 0.000256 1024 150 2112 48640 7.77296 3.4241 166.569 105.018 282.94 283.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 440 3.2e-05 2048 140 896 186880 192.136 56.1521 1081.96 1676.93 3007.38 3007.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1240 0.000256 1024 60 576 75480 3.42563 51.444 152.195 207.108 207.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 730 0.000128 1024 175 576 98560 15.5262 6.86224 96.1493 209.809 328.501 328.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1810 6.4e-05 2048 150 1024 299200 23.1322 28.3707 519.993 838.683 1410.27 1410.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 940 0.000128 1024 110 768 137600 11.0556 6.84442 101.562 209.846 329.446 329.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1430 0.000128 512 290 320 135680 6.2937 3.41686 22.0424 105.02 136.933 137.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 690 0.000512 1024 235 512 19200 3.37318 1.6359 22.4633 51.8091 79.4058 79.5153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1920 3.2e-05 512 330 384 560640 26.1659 13.3704 106.461 419.397 565.586 565.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1340 0.000512 2048 360 1280 31840 3.48144 58.7586 104.802 167.087 167.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 610 0.000256 1024 150 2112 47360 7.65542 3.36662 99.8371 103.355 214.384 214.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 440 3.2e-05 2048 140 896 186880 191.838 56.0477 1079.1 1677.14 3004.34 3004.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1240 0.000256 1024 60 576 75440 3.42515 31.5208 151.214 186.205 186.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 730 0.000128 1024 175 576 98560 15.513 6.86221 64.6358 209.863 297.037 297.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1810 6.4e-05 2048 150 1024 299040 23.1895 28.4078 429.791 838.583 1320.05 1320.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 940 0.000128 1024 110 768 136320 11.0754 6.84211 82.6843 209.046 309.783 309.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1430 0.000128 512 290 320 134400 6.3129 3.41466 18.1313 104.617 132.634 132.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 690 0.000512 1024 235 512 19200 3.39536 1.63226 22.3394 51.86 79.3555 79.4685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1920 3.2e-05 512 330 384 556800 26.255 13.3489 89.7771 417.7 547.282 547.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1340 0.000512 2048 360 1280 31800 3.47955 48.1135 104.804 156.442 156.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 610 0.000256 1024 150 2112 46080 7.8119 3.38915 79.964 103.409 194.731 194.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 440 3.2e-05 2048 140 896 184320 191.936 55.9953 1064.7 1670.32 2983.13 2983.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1240 0.000256 1024 60 576 75360 3.41811 26.0934 147.351 176.903 176.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 730 0.000128 1024 175 576 97920 15.4923 6.84307 57.5808 209.06 289.132 289.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1810 6.4e-05 2048 150 1024 299200 23.0625 28.3695 372.032 838.063 1261.61 1261.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 940 0.000128 1024 110 768 135680 10.9834 6.81882 71.1221 208.036 297.1 297.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1430 0.000128 512 290 320 133120 6.18422 3.39558 15.798 103.25 128.785 128.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 690 0.000512 1024 235 512 19200 3.38074 1.64326 20.5263 51.8636 77.543 77.6581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1920 3.2e-05 512 330 384 558080 26.2738 13.3509 78.8214 419.031 537.663 537.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1340 0.000512 2048 360 1280 31680 3.47888 41.4678 104.484 149.475 149.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 610 0.000256 1024 150 2112 46080 7.78144 3.38918 69.052 103.355 183.73 183.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 440 3.2e-05 2048 140 896 184320 192.124 56.0916 1072.16 1675.56 2996.13 2996.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1240 0.000256 1024 60 576 75360 3.42426 22.4911 149.987 175.946 176.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 730 0.000128 1024 175 576 94720 15.4517 6.8055 53.2601 206.322 282.001 282.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1810 6.4e-05 2048 150 1024 298800 23.1886 28.4344 1520.54 837.36 2409.61 2409.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 940 0.000128 1024 110 768 136000 11.0952 6.8417 65.3287 208.524 291.918 292.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1430 0.000128 512 290 320 131200 6.30326 3.40496 48.1082 103.284 161.256 161.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 690 0.000512 1024 235 512 19200 3.40138 1.64054 22.907 51.921 79.9951 80.1065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1920 3.2e-05 512 330 384 556800 26.1092 13.3167 72.9414 416.517 529.066 529.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1340 0.000512 2048 360 1280 31600 3.46022 37.7754 104.38 145.657 145.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 610 0.000256 1024 150 2112 44800 7.90694 3.38032 61.4722 103.42 176.332 176.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 440 3.2e-05 2048 140 896 179200 192.415 55.8056 1039.78 1665.46 2953.66 2953.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1240 0.000256 1024 60 576 75200 3.4233 20.3914 147.903 171.759 171.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 730 0.000128 1024 175 576 96000 15.3559 6.8135 50.708 207.14 280.17 280.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1810 6.4e-05 2048 150 1024 299328 23.1272 28.3344 786.82 837.773 1676.14 1676.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 940 0.000128 1024 110 768 137472 11.0322 6.84067 152.801 209.205 380.017 380.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1430 0.000128 512 290 320 135168 6.29043 3.4145 31.447 104.698 146.004 146.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 690 0.000512 1024 235 512 19968 3.37658 1.64752 15.4959 52.2196 72.8688 72.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1920 3.2e-05 512 330 384 560640 26.0932 13.3566 153.077 418.171 610.887 611.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1340 0.000512 2048 360 1280 31920 3.49594 87.9209 104.807 196.267 196.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 610 0.000256 1024 150 2112 47616 7.75856 3.39974 150.8 104.216 266.329 266.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 440 3.2e-05 2048 140 896 185856 192.075 55.9718 937.13 1672.18 2857.55 2857.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1240 0.000256 1024 60 576 75456 3.4224 47.8349 149.668 200.968 201.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 730 0.000128 1024 175 576 98304 15.4917 6.83418 83.9377 209.224 315.662 315.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1810 6.4e-05 2048 150 1024 299328 23.0702 28.3341 492.374 838.907 1382.77 1382.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 940 0.000128 1024 110 768 137472 11.0188 6.90554 95.8905 209.524 323.474 323.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1430 0.000128 512 290 320 133632 6.28701 3.40374 20.9755 104.34 135.161 135.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 690 0.000512 1024 235 512 19200 3.37939 1.63709 9.4849 51.8256 66.462 66.5682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1920 3.2e-05 512 330 384 559104 26.162 13.3445 101.907 418.719 560.323 560.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1340 0.000512 2048 360 1280 31872 3.48931 55.0113 104.931 163.477 163.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 610 0.000256 1024 150 2112 46080 7.772 3.36282 91.7794 103.376 206.449 206.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 440 3.2e-05 2048 140 896 184320 192.102 56.0773 930.129 1674.32 2852.83 2852.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1240 0.000256 1024 60 576 75360 3.41811 29.9068 151.029 184.398 184.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 730 0.000128 1024 175 576 96768 15.4876 6.84685 52.006 208.619 283.121 283.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1810 6.4e-05 2048 150 1024 298944 23.1094 28.3464 403.674 838.342 1293.55 1293.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 940 0.000128 1024 110 768 137088 11.0118 6.83808 78.0882 209.039 305.111 305.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1430 0.000128 512 290 320 133632 6.22944 3.41069 16.8999 103.834 130.526 130.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 690 0.000512 1024 235 512 18432 3.38307 1.61178 7.69603 51.3678 64.1852 64.2929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1920 3.2e-05 512 330 384 557568 26.1313 13.3304 81.965 417.627 539.241 539.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1340 0.000512 2048 360 1280 31824 3.49354 45.1603 104.909 153.605 153.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 610 0.000256 1024 150 2112 46080 7.65987 3.34029 75.4373 102.385 188.977 189.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 440 3.2e-05 2048 140 896 184320 192.122 55.978 954.588 1670.12 2873 2873.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1240 0.000256 1024 60 576 75312 3.42032 24.6315 149.678 177.772 177.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 730 0.000128 1024 175 576 96768 15.3766 6.84032 50.4196 207.499 280.289 280.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1810 6.4e-05 2048 150 1024 299136 23.0994 28.3812 359.196 837.845 1248.6 1248.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 940 0.000128 1024 110 768 136704 11.0083 6.82557 69.8184 208.435 296.226 296.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1430 0.000128 512 290 320 132096 6.2415 3.39763 15.0046 103.276 128.076 128.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 690 0.000512 1024 235 512 18432 3.42275 1.64627 7.48474 51.9129 64.593 64.7066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1920 3.2e-05 512 330 384 552960 26.2068 13.2853 71.643 416.321 527.64 527.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1340 0.000512 2048 360 1280 31680 3.47533 40.3886 104.575 148.483 148.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 610 0.000256 1024 150 2112 46080 7.7945 3.36896 67.4009 103.406 182.132 182.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 440 3.2e-05 2048 140 896 178176 192.652 55.6388 922.487 1664.74 2835.73 2835.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1240 0.000256 1024 60 576 75264 3.41853 21.5422 151.18 176.185 176.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 730 0.000128 1024 175 576 95232 15.4182 6.81702 45.1792 206.375 273.956 274.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1810 6.4e-05 2048 150 1024 298560 23.0987 28.4201 315.34 837.333 1204.27 1204.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 940 0.000128 1024 110 768 136320 11.063 6.8431 61.241 208.981 288.261 288.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1430 0.000128 512 290 320 130560 6.31706 3.40173 12.6922 103.291 125.855 125.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 690 0.000512 1024 235 512 19200 3.39232 1.64666 19.6468 51.9619 76.7756 76.8799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1920 3.2e-05 512 330 384 552960 26.4206 13.3327 66.4444 417.32 523.708 523.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1340 0.000512 2048 360 1280 31680 3.47568 35.1643 104.688 143.371 143.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 610 0.000256 1024 150 2112 46080 7.80323 3.39558 58.8952 103.457 173.706 173.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 440 3.2e-05 2048 140 896 184320 191.845 55.8981 954.18 1668.72 2870.83 2871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1240 0.000256 1024 60 576 75120 3.42016 19.2065 151.415 174.085 174.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 730 0.000128 1024 175 576 96000 15.3253 6.80755 44.9769 206.41 273.676 273.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1810 6.4e-05 2048 150 1024 299376 23.182 28.3547 739.493 838.771 1629.89 1629.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 940 0.000128 1024 110 768 137088 11.0916 6.84339 142.007 209.472 369.543 369.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1430 0.000128 512 290 320 135296 6.30541 3.41779 30.5727 104.833 145.276 145.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 690 0.000512 1024 235 512 20160 3.40134 1.66986 14.7239 52.5453 72.4668 72.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1920 3.2e-05 512 330 384 560896 26.1367 13.3693 148.635 418.695 607.02 607.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1340 0.000512 2048 360 1280 31920 3.48378 83.0962 104.954 191.579 191.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 610 0.000256 1024 150 2112 48384 7.77782 3.41578 143.31 104.876 259.538 259.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 64 440 3.2e-05 2048 140 896 186368 192.558 56.0831 865.714 1674.9 2789.45 2789.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1240 0.000256 1024 60 576 75432 3.41834 44.5727 149.788 197.821 197.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 730 0.000128 1024 175 576 98560 15.4971 6.84128 78.1894 209.487 310.185 310.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1810 6.4e-05 2048 150 1024 299264 23.1146 28.3628 472.691 838.521 1362.78 1362.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 940 0.000128 1024 110 768 137088 11.0463 6.83418 90.6551 209.521 318.192 318.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1430 0.000128 512 290 320 134400 6.33075 3.41549 19.8966 104.852 134.65 134.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 690 0.000512 1024 235 512 19712 3.37443 1.64659 9.28038 52.0189 66.4489 66.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1920 3.2e-05 512 330 384 559104 26.2097 13.3591 95.6788 418.676 554.108 554.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1340 0.000512 2048 360 1280 31808 3.47584 52.5667 104.789 160.876 160.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 610 0.000256 1024 150 2112 46592 7.77194 3.37565 87.9819 103.729 203.014 203.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 64 440 3.2e-05 2048 140 896 186368 192.186 56.0258 848.37 1674.14 2770.93 2771.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1240 0.000256 1024 60 576 75376 3.4215 28.4486 132.88 164.793 164.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 730 0.000128 1024 175 576 98560 15.4663 6.83994 50.6152 209.537 282.634 282.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1810 6.4e-05 2048 150 1024 299040 23.1813 28.4138 399.91 838.469 1290.05 1290.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 940 0.000128 1024 110 768 137088 11.092 6.8945 76.641 209.629 304.39 304.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1430 0.000128 512 290 320 134400 6.34627 3.41446 16.5751 104.903 131.391 131.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 690 0.000512 1024 235 512 18816 3.33475 1.58515 8.07587 50.8926 64.0113 64.1185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1920 3.2e-05 512 330 384 559104 26.2549 13.3734 80.9176 418.771 539.509 539.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1340 0.000512 2048 360 1280 31752 3.48186 44.4928 104.808 152.826 152.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 610 0.000256 1024 150 2112 48384 7.7992 3.42243 77.5772 105.02 193.976 194.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 440 3.2e-05 2048 140 896 182784 193.279 56.035 833.617 1674.67 2757.79 2757.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1240 0.000256 1024 60 576 75264 3.42221 24.2221 150.788 178.476 178.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 730 0.000128 1024 175 576 96768 15.6748 6.84243 42.636 209.637 274.96 275.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1810 6.4e-05 2048 150 1024 299264 23.0839 28.3105 352.584 838.117 1242.17 1242.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 940 0.000128 1024 110 768 136192 11.1032 6.83782 67.8943 209.497 295.464 295.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1430 0.000128 512 290 320 132608 6.25757 3.39354 14.8216 103.642 128.268 128.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 690 0.000512 1024 235 512 17920 3.3625 1.59494 7.06163 50.928 63.0755 63.1858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1920 3.2e-05 512 330 384 559104 26.1718 13.3459 71.1219 418.405 529.225 529.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1340 0.000512 2048 360 1280 31584 3.46038 39.0057 104.399 146.908 146.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 610 0.000256 1024 150 2112 43008 7.79248 3.29933 60.7053 101.387 173.339 173.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 440 3.2e-05 2048 140 896 186368 192.027 55.9657 854.354 1673.13 2775.67 2775.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1240 0.000256 1024 60 576 75264 3.4223 21.1437 149.845 174.454 174.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 730 0.000128 1024 175 576 96768 15.3335 6.83418 38.0514 207.107 267.48 267.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1810 6.4e-05 2048 150 1024 298480 23.1674 28.3874 317.018 838.114 1206.77 1206.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 940 0.000128 1024 110 768 134400 11.0953 6.82394 58.7875 207.964 284.804 284.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1430 0.000128 512 290 320 129920 6.27053 3.38944 13.0477 102.575 125.435 125.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 690 0.000512 1024 235 512 17920 3.44291 1.62262 6.31325 51.6408 63.1474 63.2569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1920 3.2e-05 512 330 384 555520 25.9545 13.2407 62.716 415.211 517.305 517.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1340 0.000512 2048 360 1280 31640 3.47891 34.9728 104.801 143.294 143.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 610 0.000256 1024 150 2112 44800 7.83114 3.35101 56.257 102.761 170.354 170.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 440 3.2e-05 2048 140 896 179200 192.025 55.4828 855.018 1660.3 2763.01 2763.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1240 0.000256 1024 60 576 75040 3.42096 18.7814 147.524 169.77 169.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 730 0.000128 1024 175 576 94080 15.3607 6.91898 39.8778 204.966 267.281 267.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1810 6.4e-05 2048 150 1024 299264 23.1015 28.3095 733.303 838.467 1623.26 1623.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 940 0.000128 1024 110 768 137728 11.0412 6.83264 142.313 209.781 370.099 370.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1430 0.000128 512 290 320 135168 6.26371 3.40928 30.6264 104.642 145.098 145.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 690 0.000512 1024 235 512 19968 3.39181 1.66707 14.4237 52.4576 72.0689 72.1777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1920 3.2e-05 512 330 384 561152 26.1144 13.357 149.344 419.288 608.289 608.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1340 0.000512 2048 360 1280 31872 3.47795 81.4797 104.821 189.822 189.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 610 0.000256 1024 150 2112 48128 7.76438 3.40682 138.468 104.69 254.483 254.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 64 440 3.2e-05 2048 140 896 186368 192.373 56.0036 796.601 1676.6 2721.76 2721.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1240 0.000256 1024 60 576 75456 3.42461 44.6312 150.014 198.109 198.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 730 0.000128 1024 175 576 98304 15.4275 6.82518 78.3061 209.107 309.842 309.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1810 6.4e-05 2048 150 1024 299264 23.1096 28.3564 497.151 838.713 1387.41 1387.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 940 0.000128 1024 110 768 137216 11.0073 6.83008 95.7178 209.199 322.891 322.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1430 0.000128 512 290 320 135168 6.27811 3.40426 20.4639 104.691 134.992 135.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 690 0.000512 1024 235 512 19456 3.42016 1.66797 9.84842 52.5525 67.6175 67.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1920 3.2e-05 512 330 384 557056 26.2286 13.3251 98.7214 418.007 556.464 556.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1340 0.000512 2048 360 1280 31744 3.4655 54.8282 104.661 162.997 163.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 610 0.000256 1024 150 2112 47104 7.85117 3.40749 89.3108 104.781 205.508 205.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 64 440 3.2e-05 2048 140 896 184320 191.963 55.9528 759.619 1671.46 2679.18 2679.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1240 0.000256 1024 60 576 75392 3.4264 29.7083 150.561 183.74 183.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 730 0.000128 1024 175 576 98304 15.4269 6.83008 52.8854 209.214 284.53 284.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1810 6.4e-05 2048 150 1024 299136 23.0884 28.3259 411.04 837.747 1300.29 1300.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 940 0.000128 1024 110 768 136704 11.0136 6.82598 79.5959 208.399 305.973 306.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1430 0.000128 512 290 320 132096 6.2511 3.39494 17.0622 103.265 130.128 130.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 690 0.000512 1024 235 512 18432 3.42902 1.64454 8.38211 51.8998 65.4811 65.5911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1920 3.2e-05 512 330 384 552960 26.1867 13.2928 81.6596 416.272 537.604 537.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1340 0.000512 2048 360 1280 31680 3.47312 45.5361 104.56 153.612 153.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 610 0.000256 1024 150 2112 46080 7.77942 3.36896 72.8023 103.395 187.504 187.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 64 440 3.2e-05 2048 140 896 178176 193.048 55.6134 765.129 1664.82 2678.81 2678.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1240 0.000256 1024 60 576 75264 3.42125 24.7986 146.845 175.106 175.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 730 0.000128 1024 175 576 95232 15.4026 6.79744 42.8946 206.35 271.618 271.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1810 6.4e-05 2048 150 1024 298496 23.1122 28.2948 379.162 837.798 1268.45 1268.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 940 0.000128 1024 110 768 137216 11.0333 6.87914 73.0127 209.406 300.465 300.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1430 0.000128 512 290 320 135168 6.29258 3.41222 15.6443 104.79 130.298 130.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 690 0.000512 1024 235 512 16384 3.36189 1.56262 6.89878 49.9826 61.9359 62.0458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1920 3.2e-05 512 330 384 557056 26.2379 13.3246 75.2274 418.148 533.124 533.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1340 0.000512 2048 360 1280 31488 3.46525 42.1763 104.331 150.018 150.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 610 0.000256 1024 150 2112 45056 8.01949 3.41091 64.725 104.965 181.275 181.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 64 440 3.2e-05 2048 140 896 180224 193.36 55.9119 769.692 1672.55 2691.72 2691.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1240 0.000256 1024 60 576 75264 3.42781 22.7957 149.686 175.955 176.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 730 0.000128 1024 175 576 98304 15.4678 6.83622 41.3657 209.468 273.31 273.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1810 6.4e-05 2048 150 1024 298240 23.1485 28.418 348.176 836.886 1236.71 1236.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 940 0.000128 1024 110 768 133120 10.9908 6.80074 66.1024 206.54 290.571 290.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1430 0.000128 512 290 320 133120 6.19888 3.39341 14.9819 103.361 128.091 128.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 690 0.000512 1024 235 512 17920 3.46499 1.65174 7.20851 52.0775 64.5281 64.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1920 3.2e-05 512 330 384 552960 26.6289 13.3646 69.742 419.141 529.058 529.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1340 0.000512 2048 360 1280 31360 3.45664 38.1256 104.194 145.821 145.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 610 0.000256 1024 150 2112 46080 7.80374 3.37533 61.0108 103.575 175.92 176.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 440 3.2e-05 2048 140 896 184320 192.969 56.0906 784.817 1676.36 2710.44 2710.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1240 0.000256 1024 60 576 75200 3.42074 21.4139 147.862 172.743 172.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 730 0.000128 1024 175 576 92160 15.6625 6.79936 36.2398 206.625 265.505 265.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1810 6.4e-05 2048 150 1024 298752 23.086 28.3116 332.768 838.048 1222.3 1222.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 940 0.000128 1024 110 768 135168 10.9231 6.87965 63.7609 206.802 288.503 288.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1430 0.000128 512 290 320 129024 6.37472 3.39539 13.6795 103.492 127.097 127.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 690 0.000512 1024 235 512 15360 3.43718 1.56902 6.0007 50.1463 61.2807 61.3929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1920 3.2e-05 512 330 384 540672 26.4197 13.1318 64.7961 412.763 517.291 517.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1340 0.000512 2048 360 1280 31488 3.47232 37.1941 104.663 145.373 145.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 610 0.000256 1024 150 2112 43008 7.60966 3.24944 53.3573 99.6266 163.995 164.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 440 3.2e-05 2048 140 896 172032 192.178 55.0357 769.841 1650.69 2667.94 2668.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1240 0.000256 1024 60 576 74880 3.41744 19.9905 148.607 172.06 172.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 730 0.000128 1024 175 576 92160 15.6683 6.82598 40.329 206.806 269.786 269.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1810 6.4e-05 2048 150 1024 299488 23.2244 28.3424 1131.15 838.156 2020.96 2021.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 940 0.000128 1024 110 768 132224 11.3418 6.83622 205.122 209.568 433.003 433.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1430 0.000128 512 290 384 127744 6.61997 3.41443 45.9544 104.877 161.027 161.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 690 0.000512 1024 235 512 19456 3.43117 1.66912 19.5557 52.5363 77.3226 77.4349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1920 3.2e-05 512 330 384 559104 26.4645 13.3924 214.805 418.954 673.808 673.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1340 0.000512 2048 360 1280 31968 3.49043 118.332 104.877 226.744 226.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 610 0.000256 1024 150 2176 46848 7.8993 3.41402 120.889 104.896 237.26 237.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 440 3.2e-05 2048 140 896 139264 204.045 56.0759 791.992 1675.82 2728.13 2728.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1240 0.000256 1024 60 640 75232 3.4304 68.8342 151.449 223.758 223.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 730 0.000128 1024 175 640 84480 16.6896 6.84013 109.872 209.574 343.137 343.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1810 6.4e-05 2048 150 1024 299456 23.0788 28.3843 713.611 838.158 1603.31 1603.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 940 0.000128 1024 110 768 132096 11.2918 6.83578 139.323 209.592 367.173 367.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1430 0.000128 512 290 384 127488 6.57328 3.41024 30.9853 104.888 146.014 146.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 690 0.000512 1024 235 512 19200 3.42445 1.6633 18.4483 52.3829 76.045 76.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1920 3.2e-05 512 330 384 559104 26.2044 13.357 139.743 418.979 598.471 598.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1340 0.000512 2048 360 1280 31936 3.48979 79.2207 104.837 187.589 187.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 610 0.000256 1024 150 2176 46592 7.8585 3.4263 136.986 104.577 253.003 253.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 440 3.2e-05 2048 140 896 139264 202.901 56.0108 688.144 1675.76 2623 2623.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1240 0.000256 1024 60 640 75200 3.42426 47.3661 152.312 203.147 203.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 730 0.000128 1024 175 640 84480 16.5548 6.83251 78.986 209.618 312.149 312.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1810 6.4e-05 2048 150 1024 299264 23.1219 28.3109 463.108 838.54 1353.16 1353.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 940 0.000128 1024 110 768 132096 11.3118 6.83434 90.373 209.813 318.467 318.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1430 0.000128 512 290 384 126976 6.57907 3.40582 21.0996 104.648 135.887 136.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 690 0.000512 1024 235 512 18944 3.4439 1.66883 17.0597 52.4719 74.7728 74.8862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1920 3.2e-05 512 330 384 559104 26.263 13.3557 96.72 419.336 555.859 556.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1340 0.000512 2048 360 1280 31872 3.47782 51.5298 104.833 159.885 159.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 610 0.000256 1024 150 2176 46080 7.91862 3.4263 88.1093 104.699 204.307 204.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 440 3.2e-05 2048 140 896 139264 203.561 55.9782 688.164 1677.09 2624.99 2625.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1240 0.000256 1024 60 640 75136 3.42195 30.8859 149.448 183.801 183.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 730 0.000128 1024 175 640 83968 16.5599 6.83213 56.4165 209.124 289.084 289.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1810 6.4e-05 2048 150 1024 299328 23.0748 28.3204 380.418 838.821 1270.72 1270.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 940 0.000128 1024 110 768 131328 11.3195 6.83203 73.5732 209.505 301.363 301.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1430 0.000128 512 290 384 125952 6.57133 3.40397 17.7018 104.327 132.162 132.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 690 0.000512 1024 235 512 18432 3.41693 1.63568 16.0834 51.8207 73.0866 73.1916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1920 3.2e-05 512 330 384 556032 26.3143 13.3407 79.1458 418.675 537.662 537.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1340 0.000512 2048 360 1280 31872 3.48979 41.7403 104.919 150.193 150.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 610 0.000256 1024 150 2176 44544 7.88224 3.3833 69.2504 103.364 184.039 184.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 440 3.2e-05 2048 140 896 138240 203.024 56.0968 684.077 1674.81 2618.2 2618.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1240 0.000256 1024 60 640 75072 3.42288 25.2253 151.987 180.678 180.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 730 0.000128 1024 175 640 82944 16.5642 6.95101 47.8396 208.481 279.996 280.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1810 6.4e-05 2048 150 1024 299264 23.1791 28.3196 1144.65 838.731 2034.96 2035.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 940 0.000128 1024 110 768 131072 11.3094 6.82544 65.51 209.209 292.978 293.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1430 0.000128 512 290 384 126976 6.61542 3.40925 40.1559 104.698 155.036 155.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 690 0.000512 1024 235 512 18432 3.48013 1.66864 16.634 52.5558 74.4674 74.5754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1920 3.2e-05 512 330 384 557056 26.2237 13.3283 71.664 418.009 529.417 529.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1340 0.000512 2048 360 1280 31744 3.47309 37.4395 104.671 145.627 145.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 610 0.000256 1024 150 2176 45056 8.008 3.43859 63.2386 104.781 179.624 179.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 440 3.2e-05 2048 140 896 135168 203.582 55.8708 670.839 1671.99 2602.47 2602.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1240 0.000256 1024 60 640 75008 3.4224 22.4603 151.788 177.715 177.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 730 0.000128 1024 175 640 83968 16.5661 6.83501 44.8227 209.214 277.591 277.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1810 6.4e-05 2048 150 1024 299200 23.1772 28.321 1146.6 838.914 2037.1 2037.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 940 0.000128 1024 110 768 130560 11.2594 6.84237 59.5228 208.243 285.994 286.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1430 0.000128 512 290 384 122880 6.60326 3.40195 38.8762 103.356 152.398 152.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 690 0.000512 1024 235 512 17920 3.44762 1.64384 15.5661 51.9195 72.7065 72.8166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1920 3.2e-05 512 330 384 558080 26.262 13.3612 66.9211 419.443 526.171 526.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1340 0.000512 2048 360 1280 31680 3.47715 34.8204 104.602 142.945 143.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 610 0.000256 1024 150 2176 43520 7.97594 3.3712 55.179 103.464 170.148 170.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 440 3.2e-05 2048 140 896 138240 203.523 56.0456 684.094 1677.68 2621.55 2621.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1240 0.000256 1024 60 640 75040 3.42608 20.516 150.231 174.217 174.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 730 0.000128 1024 175 640 81920 16.4354 6.80384 108.568 206.535 338.504 338.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1810 6.4e-05 2048 150 1024 299136 23.2076 28.3177 1143.42 838.679 2033.73 2033.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 940 0.000128 1024 110 768 130560 11.2949 6.82589 55.4625 208.634 282.345 282.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1430 0.000128 512 290 384 122880 6.62346 3.40134 38.4004 103.38 151.962 152.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 690 0.000512 1024 235 512 18432 3.42861 1.64224 18.275 51.9632 75.4335 75.5426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1920 3.2e-05 512 330 384 552960 26.2467 13.2854 80.111 416.723 536.55 536.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1340 0.000512 2048 360 1280 31680 3.46771 32.1949 104.688 140.393 140.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 610 0.000256 1024 150 2176 43008 8.01798 3.37226 51.2255 103.508 166.281 166.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 440 3.2e-05 2048 140 896 135168 202.64 55.7204 669.343 1666.35 2594.26 2594.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1240 0.000256 1024 60 640 74880 3.42054 18.7846 145.036 167.284 167.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 730 0.000128 1024 175 640 79872 16.6426 6.79552 105.219 206.581 335.397 335.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1810 6.4e-05 2048 150 1024 299264 23.1619 28.367 1146.12 838.816 2036.55 2036.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 940 0.000128 1024 110 768 130816 11.3623 6.83222 52.8408 209.674 280.84 280.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1430 0.000128 512 290 384 125440 6.55955 3.39558 39.7321 103.728 153.569 153.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 690 0.000512 1024 235 512 17920 3.36752 1.59741 18.0443 50.9676 74.1033 74.2109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1920 3.2e-05 512 330 384 551936 26.6183 13.343 78.4552 418.755 537.359 537.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1340 0.000512 2048 360 1280 31584 3.46726 29.7346 104.498 137.744 137.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 610 0.000256 1024 150 2176 43008 7.80266 3.30512 47.7435 101.476 160.482 160.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 440 3.2e-05 2048 140 896 136192 203.739 55.9473 676.48 1674.48 2610.83 2610.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1240 0.000256 1024 60 640 74816 3.42285 17.7985 147.701 168.964 169.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 730 0.000128 1024 175 640 82432 16.4916 6.81706 109.316 207.284 340.068 340.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1810 6.4e-05 2048 150 1024 298496 23.2079 28.3537 1141.73 837.13 2030.5 2030.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 940 0.000128 1024 110 768 131072 11.3262 6.82582 50.3586 209.231 277.873 277.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1430 0.000128 512 290 384 126976 6.6176 3.4121 39.4859 104.716 154.391 154.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 690 0.000512 1024 235 512 16384 3.3608 1.56442 16.672 49.9457 71.6751 71.7824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1920 3.2e-05 512 330 384 557056 26.2748 13.3291 75.1447 417.807 532.742 532.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1340 0.000512 2048 360 1280 31488 3.46054 29.1364 104.257 136.898 136.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 610 0.000256 1024 150 2176 45056 8.02109 3.40992 48.7819 104.882 165.255 165.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 440 3.2e-05 2048 140 896 131072 204.436 55.8711 653.66 1670.66 2584.82 2584.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1240 0.000256 1024 60 640 74752 3.42003 17.1233 152.601 173.189 173.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 730 0.000128 1024 175 640 81920 16.8118 6.82906 107.652 209.302 340.755 340.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1810 6.4e-05 2048 150 1080 298816 23.1812 28.314 1166.22 838.102 2055.91 2056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 940 0.000128 1024 110 780 137984 11.032 6.82922 207.271 209.496 434.761 434.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1430 0.000128 512 290 300 129024 6.40157 3.39802 40.8551 103.651 154.469 154.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 690 0.000512 1024 235 540 17920 3.35786 1.60154 18.2349 50.9262 74.2525 74.3608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1920 3.2e-05 512 330 420 551936 26.8072 13.3632 238.586 418.415 697.366 697.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1340 0.000512 2048 360 1260 31808 3.47546 121.911 104.705 230.136 230.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 610 0.000256 1024 150 2100 46592 7.51293 3.29616 46.3292 101.391 158.69 158.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 440 3.2e-05 2048 140 900 200704 189.025 55.9411 953.222 1673.21 2871.6 2871.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1240 0.000256 1024 60 600 75040 3.42016 68.3862 148.883 220.734 220.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 730 0.000128 1024 175 540 96768 15.3728 6.8137 109.453 207.163 338.965 339.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1810 6.4e-05 2048 150 1024 299264 23.2128 28.3236 1079.47 838.906 1970 1970.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 940 0.000128 1024 110 768 136192 11.1527 6.83814 200.484 209.702 428.309 428.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1430 0.000128 512 290 320 132608 6.27171 3.39546 41.1278 103.741 154.697 154.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 690 0.000512 1024 235 512 17920 3.35856 1.59306 17.2569 50.9728 73.3112 73.4209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1920 3.2e-05 512 330 384 559104 26.2216 13.3639 89.9337 418.805 548.51 548.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1340 0.000512 2048 360 1280 31584 3.46685 119.764 104.502 227.777 227.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 610 0.000256 1024 150 2112 43008 7.79411 3.29731 42.3154 101.557 155.121 155.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 440 3.2e-05 2048 140 896 186368 193.646 55.9429 823.081 1675.38 2748.24 2748.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1240 0.000256 1024 60 576 75264 3.42016 14.6795 152.261 170.404 170.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 730 0.000128 1024 175 576 96768 15.3886 6.81123 108.853 207.304 338.516 338.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1810 6.4e-05 2048 150 1050 299040 23.2953 28.3546 1150.44 838.065 2040.24 2040.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 940 0.000128 1024 110 800 136640 11.0294 6.82845 216.192 207.946 442.126 442.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1430 0.000128 512 290 300 125440 6.45075 3.39149 41.2186 102.568 153.786 153.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 690 0.000512 1024 235 500 17920 3.43523 1.62202 18.0182 51.6427 74.845 74.9515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1920 3.2e-05 512 330 400 555520 26.1446 13.2649 233.089 415.188 687.875 688.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1340 0.000512 2048 360 1250 31640 3.46438 116.913 104.344 224.763 224.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 610 0.000256 1024 150 2100 44800 7.82995 3.35162 44.8602 102.756 158.951 159.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 440 3.2e-05 2048 140 900 179200 193.12 55.593 805.416 1660.73 2715.04 2715.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1240 0.000256 1024 60 600 75040 3.42192 15.7306 151.042 170.237 170.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 730 0.000128 1024 175 550 98560 15.0826 6.79936 110.293 204.952 337.286 337.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1810 6.4e-05 2048 150 1056 299040 23.279 28.4048 1159.64 837.378 2048.78 2048.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 940 0.000128 1024 110 768 134400 11.1372 6.82394 210.776 207.778 436.643 436.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1430 0.000128 512 290 288 125440 6.45059 3.38819 39.8588 102.478 152.332 152.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 690 0.000512 1024 235 528 17920 3.43184 1.62419 18.6855 51.5985 75.467 75.5735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1920 3.2e-05 512 330 384 555520 26.1241 13.2638 225.275 414.845 679.691 679.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1340 0.000512 2048 360 1248 31640 3.46086 120.722 104.225 228.452 228.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 610 0.000256 1024 150 2112 44800 7.82458 3.35258 45.1841 102.667 159.183 159.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 440 3.2e-05 2048 140 864 197120 188.223 55.6401 886.123 1659.25 2789.43 2789.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1240 0.000256 1024 60 576 75040 3.41805 65.102 152.938 221.5 221.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 730 0.000128 1024 175 528 98560 15.0516 6.81363 109.189 204.782 335.994 336.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1810 6.4e-05 2048 150 1024 299776 23.4168 28.3092 1087.7 838.815 1978.32 1978.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 940 0.000128 1024 110 768 137216 11.0715 6.82803 205.56 209.224 432.812 432.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1430 0.000128 512 290 288 135168 6.28099 3.40813 39.6292 104.706 154.186 154.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 690 0.000512 1024 235 512 19456 3.42915 1.67027 19.0478 52.5637 76.8319 76.9428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1920 3.2e-05 512 330 384 569344 25.7148 13.3545 217.604 418.047 674.911 675.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1340 0.000512 2048 360 1248 32000 3.48336 119.769 104.884 228.18 228.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 610 0.000256 1024 150 2112 49152 7.68982 3.40992 55.7532 104.794 171.796 171.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 440 3.2e-05 2048 140 864 204800 187.862 55.9711 879.175 1671.95 2795.15 2795.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1240 0.000256 1024 60 576 75392 3.42426 64.5673 147.796 215.83 215.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 730 0.000128 1024 175 544 104448 15.0446 6.82986 113.954 209.232 345.22 345.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1810 6.4e-05 2048 150 1024 298560 23.0875 28.3382 1569.13 838.109 2458.75 2458.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 940 0.000128 1024 110 768 134400 10.9486 6.80381 130.717 206.746 355.356 355.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1430 0.000128 512 290 288 130560 6.30995 3.39213 54.2518 103.469 167.58 167.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 690 0.000512 1024 235 512 19200 3.41376 1.66298 27.0527 52.2914 84.5487 84.6623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1920 3.2e-05 512 330 384 552960 25.6692 13.1536 138.388 412.405 589.802 589.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1340 0.000512 2048 360 1248 31680 3.49754 171.096 104.873 279.512 279.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 610 0.000256 1024 150 2112 46080 7.82419 3.38115 79.7744 103.788 194.923 195.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 440 3.2e-05 2048 140 864 199680 184.045 55.2767 1150.92 1649.03 3039.49 3039.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1240 0.000256 1024 60 576 74880 3.42266 25.9028 145.582 174.951 175.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 730 0.000128 1024 175 544 99840 15.0398 6.8055 147.64 206.761 376.411 376.547
