/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = in_data[184:182] === celloutsig_1_0z[2:0];
  assign celloutsig_0_9z = { celloutsig_0_5z[3:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z } && in_data[87:72];
  assign celloutsig_0_17z = celloutsig_0_3z[4:1] && { celloutsig_0_2z[8:6], celloutsig_0_12z };
  assign celloutsig_0_18z = { celloutsig_0_16z[2], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_0z } && 1'h1;
  assign celloutsig_0_19z = { celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_1z } && celloutsig_0_11z[11:9];
  assign celloutsig_1_1z = in_data[117:102] && in_data[119:104];
  assign celloutsig_0_4z = celloutsig_0_3z[4:0] || celloutsig_0_3z[4:0];
  assign celloutsig_0_8z = celloutsig_0_7z[6:4] || celloutsig_0_0z;
  assign celloutsig_0_10z = celloutsig_0_5z[8:4] || celloutsig_0_3z[5:1];
  assign celloutsig_0_13z = { celloutsig_0_7z[7:5], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_10z } || { in_data[87:76], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_2z = { in_data[159:144], celloutsig_1_0z } || { in_data[189:175], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[190:189], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } || { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } || { in_data[158:154], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_3z = { in_data[94:89], celloutsig_0_1z } % { 1'h1, in_data[69:64] };
  assign celloutsig_1_0z = in_data[142:139] % { 1'h1, in_data[174:172] };
  assign celloutsig_1_7z = { in_data[108:107], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z } % { 1'h1, in_data[169:161], celloutsig_1_4z };
  assign celloutsig_1_13z = in_data[133:129] !== { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_14z = { celloutsig_0_3z[5:0], celloutsig_0_1z } !== in_data[42:36];
  assign celloutsig_0_22z = | { celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_4z = | { celloutsig_1_1z, celloutsig_1_0z, in_data[162:158] };
  assign celloutsig_0_0z = in_data[23:21] ~^ in_data[7:5];
  assign celloutsig_1_18z = { in_data[165:164], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_13z } ~^ { in_data[191:187], celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_7z[6:2] ~^ in_data[175:171];
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_13z } ~^ in_data[8:4];
  assign celloutsig_0_21z = { in_data[42:34], celloutsig_0_14z } ~^ { celloutsig_0_7z[7:0], celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_2z = in_data[61:52] ~^ in_data[65:56];
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 10'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_7z = { celloutsig_0_3z[4:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_11z = 12'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_11z = in_data[36:25];
  assign celloutsig_0_6z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_4z & in_data[45]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[0] & in_data[13]) | (celloutsig_0_0z[0] & celloutsig_0_0z[1]));
  assign celloutsig_0_12z = ~((celloutsig_0_8z & celloutsig_0_3z[1]) | (celloutsig_0_8z & celloutsig_0_9z));
  assign celloutsig_0_5z[9:1] = celloutsig_0_2z[8:0] ~^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z[0] = 1'h1;
  assign { out_data[133:128], out_data[100:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
