// Seed: 2217813255
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    output wor   id_2,
    output tri   id_3,
    input  tri   id_4,
    input  wand  id_5,
    input  wire  id_6,
    output tri1  id_7
);
  wire id_9;
  assign id_7 = ~id_4;
  wire id_10;
  always @(posedge 1'b0) #1;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input supply1 id_2,
    input wand id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri1 id_6
    , id_13,
    output wor id_7,
    input wire id_8,
    output supply0 id_9,
    input tri1 id_10,
    output logic id_11
);
  wire id_14;
  wire id_15;
  module_0(
      id_8, id_9, id_4, id_4, id_2, id_2, id_0, id_4
  );
  wire id_16;
  initial begin
    if (1)
      if (id_6) id_13 <= 1'b0;
      else id_11 <= #1 1;
    if (~{1, 1}) $display(id_2 - "", 1);
  end
endmodule
