ARM GAS  /tmp/cco5Y8rg.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM2_Init:
  28              	.LFB134:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** #include "encodermotor.h"  // Adjusted path to locate the header file
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim10;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim11;
ARM GAS  /tmp/cco5Y8rg.s 			page 2


  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM2 init function */
  33:Core/Src/tim.c **** void MX_TIM2_Init(void)
  34:Core/Src/tim.c **** {
  29              		.loc 1 34 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  40              		.loc 1 40 3 view .LVU1
  41              		.loc 1 40 27 is_stmt 0 view .LVU2
  42 0004 2422     		movs	r2, #36
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 41 3 is_stmt 1 view .LVU3
  48              		.loc 1 41 27 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0193     		str	r3, [sp, #4]
  51 0012 0293     		str	r3, [sp, #8]
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  46:Core/Src/tim.c ****   htim2.Instance = TIM2;
  52              		.loc 1 46 3 is_stmt 1 view .LVU5
  53              		.loc 1 46 18 is_stmt 0 view .LVU6
  54 0014 1248     		ldr	r0, .L7
  55 0016 4FF08042 		mov	r2, #1073741824
  56 001a 0260     		str	r2, [r0]
  47:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  57              		.loc 1 47 3 is_stmt 1 view .LVU7
  58              		.loc 1 47 24 is_stmt 0 view .LVU8
  59 001c 4360     		str	r3, [r0, #4]
  48:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 48 3 is_stmt 1 view .LVU9
  61              		.loc 1 48 26 is_stmt 0 view .LVU10
  62 001e 8360     		str	r3, [r0, #8]
  49:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
  63              		.loc 1 49 3 is_stmt 1 view .LVU11
  64              		.loc 1 49 21 is_stmt 0 view .LVU12
  65 0020 4FF0FF32 		mov	r2, #-1
  66 0024 C260     		str	r2, [r0, #12]
ARM GAS  /tmp/cco5Y8rg.s 			page 3


  50:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 50 3 is_stmt 1 view .LVU13
  68              		.loc 1 50 28 is_stmt 0 view .LVU14
  69 0026 0361     		str	r3, [r0, #16]
  51:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  70              		.loc 1 51 3 is_stmt 1 view .LVU15
  71              		.loc 1 51 32 is_stmt 0 view .LVU16
  72 0028 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  73              		.loc 1 52 3 is_stmt 1 view .LVU17
  74              		.loc 1 52 23 is_stmt 0 view .LVU18
  75 002a 0323     		movs	r3, #3
  76 002c 0393     		str	r3, [sp, #12]
  53:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  77              		.loc 1 53 3 is_stmt 1 view .LVU19
  54:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  78              		.loc 1 54 3 view .LVU20
  79              		.loc 1 54 24 is_stmt 0 view .LVU21
  80 002e 0123     		movs	r3, #1
  81 0030 0593     		str	r3, [sp, #20]
  55:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  82              		.loc 1 55 3 is_stmt 1 view .LVU22
  56:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  83              		.loc 1 56 3 view .LVU23
  57:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  84              		.loc 1 57 3 view .LVU24
  58:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  85              		.loc 1 58 3 view .LVU25
  86              		.loc 1 58 24 is_stmt 0 view .LVU26
  87 0032 0993     		str	r3, [sp, #36]
  59:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  88              		.loc 1 59 3 is_stmt 1 view .LVU27
  60:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  89              		.loc 1 60 3 view .LVU28
  61:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
  90              		.loc 1 61 3 view .LVU29
  91              		.loc 1 61 7 is_stmt 0 view .LVU30
  92 0034 03A9     		add	r1, sp, #12
  93 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  94              	.LVL1:
  95              		.loc 1 61 6 discriminator 1 view .LVU31
  96 003a 50B9     		cbnz	r0, .L5
  97              	.L2:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  98              		.loc 1 65 3 is_stmt 1 view .LVU32
  99              		.loc 1 65 37 is_stmt 0 view .LVU33
 100 003c 0023     		movs	r3, #0
 101 003e 0193     		str	r3, [sp, #4]
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 102              		.loc 1 66 3 is_stmt 1 view .LVU34
 103              		.loc 1 66 33 is_stmt 0 view .LVU35
 104 0040 0293     		str	r3, [sp, #8]
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 105              		.loc 1 67 3 is_stmt 1 view .LVU36
ARM GAS  /tmp/cco5Y8rg.s 			page 4


 106              		.loc 1 67 7 is_stmt 0 view .LVU37
 107 0042 01A9     		add	r1, sp, #4
 108 0044 0648     		ldr	r0, .L7
 109 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 110              	.LVL2:
 111              		.loc 1 67 6 discriminator 1 view .LVU38
 112 004a 28B9     		cbnz	r0, .L6
 113              	.L1:
  68:Core/Src/tim.c ****   {
  69:Core/Src/tim.c ****     Error_Handler();
  70:Core/Src/tim.c ****   }
  71:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c **** }
 114              		.loc 1 75 1 view .LVU39
 115 004c 0DB0     		add	sp, sp, #52
 116              	.LCFI2:
 117              		.cfi_remember_state
 118              		.cfi_def_cfa_offset 4
 119              		@ sp needed
 120 004e 5DF804FB 		ldr	pc, [sp], #4
 121              	.L5:
 122              	.LCFI3:
 123              		.cfi_restore_state
  63:Core/Src/tim.c ****   }
 124              		.loc 1 63 5 is_stmt 1 view .LVU40
 125 0052 FFF7FEFF 		bl	Error_Handler
 126              	.LVL3:
 127 0056 F1E7     		b	.L2
 128              	.L6:
  69:Core/Src/tim.c ****   }
 129              		.loc 1 69 5 view .LVU41
 130 0058 FFF7FEFF 		bl	Error_Handler
 131              	.LVL4:
 132              		.loc 1 75 1 is_stmt 0 view .LVU42
 133 005c F6E7     		b	.L1
 134              	.L8:
 135 005e 00BF     		.align	2
 136              	.L7:
 137 0060 00000000 		.word	htim2
 138              		.cfi_endproc
 139              	.LFE134:
 141              		.section	.text.MX_TIM6_Init,"ax",%progbits
 142              		.align	1
 143              		.global	MX_TIM6_Init
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 148              	MX_TIM6_Init:
 149              	.LFB135:
  76:Core/Src/tim.c **** /* TIM6 init function */
  77:Core/Src/tim.c **** void MX_TIM6_Init(void)
  78:Core/Src/tim.c **** {
 150              		.loc 1 78 1 is_stmt 1 view -0
 151              		.cfi_startproc
ARM GAS  /tmp/cco5Y8rg.s 			page 5


 152              		@ args = 0, pretend = 0, frame = 8
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154 0000 00B5     		push	{lr}
 155              	.LCFI4:
 156              		.cfi_def_cfa_offset 4
 157              		.cfi_offset 14, -4
 158 0002 83B0     		sub	sp, sp, #12
 159              	.LCFI5:
 160              		.cfi_def_cfa_offset 16
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 161              		.loc 1 84 3 view .LVU44
 162              		.loc 1 84 27 is_stmt 0 view .LVU45
 163 0004 0023     		movs	r3, #0
 164 0006 0093     		str	r3, [sp]
 165 0008 0193     		str	r3, [sp, #4]
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
  89:Core/Src/tim.c ****   htim6.Instance = TIM6;
 166              		.loc 1 89 3 is_stmt 1 view .LVU46
 167              		.loc 1 89 18 is_stmt 0 view .LVU47
 168 000a 0F48     		ldr	r0, .L15
 169 000c 0F4A     		ldr	r2, .L15+4
 170 000e 0260     		str	r2, [r0]
  90:Core/Src/tim.c ****   htim6.Init.Prescaler = 16799;
 171              		.loc 1 90 3 is_stmt 1 view .LVU48
 172              		.loc 1 90 24 is_stmt 0 view .LVU49
 173 0010 44F29F12 		movw	r2, #16799
 174 0014 4260     		str	r2, [r0, #4]
  91:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 175              		.loc 1 91 3 is_stmt 1 view .LVU50
 176              		.loc 1 91 26 is_stmt 0 view .LVU51
 177 0016 8360     		str	r3, [r0, #8]
  92:Core/Src/tim.c ****   htim6.Init.Period = 99;
 178              		.loc 1 92 3 is_stmt 1 view .LVU52
 179              		.loc 1 92 21 is_stmt 0 view .LVU53
 180 0018 6322     		movs	r2, #99
 181 001a C260     		str	r2, [r0, #12]
  93:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 182              		.loc 1 93 3 is_stmt 1 view .LVU54
 183              		.loc 1 93 32 is_stmt 0 view .LVU55
 184 001c 8361     		str	r3, [r0, #24]
  94:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 185              		.loc 1 94 3 is_stmt 1 view .LVU56
 186              		.loc 1 94 7 is_stmt 0 view .LVU57
 187 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
 188              	.LVL5:
 189              		.loc 1 94 6 discriminator 1 view .LVU58
 190 0022 50B9     		cbnz	r0, .L13
 191              	.L10:
  95:Core/Src/tim.c ****   {
ARM GAS  /tmp/cco5Y8rg.s 			page 6


  96:Core/Src/tim.c ****     Error_Handler();
  97:Core/Src/tim.c ****   }
  98:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 192              		.loc 1 98 3 is_stmt 1 view .LVU59
 193              		.loc 1 98 37 is_stmt 0 view .LVU60
 194 0024 0023     		movs	r3, #0
 195 0026 0093     		str	r3, [sp]
  99:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 196              		.loc 1 99 3 is_stmt 1 view .LVU61
 197              		.loc 1 99 33 is_stmt 0 view .LVU62
 198 0028 0193     		str	r3, [sp, #4]
 100:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 199              		.loc 1 100 3 is_stmt 1 view .LVU63
 200              		.loc 1 100 7 is_stmt 0 view .LVU64
 201 002a 6946     		mov	r1, sp
 202 002c 0648     		ldr	r0, .L15
 203 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 204              	.LVL6:
 205              		.loc 1 100 6 discriminator 1 view .LVU65
 206 0032 28B9     		cbnz	r0, .L14
 207              	.L9:
 101:Core/Src/tim.c ****   {
 102:Core/Src/tim.c ****     Error_Handler();
 103:Core/Src/tim.c ****   }
 104:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c **** }
 208              		.loc 1 108 1 view .LVU66
 209 0034 03B0     		add	sp, sp, #12
 210              	.LCFI6:
 211              		.cfi_remember_state
 212              		.cfi_def_cfa_offset 4
 213              		@ sp needed
 214 0036 5DF804FB 		ldr	pc, [sp], #4
 215              	.L13:
 216              	.LCFI7:
 217              		.cfi_restore_state
  96:Core/Src/tim.c ****   }
 218              		.loc 1 96 5 is_stmt 1 view .LVU67
 219 003a FFF7FEFF 		bl	Error_Handler
 220              	.LVL7:
 221 003e F1E7     		b	.L10
 222              	.L14:
 102:Core/Src/tim.c ****   }
 223              		.loc 1 102 5 view .LVU68
 224 0040 FFF7FEFF 		bl	Error_Handler
 225              	.LVL8:
 226              		.loc 1 108 1 is_stmt 0 view .LVU69
 227 0044 F6E7     		b	.L9
 228              	.L16:
 229 0046 00BF     		.align	2
 230              	.L15:
 231 0048 00000000 		.word	htim6
 232 004c 00100040 		.word	1073745920
 233              		.cfi_endproc
ARM GAS  /tmp/cco5Y8rg.s 			page 7


 234              	.LFE135:
 236              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 237              		.align	1
 238              		.global	HAL_TIM_Encoder_MspInit
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 243              	HAL_TIM_Encoder_MspInit:
 244              	.LVL9:
 245              	.LFB138:
 109:Core/Src/tim.c **** /* TIM10 init function */
 110:Core/Src/tim.c **** void MX_TIM10_Init(void)
 111:Core/Src/tim.c **** {
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 0 */
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 1 */
 122:Core/Src/tim.c ****   htim10.Instance = TIM10;
 123:Core/Src/tim.c ****   htim10.Init.Prescaler = 167;
 124:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 125:Core/Src/tim.c ****   htim10.Init.Period = 49;
 126:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 127:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 128:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 129:Core/Src/tim.c ****   {
 130:Core/Src/tim.c ****     Error_Handler();
 131:Core/Src/tim.c ****   }
 132:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 133:Core/Src/tim.c ****   {
 134:Core/Src/tim.c ****     Error_Handler();
 135:Core/Src/tim.c ****   }
 136:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 137:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 138:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 139:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 140:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 141:Core/Src/tim.c ****   {
 142:Core/Src/tim.c ****     Error_Handler();
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 2 */
 147:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim10);
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c **** }
 150:Core/Src/tim.c **** /* TIM11 init function */
 151:Core/Src/tim.c **** void MX_TIM11_Init(void)
 152:Core/Src/tim.c **** {
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_Init 0 */
 155:Core/Src/tim.c **** 
ARM GAS  /tmp/cco5Y8rg.s 			page 8


 156:Core/Src/tim.c ****   /* USER CODE END TIM11_Init 0 */
 157:Core/Src/tim.c **** 
 158:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_Init 1 */
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c ****   /* USER CODE END TIM11_Init 1 */
 163:Core/Src/tim.c ****   htim11.Instance = TIM11;
 164:Core/Src/tim.c ****   htim11.Init.Prescaler = 167;
 165:Core/Src/tim.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 166:Core/Src/tim.c ****   htim11.Init.Period = 49;
 167:Core/Src/tim.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 168:Core/Src/tim.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 169:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 170:Core/Src/tim.c ****   {
 171:Core/Src/tim.c ****     Error_Handler();
 172:Core/Src/tim.c ****   }
 173:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 174:Core/Src/tim.c ****   {
 175:Core/Src/tim.c ****     Error_Handler();
 176:Core/Src/tim.c ****   }
 177:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 178:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 179:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 180:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 181:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 182:Core/Src/tim.c ****   {
 183:Core/Src/tim.c ****     Error_Handler();
 184:Core/Src/tim.c ****   }
 185:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_Init 2 */
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c ****   /* USER CODE END TIM11_Init 2 */
 188:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim11);
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c **** }
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 193:Core/Src/tim.c **** {
 246              		.loc 1 193 1 is_stmt 1 view -0
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 32
 249              		@ frame_needed = 0, uses_anonymous_args = 0
 250              		.loc 1 193 1 is_stmt 0 view .LVU71
 251 0000 70B5     		push	{r4, r5, r6, lr}
 252              	.LCFI8:
 253              		.cfi_def_cfa_offset 16
 254              		.cfi_offset 4, -16
 255              		.cfi_offset 5, -12
 256              		.cfi_offset 6, -8
 257              		.cfi_offset 14, -4
 258 0002 88B0     		sub	sp, sp, #32
 259              	.LCFI9:
 260              		.cfi_def_cfa_offset 48
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 261              		.loc 1 195 3 is_stmt 1 view .LVU72
 262              		.loc 1 195 20 is_stmt 0 view .LVU73
ARM GAS  /tmp/cco5Y8rg.s 			page 9


 263 0004 0023     		movs	r3, #0
 264 0006 0393     		str	r3, [sp, #12]
 265 0008 0493     		str	r3, [sp, #16]
 266 000a 0593     		str	r3, [sp, #20]
 267 000c 0693     		str	r3, [sp, #24]
 268 000e 0793     		str	r3, [sp, #28]
 196:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 269              		.loc 1 196 3 is_stmt 1 view .LVU74
 270              		.loc 1 196 23 is_stmt 0 view .LVU75
 271 0010 0368     		ldr	r3, [r0]
 272              		.loc 1 196 5 view .LVU76
 273 0012 B3F1804F 		cmp	r3, #1073741824
 274 0016 01D0     		beq	.L20
 275              	.LVL10:
 276              	.L17:
 197:Core/Src/tim.c ****   {
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 201:Core/Src/tim.c ****     /* TIM2 clock enable */
 202:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 205:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 206:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 207:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 208:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 209:Core/Src/tim.c ****     */
 210:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 211:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 212:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 213:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 214:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 215:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 218:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 219:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 220:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 221:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 222:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 225:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 226:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 227:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 230:Core/Src/tim.c ****   }
 231:Core/Src/tim.c **** }
 277              		.loc 1 231 1 view .LVU77
 278 0018 08B0     		add	sp, sp, #32
 279              	.LCFI10:
 280              		.cfi_remember_state
 281              		.cfi_def_cfa_offset 16
 282              		@ sp needed
 283 001a 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  /tmp/cco5Y8rg.s 			page 10


 284              	.LVL11:
 285              	.L20:
 286              	.LCFI11:
 287              		.cfi_restore_state
 202:Core/Src/tim.c **** 
 288              		.loc 1 202 5 is_stmt 1 view .LVU78
 289              	.LBB2:
 202:Core/Src/tim.c **** 
 290              		.loc 1 202 5 view .LVU79
 291 001c 0024     		movs	r4, #0
 292 001e 0094     		str	r4, [sp]
 202:Core/Src/tim.c **** 
 293              		.loc 1 202 5 view .LVU80
 294 0020 03F50E33 		add	r3, r3, #145408
 295 0024 1A6C     		ldr	r2, [r3, #64]
 296 0026 42F00102 		orr	r2, r2, #1
 297 002a 1A64     		str	r2, [r3, #64]
 202:Core/Src/tim.c **** 
 298              		.loc 1 202 5 view .LVU81
 299 002c 1A6C     		ldr	r2, [r3, #64]
 300 002e 02F00102 		and	r2, r2, #1
 301 0032 0092     		str	r2, [sp]
 202:Core/Src/tim.c **** 
 302              		.loc 1 202 5 view .LVU82
 303 0034 009A     		ldr	r2, [sp]
 304              	.LBE2:
 202:Core/Src/tim.c **** 
 305              		.loc 1 202 5 view .LVU83
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 306              		.loc 1 204 5 view .LVU84
 307              	.LBB3:
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 308              		.loc 1 204 5 view .LVU85
 309 0036 0194     		str	r4, [sp, #4]
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 310              		.loc 1 204 5 view .LVU86
 311 0038 1A6B     		ldr	r2, [r3, #48]
 312 003a 42F00102 		orr	r2, r2, #1
 313 003e 1A63     		str	r2, [r3, #48]
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 314              		.loc 1 204 5 view .LVU87
 315 0040 1A6B     		ldr	r2, [r3, #48]
 316 0042 02F00102 		and	r2, r2, #1
 317 0046 0192     		str	r2, [sp, #4]
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 318              		.loc 1 204 5 view .LVU88
 319 0048 019A     		ldr	r2, [sp, #4]
 320              	.LBE3:
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 321              		.loc 1 204 5 view .LVU89
 205:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 322              		.loc 1 205 5 view .LVU90
 323              	.LBB4:
 205:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 324              		.loc 1 205 5 view .LVU91
 325 004a 0294     		str	r4, [sp, #8]
 205:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
ARM GAS  /tmp/cco5Y8rg.s 			page 11


 326              		.loc 1 205 5 view .LVU92
 327 004c 1A6B     		ldr	r2, [r3, #48]
 328 004e 42F00202 		orr	r2, r2, #2
 329 0052 1A63     		str	r2, [r3, #48]
 205:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 330              		.loc 1 205 5 view .LVU93
 331 0054 1B6B     		ldr	r3, [r3, #48]
 332 0056 03F00203 		and	r3, r3, #2
 333 005a 0293     		str	r3, [sp, #8]
 205:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 334              		.loc 1 205 5 view .LVU94
 335 005c 029B     		ldr	r3, [sp, #8]
 336              	.LBE4:
 205:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 337              		.loc 1 205 5 view .LVU95
 210:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 338              		.loc 1 210 5 view .LVU96
 210:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 339              		.loc 1 210 25 is_stmt 0 view .LVU97
 340 005e 4FF40043 		mov	r3, #32768
 341 0062 0393     		str	r3, [sp, #12]
 211:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 342              		.loc 1 211 5 is_stmt 1 view .LVU98
 211:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 343              		.loc 1 211 26 is_stmt 0 view .LVU99
 344 0064 0226     		movs	r6, #2
 345 0066 0496     		str	r6, [sp, #16]
 212:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 346              		.loc 1 212 5 is_stmt 1 view .LVU100
 213:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 347              		.loc 1 213 5 view .LVU101
 214:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 348              		.loc 1 214 5 view .LVU102
 214:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 349              		.loc 1 214 31 is_stmt 0 view .LVU103
 350 0068 0125     		movs	r5, #1
 351 006a 0795     		str	r5, [sp, #28]
 215:Core/Src/tim.c **** 
 352              		.loc 1 215 5 is_stmt 1 view .LVU104
 353 006c 03A9     		add	r1, sp, #12
 354 006e 0B48     		ldr	r0, .L21
 355              	.LVL12:
 215:Core/Src/tim.c **** 
 356              		.loc 1 215 5 is_stmt 0 view .LVU105
 357 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 358              	.LVL13:
 217:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 359              		.loc 1 217 5 is_stmt 1 view .LVU106
 217:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 360              		.loc 1 217 25 is_stmt 0 view .LVU107
 361 0074 0823     		movs	r3, #8
 362 0076 0393     		str	r3, [sp, #12]
 218:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 363              		.loc 1 218 5 is_stmt 1 view .LVU108
 218:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 364              		.loc 1 218 26 is_stmt 0 view .LVU109
 365 0078 0496     		str	r6, [sp, #16]
ARM GAS  /tmp/cco5Y8rg.s 			page 12


 219:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 366              		.loc 1 219 5 is_stmt 1 view .LVU110
 219:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 367              		.loc 1 219 26 is_stmt 0 view .LVU111
 368 007a 0594     		str	r4, [sp, #20]
 220:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 369              		.loc 1 220 5 is_stmt 1 view .LVU112
 220:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 370              		.loc 1 220 27 is_stmt 0 view .LVU113
 371 007c 0694     		str	r4, [sp, #24]
 221:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 372              		.loc 1 221 5 is_stmt 1 view .LVU114
 221:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 373              		.loc 1 221 31 is_stmt 0 view .LVU115
 374 007e 0795     		str	r5, [sp, #28]
 222:Core/Src/tim.c **** 
 375              		.loc 1 222 5 is_stmt 1 view .LVU116
 376 0080 03A9     		add	r1, sp, #12
 377 0082 0748     		ldr	r0, .L21+4
 378 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 379              	.LVL14:
 225:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 380              		.loc 1 225 5 view .LVU117
 381 0088 2246     		mov	r2, r4
 382 008a 2146     		mov	r1, r4
 383 008c 1C20     		movs	r0, #28
 384 008e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 385              	.LVL15:
 226:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 386              		.loc 1 226 5 view .LVU118
 387 0092 1C20     		movs	r0, #28
 388 0094 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 389              	.LVL16:
 390              		.loc 1 231 1 is_stmt 0 view .LVU119
 391 0098 BEE7     		b	.L17
 392              	.L22:
 393 009a 00BF     		.align	2
 394              	.L21:
 395 009c 00000240 		.word	1073872896
 396 00a0 00040240 		.word	1073873920
 397              		.cfi_endproc
 398              	.LFE138:
 400              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 401              		.align	1
 402              		.global	HAL_TIM_Base_MspInit
 403              		.syntax unified
 404              		.thumb
 405              		.thumb_func
 407              	HAL_TIM_Base_MspInit:
 408              	.LVL17:
 409              	.LFB139:
 232:Core/Src/tim.c **** 
 233:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 234:Core/Src/tim.c **** {
 410              		.loc 1 234 1 is_stmt 1 view -0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 16
ARM GAS  /tmp/cco5Y8rg.s 			page 13


 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414              		.loc 1 234 1 is_stmt 0 view .LVU121
 415 0000 00B5     		push	{lr}
 416              	.LCFI12:
 417              		.cfi_def_cfa_offset 4
 418              		.cfi_offset 14, -4
 419 0002 85B0     		sub	sp, sp, #20
 420              	.LCFI13:
 421              		.cfi_def_cfa_offset 24
 235:Core/Src/tim.c **** 
 236:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 422              		.loc 1 236 3 is_stmt 1 view .LVU122
 423              		.loc 1 236 20 is_stmt 0 view .LVU123
 424 0004 0368     		ldr	r3, [r0]
 425              		.loc 1 236 5 view .LVU124
 426 0006 1D4A     		ldr	r2, .L31
 427 0008 9342     		cmp	r3, r2
 428 000a 08D0     		beq	.L28
 237:Core/Src/tim.c ****   {
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 241:Core/Src/tim.c ****     /* TIM6 clock enable */
 242:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 245:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 246:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 247:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 250:Core/Src/tim.c ****   }
 251:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 429              		.loc 1 251 8 is_stmt 1 view .LVU125
 430              		.loc 1 251 10 is_stmt 0 view .LVU126
 431 000c 1C4A     		ldr	r2, .L31+4
 432 000e 9342     		cmp	r3, r2
 433 0010 19D0     		beq	.L29
 252:Core/Src/tim.c ****   {
 253:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
 256:Core/Src/tim.c ****     /* TIM10 clock enable */
 257:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 258:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
 261:Core/Src/tim.c ****   }
 262:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM11)
 434              		.loc 1 262 8 is_stmt 1 view .LVU127
 435              		.loc 1 262 10 is_stmt 0 view .LVU128
 436 0012 1C4A     		ldr	r2, .L31+8
 437 0014 9342     		cmp	r3, r2
 438 0016 23D0     		beq	.L30
 439              	.LVL18:
 440              	.L23:
 263:Core/Src/tim.c ****   {
ARM GAS  /tmp/cco5Y8rg.s 			page 14


 264:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 0 */
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****   /* USER CODE END TIM11_MspInit 0 */
 267:Core/Src/tim.c ****     /* TIM11 clock enable */
 268:Core/Src/tim.c ****     __HAL_RCC_TIM11_CLK_ENABLE();
 269:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 270:Core/Src/tim.c **** 
 271:Core/Src/tim.c ****   /* USER CODE END TIM11_MspInit 1 */
 272:Core/Src/tim.c ****   }
 273:Core/Src/tim.c **** }
 441              		.loc 1 273 1 view .LVU129
 442 0018 05B0     		add	sp, sp, #20
 443              	.LCFI14:
 444              		.cfi_remember_state
 445              		.cfi_def_cfa_offset 4
 446              		@ sp needed
 447 001a 5DF804FB 		ldr	pc, [sp], #4
 448              	.LVL19:
 449              	.L28:
 450              	.LCFI15:
 451              		.cfi_restore_state
 242:Core/Src/tim.c **** 
 452              		.loc 1 242 5 is_stmt 1 view .LVU130
 453              	.LBB5:
 242:Core/Src/tim.c **** 
 454              		.loc 1 242 5 view .LVU131
 455 001e 0021     		movs	r1, #0
 456 0020 0191     		str	r1, [sp, #4]
 242:Core/Src/tim.c **** 
 457              		.loc 1 242 5 view .LVU132
 458 0022 194B     		ldr	r3, .L31+12
 459 0024 1A6C     		ldr	r2, [r3, #64]
 460 0026 42F01002 		orr	r2, r2, #16
 461 002a 1A64     		str	r2, [r3, #64]
 242:Core/Src/tim.c **** 
 462              		.loc 1 242 5 view .LVU133
 463 002c 1B6C     		ldr	r3, [r3, #64]
 464 002e 03F01003 		and	r3, r3, #16
 465 0032 0193     		str	r3, [sp, #4]
 242:Core/Src/tim.c **** 
 466              		.loc 1 242 5 view .LVU134
 467 0034 019B     		ldr	r3, [sp, #4]
 468              	.LBE5:
 242:Core/Src/tim.c **** 
 469              		.loc 1 242 5 view .LVU135
 245:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 470              		.loc 1 245 5 view .LVU136
 471 0036 0A46     		mov	r2, r1
 472 0038 3620     		movs	r0, #54
 473              	.LVL20:
 245:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 474              		.loc 1 245 5 is_stmt 0 view .LVU137
 475 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 476              	.LVL21:
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 477              		.loc 1 246 5 is_stmt 1 view .LVU138
 478 003e 3620     		movs	r0, #54
ARM GAS  /tmp/cco5Y8rg.s 			page 15


 479 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 480              	.LVL22:
 481 0044 E8E7     		b	.L23
 482              	.LVL23:
 483              	.L29:
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 484              		.loc 1 257 5 view .LVU139
 485              	.LBB6:
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 486              		.loc 1 257 5 view .LVU140
 487 0046 0023     		movs	r3, #0
 488 0048 0293     		str	r3, [sp, #8]
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 489              		.loc 1 257 5 view .LVU141
 490 004a 0F4B     		ldr	r3, .L31+12
 491 004c 5A6C     		ldr	r2, [r3, #68]
 492 004e 42F40032 		orr	r2, r2, #131072
 493 0052 5A64     		str	r2, [r3, #68]
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 494              		.loc 1 257 5 view .LVU142
 495 0054 5B6C     		ldr	r3, [r3, #68]
 496 0056 03F40033 		and	r3, r3, #131072
 497 005a 0293     		str	r3, [sp, #8]
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 498              		.loc 1 257 5 view .LVU143
 499 005c 029B     		ldr	r3, [sp, #8]
 500              	.LBE6:
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 501              		.loc 1 257 5 view .LVU144
 502 005e DBE7     		b	.L23
 503              	.L30:
 268:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 504              		.loc 1 268 5 view .LVU145
 505              	.LBB7:
 268:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 506              		.loc 1 268 5 view .LVU146
 507 0060 0023     		movs	r3, #0
 508 0062 0393     		str	r3, [sp, #12]
 268:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 509              		.loc 1 268 5 view .LVU147
 510 0064 084B     		ldr	r3, .L31+12
 511 0066 5A6C     		ldr	r2, [r3, #68]
 512 0068 42F48022 		orr	r2, r2, #262144
 513 006c 5A64     		str	r2, [r3, #68]
 268:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 514              		.loc 1 268 5 view .LVU148
 515 006e 5B6C     		ldr	r3, [r3, #68]
 516 0070 03F48023 		and	r3, r3, #262144
 517 0074 0393     		str	r3, [sp, #12]
 268:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 518              		.loc 1 268 5 view .LVU149
 519 0076 039B     		ldr	r3, [sp, #12]
 520              	.LBE7:
 268:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 521              		.loc 1 268 5 discriminator 1 view .LVU150
 522              		.loc 1 273 1 is_stmt 0 view .LVU151
 523 0078 CEE7     		b	.L23
ARM GAS  /tmp/cco5Y8rg.s 			page 16


 524              	.L32:
 525 007a 00BF     		.align	2
 526              	.L31:
 527 007c 00100040 		.word	1073745920
 528 0080 00440140 		.word	1073824768
 529 0084 00480140 		.word	1073825792
 530 0088 00380240 		.word	1073887232
 531              		.cfi_endproc
 532              	.LFE139:
 534              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 535              		.align	1
 536              		.global	HAL_TIM_MspPostInit
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 541              	HAL_TIM_MspPostInit:
 542              	.LVL24:
 543              	.LFB140:
 274:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 275:Core/Src/tim.c **** {
 544              		.loc 1 275 1 is_stmt 1 view -0
 545              		.cfi_startproc
 546              		@ args = 0, pretend = 0, frame = 32
 547              		@ frame_needed = 0, uses_anonymous_args = 0
 548              		.loc 1 275 1 is_stmt 0 view .LVU153
 549 0000 00B5     		push	{lr}
 550              	.LCFI16:
 551              		.cfi_def_cfa_offset 4
 552              		.cfi_offset 14, -4
 553 0002 89B0     		sub	sp, sp, #36
 554              	.LCFI17:
 555              		.cfi_def_cfa_offset 40
 276:Core/Src/tim.c **** 
 277:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 556              		.loc 1 277 3 is_stmt 1 view .LVU154
 557              		.loc 1 277 20 is_stmt 0 view .LVU155
 558 0004 0023     		movs	r3, #0
 559 0006 0393     		str	r3, [sp, #12]
 560 0008 0493     		str	r3, [sp, #16]
 561 000a 0593     		str	r3, [sp, #20]
 562 000c 0693     		str	r3, [sp, #24]
 563 000e 0793     		str	r3, [sp, #28]
 278:Core/Src/tim.c ****   if(timHandle->Instance==TIM10)
 564              		.loc 1 278 3 is_stmt 1 view .LVU156
 565              		.loc 1 278 15 is_stmt 0 view .LVU157
 566 0010 0368     		ldr	r3, [r0]
 567              		.loc 1 278 5 view .LVU158
 568 0012 1C4A     		ldr	r2, .L39
 569 0014 9342     		cmp	r3, r2
 570 0016 05D0     		beq	.L37
 279:Core/Src/tim.c ****   {
 280:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspPostInit 0 */
 281:Core/Src/tim.c **** 
 282:Core/Src/tim.c ****   /* USER CODE END TIM10_MspPostInit 0 */
 283:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 284:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 285:Core/Src/tim.c ****     PB8     ------> TIM10_CH1
ARM GAS  /tmp/cco5Y8rg.s 			page 17


 286:Core/Src/tim.c ****     */
 287:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 288:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 289:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 290:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 291:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 292:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspPostInit 1 */
 295:Core/Src/tim.c **** 
 296:Core/Src/tim.c ****   /* USER CODE END TIM10_MspPostInit 1 */
 297:Core/Src/tim.c ****   }
 298:Core/Src/tim.c ****   else if(timHandle->Instance==TIM11)
 571              		.loc 1 298 8 is_stmt 1 view .LVU159
 572              		.loc 1 298 10 is_stmt 0 view .LVU160
 573 0018 1B4A     		ldr	r2, .L39+4
 574 001a 9342     		cmp	r3, r2
 575 001c 1AD0     		beq	.L38
 576              	.LVL25:
 577              	.L33:
 299:Core/Src/tim.c ****   {
 300:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspPostInit 0 */
 301:Core/Src/tim.c **** 
 302:Core/Src/tim.c ****   /* USER CODE END TIM11_MspPostInit 0 */
 303:Core/Src/tim.c **** 
 304:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 305:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 306:Core/Src/tim.c ****     PB9     ------> TIM11_CH1
 307:Core/Src/tim.c ****     */
 308:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 309:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 310:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 311:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 312:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 313:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspPostInit 1 */
 316:Core/Src/tim.c **** 
 317:Core/Src/tim.c ****   /* USER CODE END TIM11_MspPostInit 1 */
 318:Core/Src/tim.c ****   }
 319:Core/Src/tim.c **** 
 320:Core/Src/tim.c **** }
 578              		.loc 1 320 1 view .LVU161
 579 001e 09B0     		add	sp, sp, #36
 580              	.LCFI18:
 581              		.cfi_remember_state
 582              		.cfi_def_cfa_offset 4
 583              		@ sp needed
 584 0020 5DF804FB 		ldr	pc, [sp], #4
 585              	.LVL26:
 586              	.L37:
 587              	.LCFI19:
 588              		.cfi_restore_state
 283:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 589              		.loc 1 283 5 is_stmt 1 view .LVU162
 590              	.LBB8:
 283:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
ARM GAS  /tmp/cco5Y8rg.s 			page 18


 591              		.loc 1 283 5 view .LVU163
 592 0024 0023     		movs	r3, #0
 593 0026 0193     		str	r3, [sp, #4]
 283:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 594              		.loc 1 283 5 view .LVU164
 595 0028 184B     		ldr	r3, .L39+8
 596 002a 1A6B     		ldr	r2, [r3, #48]
 597 002c 42F00202 		orr	r2, r2, #2
 598 0030 1A63     		str	r2, [r3, #48]
 283:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 599              		.loc 1 283 5 view .LVU165
 600 0032 1B6B     		ldr	r3, [r3, #48]
 601 0034 03F00203 		and	r3, r3, #2
 602 0038 0193     		str	r3, [sp, #4]
 283:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 603              		.loc 1 283 5 view .LVU166
 604 003a 019B     		ldr	r3, [sp, #4]
 605              	.LBE8:
 283:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 606              		.loc 1 283 5 view .LVU167
 287:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 607              		.loc 1 287 5 view .LVU168
 287:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 608              		.loc 1 287 25 is_stmt 0 view .LVU169
 609 003c 4FF48073 		mov	r3, #256
 610 0040 0393     		str	r3, [sp, #12]
 288:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 611              		.loc 1 288 5 is_stmt 1 view .LVU170
 288:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 612              		.loc 1 288 26 is_stmt 0 view .LVU171
 613 0042 0223     		movs	r3, #2
 614 0044 0493     		str	r3, [sp, #16]
 289:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 615              		.loc 1 289 5 is_stmt 1 view .LVU172
 290:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 616              		.loc 1 290 5 view .LVU173
 291:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 617              		.loc 1 291 5 view .LVU174
 291:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 618              		.loc 1 291 31 is_stmt 0 view .LVU175
 619 0046 0323     		movs	r3, #3
 620 0048 0793     		str	r3, [sp, #28]
 292:Core/Src/tim.c **** 
 621              		.loc 1 292 5 is_stmt 1 view .LVU176
 622 004a 03A9     		add	r1, sp, #12
 623 004c 1048     		ldr	r0, .L39+12
 624              	.LVL27:
 292:Core/Src/tim.c **** 
 625              		.loc 1 292 5 is_stmt 0 view .LVU177
 626 004e FFF7FEFF 		bl	HAL_GPIO_Init
 627              	.LVL28:
 628 0052 E4E7     		b	.L33
 629              	.LVL29:
 630              	.L38:
 304:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 631              		.loc 1 304 5 is_stmt 1 view .LVU178
 632              	.LBB9:
ARM GAS  /tmp/cco5Y8rg.s 			page 19


 304:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 633              		.loc 1 304 5 view .LVU179
 634 0054 0023     		movs	r3, #0
 635 0056 0293     		str	r3, [sp, #8]
 304:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 636              		.loc 1 304 5 view .LVU180
 637 0058 0C4B     		ldr	r3, .L39+8
 638 005a 1A6B     		ldr	r2, [r3, #48]
 639 005c 42F00202 		orr	r2, r2, #2
 640 0060 1A63     		str	r2, [r3, #48]
 304:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 641              		.loc 1 304 5 view .LVU181
 642 0062 1B6B     		ldr	r3, [r3, #48]
 643 0064 03F00203 		and	r3, r3, #2
 644 0068 0293     		str	r3, [sp, #8]
 304:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 645              		.loc 1 304 5 view .LVU182
 646 006a 029B     		ldr	r3, [sp, #8]
 647              	.LBE9:
 304:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 648              		.loc 1 304 5 view .LVU183
 308:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 649              		.loc 1 308 5 view .LVU184
 308:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 650              		.loc 1 308 25 is_stmt 0 view .LVU185
 651 006c 4FF40073 		mov	r3, #512
 652 0070 0393     		str	r3, [sp, #12]
 309:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 653              		.loc 1 309 5 is_stmt 1 view .LVU186
 309:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 654              		.loc 1 309 26 is_stmt 0 view .LVU187
 655 0072 0223     		movs	r3, #2
 656 0074 0493     		str	r3, [sp, #16]
 310:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 657              		.loc 1 310 5 is_stmt 1 view .LVU188
 311:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 658              		.loc 1 311 5 view .LVU189
 312:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 659              		.loc 1 312 5 view .LVU190
 312:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 660              		.loc 1 312 31 is_stmt 0 view .LVU191
 661 0076 0323     		movs	r3, #3
 662 0078 0793     		str	r3, [sp, #28]
 313:Core/Src/tim.c **** 
 663              		.loc 1 313 5 is_stmt 1 view .LVU192
 664 007a 03A9     		add	r1, sp, #12
 665 007c 0448     		ldr	r0, .L39+12
 666              	.LVL30:
 313:Core/Src/tim.c **** 
 667              		.loc 1 313 5 is_stmt 0 view .LVU193
 668 007e FFF7FEFF 		bl	HAL_GPIO_Init
 669              	.LVL31:
 670              		.loc 1 320 1 view .LVU194
 671 0082 CCE7     		b	.L33
 672              	.L40:
 673              		.align	2
 674              	.L39:
ARM GAS  /tmp/cco5Y8rg.s 			page 20


 675 0084 00440140 		.word	1073824768
 676 0088 00480140 		.word	1073825792
 677 008c 00380240 		.word	1073887232
 678 0090 00040240 		.word	1073873920
 679              		.cfi_endproc
 680              	.LFE140:
 682              		.section	.text.MX_TIM10_Init,"ax",%progbits
 683              		.align	1
 684              		.global	MX_TIM10_Init
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 689              	MX_TIM10_Init:
 690              	.LFB136:
 111:Core/Src/tim.c **** 
 691              		.loc 1 111 1 is_stmt 1 view -0
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 32
 694              		@ frame_needed = 0, uses_anonymous_args = 0
 695 0000 00B5     		push	{lr}
 696              	.LCFI20:
 697              		.cfi_def_cfa_offset 4
 698              		.cfi_offset 14, -4
 699 0002 89B0     		sub	sp, sp, #36
 700              	.LCFI21:
 701              		.cfi_def_cfa_offset 40
 117:Core/Src/tim.c **** 
 702              		.loc 1 117 3 view .LVU196
 117:Core/Src/tim.c **** 
 703              		.loc 1 117 22 is_stmt 0 view .LVU197
 704 0004 0023     		movs	r3, #0
 705 0006 0193     		str	r3, [sp, #4]
 706 0008 0293     		str	r3, [sp, #8]
 707 000a 0393     		str	r3, [sp, #12]
 708 000c 0493     		str	r3, [sp, #16]
 709 000e 0593     		str	r3, [sp, #20]
 710 0010 0693     		str	r3, [sp, #24]
 711 0012 0793     		str	r3, [sp, #28]
 122:Core/Src/tim.c ****   htim10.Init.Prescaler = 167;
 712              		.loc 1 122 3 is_stmt 1 view .LVU198
 122:Core/Src/tim.c ****   htim10.Init.Prescaler = 167;
 713              		.loc 1 122 19 is_stmt 0 view .LVU199
 714 0014 1548     		ldr	r0, .L49
 715 0016 164A     		ldr	r2, .L49+4
 716 0018 0260     		str	r2, [r0]
 123:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 717              		.loc 1 123 3 is_stmt 1 view .LVU200
 123:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 718              		.loc 1 123 25 is_stmt 0 view .LVU201
 719 001a A722     		movs	r2, #167
 720 001c 4260     		str	r2, [r0, #4]
 124:Core/Src/tim.c ****   htim10.Init.Period = 49;
 721              		.loc 1 124 3 is_stmt 1 view .LVU202
 124:Core/Src/tim.c ****   htim10.Init.Period = 49;
 722              		.loc 1 124 27 is_stmt 0 view .LVU203
 723 001e 8360     		str	r3, [r0, #8]
 125:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /tmp/cco5Y8rg.s 			page 21


 724              		.loc 1 125 3 is_stmt 1 view .LVU204
 125:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 725              		.loc 1 125 22 is_stmt 0 view .LVU205
 726 0020 3122     		movs	r2, #49
 727 0022 C260     		str	r2, [r0, #12]
 126:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 728              		.loc 1 126 3 is_stmt 1 view .LVU206
 126:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 729              		.loc 1 126 29 is_stmt 0 view .LVU207
 730 0024 0361     		str	r3, [r0, #16]
 127:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 731              		.loc 1 127 3 is_stmt 1 view .LVU208
 127:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 732              		.loc 1 127 33 is_stmt 0 view .LVU209
 733 0026 8361     		str	r3, [r0, #24]
 128:Core/Src/tim.c ****   {
 734              		.loc 1 128 3 is_stmt 1 view .LVU210
 128:Core/Src/tim.c ****   {
 735              		.loc 1 128 7 is_stmt 0 view .LVU211
 736 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 737              	.LVL32:
 128:Core/Src/tim.c ****   {
 738              		.loc 1 128 6 discriminator 1 view .LVU212
 739 002c A8B9     		cbnz	r0, .L46
 740              	.L42:
 132:Core/Src/tim.c ****   {
 741              		.loc 1 132 3 is_stmt 1 view .LVU213
 132:Core/Src/tim.c ****   {
 742              		.loc 1 132 7 is_stmt 0 view .LVU214
 743 002e 0F48     		ldr	r0, .L49
 744 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 745              	.LVL33:
 132:Core/Src/tim.c ****   {
 746              		.loc 1 132 6 discriminator 1 view .LVU215
 747 0034 A0B9     		cbnz	r0, .L47
 748              	.L43:
 136:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 749              		.loc 1 136 3 is_stmt 1 view .LVU216
 136:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 750              		.loc 1 136 20 is_stmt 0 view .LVU217
 751 0036 6023     		movs	r3, #96
 752 0038 0193     		str	r3, [sp, #4]
 137:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 753              		.loc 1 137 3 is_stmt 1 view .LVU218
 137:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 754              		.loc 1 137 19 is_stmt 0 view .LVU219
 755 003a 0022     		movs	r2, #0
 756 003c 0292     		str	r2, [sp, #8]
 138:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 757              		.loc 1 138 3 is_stmt 1 view .LVU220
 138:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 758              		.loc 1 138 24 is_stmt 0 view .LVU221
 759 003e 0223     		movs	r3, #2
 760 0040 0393     		str	r3, [sp, #12]
 139:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 761              		.loc 1 139 3 is_stmt 1 view .LVU222
 139:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
ARM GAS  /tmp/cco5Y8rg.s 			page 22


 762              		.loc 1 139 24 is_stmt 0 view .LVU223
 763 0042 0592     		str	r2, [sp, #20]
 140:Core/Src/tim.c ****   {
 764              		.loc 1 140 3 is_stmt 1 view .LVU224
 140:Core/Src/tim.c ****   {
 765              		.loc 1 140 7 is_stmt 0 view .LVU225
 766 0044 01A9     		add	r1, sp, #4
 767 0046 0948     		ldr	r0, .L49
 768 0048 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 769              	.LVL34:
 140:Core/Src/tim.c ****   {
 770              		.loc 1 140 6 discriminator 1 view .LVU226
 771 004c 58B9     		cbnz	r0, .L48
 772              	.L44:
 147:Core/Src/tim.c **** 
 773              		.loc 1 147 3 is_stmt 1 view .LVU227
 774 004e 0748     		ldr	r0, .L49
 775 0050 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 776              	.LVL35:
 149:Core/Src/tim.c **** /* TIM11 init function */
 777              		.loc 1 149 1 is_stmt 0 view .LVU228
 778 0054 09B0     		add	sp, sp, #36
 779              	.LCFI22:
 780              		.cfi_remember_state
 781              		.cfi_def_cfa_offset 4
 782              		@ sp needed
 783 0056 5DF804FB 		ldr	pc, [sp], #4
 784              	.L46:
 785              	.LCFI23:
 786              		.cfi_restore_state
 130:Core/Src/tim.c ****   }
 787              		.loc 1 130 5 is_stmt 1 view .LVU229
 788 005a FFF7FEFF 		bl	Error_Handler
 789              	.LVL36:
 790 005e E6E7     		b	.L42
 791              	.L47:
 134:Core/Src/tim.c ****   }
 792              		.loc 1 134 5 view .LVU230
 793 0060 FFF7FEFF 		bl	Error_Handler
 794              	.LVL37:
 795 0064 E7E7     		b	.L43
 796              	.L48:
 142:Core/Src/tim.c ****   }
 797              		.loc 1 142 5 view .LVU231
 798 0066 FFF7FEFF 		bl	Error_Handler
 799              	.LVL38:
 800 006a F0E7     		b	.L44
 801              	.L50:
 802              		.align	2
 803              	.L49:
 804 006c 00000000 		.word	htim10
 805 0070 00440140 		.word	1073824768
 806              		.cfi_endproc
 807              	.LFE136:
 809              		.section	.text.MX_TIM11_Init,"ax",%progbits
 810              		.align	1
 811              		.global	MX_TIM11_Init
ARM GAS  /tmp/cco5Y8rg.s 			page 23


 812              		.syntax unified
 813              		.thumb
 814              		.thumb_func
 816              	MX_TIM11_Init:
 817              	.LFB137:
 152:Core/Src/tim.c **** 
 818              		.loc 1 152 1 view -0
 819              		.cfi_startproc
 820              		@ args = 0, pretend = 0, frame = 32
 821              		@ frame_needed = 0, uses_anonymous_args = 0
 822 0000 00B5     		push	{lr}
 823              	.LCFI24:
 824              		.cfi_def_cfa_offset 4
 825              		.cfi_offset 14, -4
 826 0002 89B0     		sub	sp, sp, #36
 827              	.LCFI25:
 828              		.cfi_def_cfa_offset 40
 158:Core/Src/tim.c **** 
 829              		.loc 1 158 3 view .LVU233
 158:Core/Src/tim.c **** 
 830              		.loc 1 158 22 is_stmt 0 view .LVU234
 831 0004 0023     		movs	r3, #0
 832 0006 0193     		str	r3, [sp, #4]
 833 0008 0293     		str	r3, [sp, #8]
 834 000a 0393     		str	r3, [sp, #12]
 835 000c 0493     		str	r3, [sp, #16]
 836 000e 0593     		str	r3, [sp, #20]
 837 0010 0693     		str	r3, [sp, #24]
 838 0012 0793     		str	r3, [sp, #28]
 163:Core/Src/tim.c ****   htim11.Init.Prescaler = 167;
 839              		.loc 1 163 3 is_stmt 1 view .LVU235
 163:Core/Src/tim.c ****   htim11.Init.Prescaler = 167;
 840              		.loc 1 163 19 is_stmt 0 view .LVU236
 841 0014 1548     		ldr	r0, .L59
 842 0016 164A     		ldr	r2, .L59+4
 843 0018 0260     		str	r2, [r0]
 164:Core/Src/tim.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 844              		.loc 1 164 3 is_stmt 1 view .LVU237
 164:Core/Src/tim.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 845              		.loc 1 164 25 is_stmt 0 view .LVU238
 846 001a A722     		movs	r2, #167
 847 001c 4260     		str	r2, [r0, #4]
 165:Core/Src/tim.c ****   htim11.Init.Period = 49;
 848              		.loc 1 165 3 is_stmt 1 view .LVU239
 165:Core/Src/tim.c ****   htim11.Init.Period = 49;
 849              		.loc 1 165 27 is_stmt 0 view .LVU240
 850 001e 8360     		str	r3, [r0, #8]
 166:Core/Src/tim.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 851              		.loc 1 166 3 is_stmt 1 view .LVU241
 166:Core/Src/tim.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 852              		.loc 1 166 22 is_stmt 0 view .LVU242
 853 0020 3122     		movs	r2, #49
 854 0022 C260     		str	r2, [r0, #12]
 167:Core/Src/tim.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 855              		.loc 1 167 3 is_stmt 1 view .LVU243
 167:Core/Src/tim.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 856              		.loc 1 167 29 is_stmt 0 view .LVU244
ARM GAS  /tmp/cco5Y8rg.s 			page 24


 857 0024 0361     		str	r3, [r0, #16]
 168:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 858              		.loc 1 168 3 is_stmt 1 view .LVU245
 168:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 859              		.loc 1 168 33 is_stmt 0 view .LVU246
 860 0026 8361     		str	r3, [r0, #24]
 169:Core/Src/tim.c ****   {
 861              		.loc 1 169 3 is_stmt 1 view .LVU247
 169:Core/Src/tim.c ****   {
 862              		.loc 1 169 7 is_stmt 0 view .LVU248
 863 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 864              	.LVL39:
 169:Core/Src/tim.c ****   {
 865              		.loc 1 169 6 discriminator 1 view .LVU249
 866 002c A8B9     		cbnz	r0, .L56
 867              	.L52:
 173:Core/Src/tim.c ****   {
 868              		.loc 1 173 3 is_stmt 1 view .LVU250
 173:Core/Src/tim.c ****   {
 869              		.loc 1 173 7 is_stmt 0 view .LVU251
 870 002e 0F48     		ldr	r0, .L59
 871 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 872              	.LVL40:
 173:Core/Src/tim.c ****   {
 873              		.loc 1 173 6 discriminator 1 view .LVU252
 874 0034 A0B9     		cbnz	r0, .L57
 875              	.L53:
 177:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 876              		.loc 1 177 3 is_stmt 1 view .LVU253
 177:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 877              		.loc 1 177 20 is_stmt 0 view .LVU254
 878 0036 6023     		movs	r3, #96
 879 0038 0193     		str	r3, [sp, #4]
 178:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 880              		.loc 1 178 3 is_stmt 1 view .LVU255
 178:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 881              		.loc 1 178 19 is_stmt 0 view .LVU256
 882 003a 0022     		movs	r2, #0
 883 003c 0292     		str	r2, [sp, #8]
 179:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 884              		.loc 1 179 3 is_stmt 1 view .LVU257
 179:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 885              		.loc 1 179 24 is_stmt 0 view .LVU258
 886 003e 0223     		movs	r3, #2
 887 0040 0393     		str	r3, [sp, #12]
 180:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 888              		.loc 1 180 3 is_stmt 1 view .LVU259
 180:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 889              		.loc 1 180 24 is_stmt 0 view .LVU260
 890 0042 0592     		str	r2, [sp, #20]
 181:Core/Src/tim.c ****   {
 891              		.loc 1 181 3 is_stmt 1 view .LVU261
 181:Core/Src/tim.c ****   {
 892              		.loc 1 181 7 is_stmt 0 view .LVU262
 893 0044 01A9     		add	r1, sp, #4
 894 0046 0948     		ldr	r0, .L59
 895 0048 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
ARM GAS  /tmp/cco5Y8rg.s 			page 25


 896              	.LVL41:
 181:Core/Src/tim.c ****   {
 897              		.loc 1 181 6 discriminator 1 view .LVU263
 898 004c 58B9     		cbnz	r0, .L58
 899              	.L54:
 188:Core/Src/tim.c **** 
 900              		.loc 1 188 3 is_stmt 1 view .LVU264
 901 004e 0748     		ldr	r0, .L59
 902 0050 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 903              	.LVL42:
 190:Core/Src/tim.c **** 
 904              		.loc 1 190 1 is_stmt 0 view .LVU265
 905 0054 09B0     		add	sp, sp, #36
 906              	.LCFI26:
 907              		.cfi_remember_state
 908              		.cfi_def_cfa_offset 4
 909              		@ sp needed
 910 0056 5DF804FB 		ldr	pc, [sp], #4
 911              	.L56:
 912              	.LCFI27:
 913              		.cfi_restore_state
 171:Core/Src/tim.c ****   }
 914              		.loc 1 171 5 is_stmt 1 view .LVU266
 915 005a FFF7FEFF 		bl	Error_Handler
 916              	.LVL43:
 917 005e E6E7     		b	.L52
 918              	.L57:
 175:Core/Src/tim.c ****   }
 919              		.loc 1 175 5 view .LVU267
 920 0060 FFF7FEFF 		bl	Error_Handler
 921              	.LVL44:
 922 0064 E7E7     		b	.L53
 923              	.L58:
 183:Core/Src/tim.c ****   }
 924              		.loc 1 183 5 view .LVU268
 925 0066 FFF7FEFF 		bl	Error_Handler
 926              	.LVL45:
 927 006a F0E7     		b	.L54
 928              	.L60:
 929              		.align	2
 930              	.L59:
 931 006c 00000000 		.word	htim11
 932 0070 00480140 		.word	1073825792
 933              		.cfi_endproc
 934              	.LFE137:
 936              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 937              		.align	1
 938              		.global	HAL_TIM_Encoder_MspDeInit
 939              		.syntax unified
 940              		.thumb
 941              		.thumb_func
 943              	HAL_TIM_Encoder_MspDeInit:
 944              	.LVL46:
 945              	.LFB141:
 321:Core/Src/tim.c **** 
 322:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 323:Core/Src/tim.c **** {
ARM GAS  /tmp/cco5Y8rg.s 			page 26


 946              		.loc 1 323 1 view -0
 947              		.cfi_startproc
 948              		@ args = 0, pretend = 0, frame = 0
 949              		@ frame_needed = 0, uses_anonymous_args = 0
 950              		.loc 1 323 1 is_stmt 0 view .LVU270
 951 0000 08B5     		push	{r3, lr}
 952              	.LCFI28:
 953              		.cfi_def_cfa_offset 8
 954              		.cfi_offset 3, -8
 955              		.cfi_offset 14, -4
 324:Core/Src/tim.c **** 
 325:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 956              		.loc 1 325 3 is_stmt 1 view .LVU271
 957              		.loc 1 325 23 is_stmt 0 view .LVU272
 958 0002 0368     		ldr	r3, [r0]
 959              		.loc 1 325 5 view .LVU273
 960 0004 B3F1804F 		cmp	r3, #1073741824
 961 0008 00D0     		beq	.L64
 962              	.LVL47:
 963              	.L61:
 326:Core/Src/tim.c ****   {
 327:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 328:Core/Src/tim.c **** 
 329:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 330:Core/Src/tim.c ****     /* Peripheral clock disable */
 331:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 332:Core/Src/tim.c **** 
 333:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 334:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 335:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 336:Core/Src/tim.c ****     */
 337:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 338:Core/Src/tim.c **** 
 339:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 342:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 343:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 344:Core/Src/tim.c **** 
 345:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 346:Core/Src/tim.c ****   }
 347:Core/Src/tim.c **** }
 964              		.loc 1 347 1 view .LVU274
 965 000a 08BD     		pop	{r3, pc}
 966              	.LVL48:
 967              	.L64:
 331:Core/Src/tim.c **** 
 968              		.loc 1 331 5 is_stmt 1 view .LVU275
 969 000c 084A     		ldr	r2, .L65
 970 000e 136C     		ldr	r3, [r2, #64]
 971 0010 23F00103 		bic	r3, r3, #1
 972 0014 1364     		str	r3, [r2, #64]
 337:Core/Src/tim.c **** 
 973              		.loc 1 337 5 view .LVU276
 974 0016 4FF40041 		mov	r1, #32768
 975 001a 0648     		ldr	r0, .L65+4
 976              	.LVL49:
ARM GAS  /tmp/cco5Y8rg.s 			page 27


 337:Core/Src/tim.c **** 
 977              		.loc 1 337 5 is_stmt 0 view .LVU277
 978 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 979              	.LVL50:
 339:Core/Src/tim.c **** 
 980              		.loc 1 339 5 is_stmt 1 view .LVU278
 981 0020 0821     		movs	r1, #8
 982 0022 0548     		ldr	r0, .L65+8
 983 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 984              	.LVL51:
 342:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 985              		.loc 1 342 5 view .LVU279
 986 0028 1C20     		movs	r0, #28
 987 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 988              	.LVL52:
 989              		.loc 1 347 1 is_stmt 0 view .LVU280
 990 002e ECE7     		b	.L61
 991              	.L66:
 992              		.align	2
 993              	.L65:
 994 0030 00380240 		.word	1073887232
 995 0034 00000240 		.word	1073872896
 996 0038 00040240 		.word	1073873920
 997              		.cfi_endproc
 998              	.LFE141:
 1000              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1001              		.align	1
 1002              		.global	HAL_TIM_Base_MspDeInit
 1003              		.syntax unified
 1004              		.thumb
 1005              		.thumb_func
 1007              	HAL_TIM_Base_MspDeInit:
 1008              	.LVL53:
 1009              	.LFB142:
 348:Core/Src/tim.c **** 
 349:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 350:Core/Src/tim.c **** {
 1010              		.loc 1 350 1 is_stmt 1 view -0
 1011              		.cfi_startproc
 1012              		@ args = 0, pretend = 0, frame = 0
 1013              		@ frame_needed = 0, uses_anonymous_args = 0
 1014              		.loc 1 350 1 is_stmt 0 view .LVU282
 1015 0000 08B5     		push	{r3, lr}
 1016              	.LCFI29:
 1017              		.cfi_def_cfa_offset 8
 1018              		.cfi_offset 3, -8
 1019              		.cfi_offset 14, -4
 351:Core/Src/tim.c **** 
 352:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 1020              		.loc 1 352 3 is_stmt 1 view .LVU283
 1021              		.loc 1 352 20 is_stmt 0 view .LVU284
 1022 0002 0368     		ldr	r3, [r0]
 1023              		.loc 1 352 5 view .LVU285
 1024 0004 104A     		ldr	r2, .L75
 1025 0006 9342     		cmp	r3, r2
 1026 0008 06D0     		beq	.L72
 353:Core/Src/tim.c ****   {
ARM GAS  /tmp/cco5Y8rg.s 			page 28


 354:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 355:Core/Src/tim.c **** 
 356:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 357:Core/Src/tim.c ****     /* Peripheral clock disable */
 358:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 359:Core/Src/tim.c **** 
 360:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 361:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 362:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 363:Core/Src/tim.c **** 
 364:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 365:Core/Src/tim.c ****   }
 366:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 1027              		.loc 1 366 8 is_stmt 1 view .LVU286
 1028              		.loc 1 366 10 is_stmt 0 view .LVU287
 1029 000a 104A     		ldr	r2, .L75+4
 1030 000c 9342     		cmp	r3, r2
 1031 000e 0DD0     		beq	.L73
 367:Core/Src/tim.c ****   {
 368:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 371:Core/Src/tim.c ****     /* Peripheral clock disable */
 372:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 373:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 374:Core/Src/tim.c **** 
 375:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 376:Core/Src/tim.c ****   }
 377:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM11)
 1032              		.loc 1 377 8 is_stmt 1 view .LVU288
 1033              		.loc 1 377 10 is_stmt 0 view .LVU289
 1034 0010 0F4A     		ldr	r2, .L75+8
 1035 0012 9342     		cmp	r3, r2
 1036 0014 11D0     		beq	.L74
 1037              	.LVL54:
 1038              	.L67:
 378:Core/Src/tim.c ****   {
 379:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspDeInit 0 */
 380:Core/Src/tim.c **** 
 381:Core/Src/tim.c ****   /* USER CODE END TIM11_MspDeInit 0 */
 382:Core/Src/tim.c ****     /* Peripheral clock disable */
 383:Core/Src/tim.c ****     __HAL_RCC_TIM11_CLK_DISABLE();
 384:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 385:Core/Src/tim.c **** 
 386:Core/Src/tim.c ****   /* USER CODE END TIM11_MspDeInit 1 */
 387:Core/Src/tim.c ****   }
 388:Core/Src/tim.c **** }
 1039              		.loc 1 388 1 view .LVU290
 1040 0016 08BD     		pop	{r3, pc}
 1041              	.LVL55:
 1042              	.L72:
 358:Core/Src/tim.c **** 
 1043              		.loc 1 358 5 is_stmt 1 view .LVU291
 1044 0018 02F50A32 		add	r2, r2, #141312
 1045 001c 136C     		ldr	r3, [r2, #64]
 1046 001e 23F01003 		bic	r3, r3, #16
 1047 0022 1364     		str	r3, [r2, #64]
ARM GAS  /tmp/cco5Y8rg.s 			page 29


 361:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1048              		.loc 1 361 5 view .LVU292
 1049 0024 3620     		movs	r0, #54
 1050              	.LVL56:
 361:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1051              		.loc 1 361 5 is_stmt 0 view .LVU293
 1052 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1053              	.LVL57:
 1054 002a F4E7     		b	.L67
 1055              	.LVL58:
 1056              	.L73:
 372:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 1057              		.loc 1 372 5 is_stmt 1 view .LVU294
 1058 002c 02F57442 		add	r2, r2, #62464
 1059 0030 536C     		ldr	r3, [r2, #68]
 1060 0032 23F40033 		bic	r3, r3, #131072
 1061 0036 5364     		str	r3, [r2, #68]
 1062 0038 EDE7     		b	.L67
 1063              	.L74:
 383:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 1064              		.loc 1 383 5 view .LVU295
 1065 003a 02F57042 		add	r2, r2, #61440
 1066 003e 536C     		ldr	r3, [r2, #68]
 1067 0040 23F48023 		bic	r3, r3, #262144
 1068 0044 5364     		str	r3, [r2, #68]
 1069              		.loc 1 388 1 is_stmt 0 view .LVU296
 1070 0046 E6E7     		b	.L67
 1071              	.L76:
 1072              		.align	2
 1073              	.L75:
 1074 0048 00100040 		.word	1073745920
 1075 004c 00440140 		.word	1073824768
 1076 0050 00480140 		.word	1073825792
 1077              		.cfi_endproc
 1078              	.LFE142:
 1080              		.global	htim11
 1081              		.section	.bss.htim11,"aw",%nobits
 1082              		.align	2
 1085              	htim11:
 1086 0000 00000000 		.space	72
 1086      00000000 
 1086      00000000 
 1086      00000000 
 1086      00000000 
 1087              		.global	htim10
 1088              		.section	.bss.htim10,"aw",%nobits
 1089              		.align	2
 1092              	htim10:
 1093 0000 00000000 		.space	72
 1093      00000000 
 1093      00000000 
 1093      00000000 
 1093      00000000 
 1094              		.global	htim6
 1095              		.section	.bss.htim6,"aw",%nobits
 1096              		.align	2
 1099              	htim6:
ARM GAS  /tmp/cco5Y8rg.s 			page 30


 1100 0000 00000000 		.space	72
 1100      00000000 
 1100      00000000 
 1100      00000000 
 1100      00000000 
 1101              		.global	htim2
 1102              		.section	.bss.htim2,"aw",%nobits
 1103              		.align	2
 1106              	htim2:
 1107 0000 00000000 		.space	72
 1107      00000000 
 1107      00000000 
 1107      00000000 
 1107      00000000 
 1108              		.text
 1109              	.Letext0:
 1110              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1111              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 1112              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1113              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1114              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1115              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1116              		.file 8 "Core/Inc/tim.h"
 1117              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1118              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1119              		.file 11 "Core/Inc/main.h"
 1120              		.file 12 "<built-in>"
ARM GAS  /tmp/cco5Y8rg.s 			page 31


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
     /tmp/cco5Y8rg.s:21     .text.MX_TIM2_Init:00000000 $t
     /tmp/cco5Y8rg.s:27     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/cco5Y8rg.s:137    .text.MX_TIM2_Init:00000060 $d
     /tmp/cco5Y8rg.s:1106   .bss.htim2:00000000 htim2
     /tmp/cco5Y8rg.s:142    .text.MX_TIM6_Init:00000000 $t
     /tmp/cco5Y8rg.s:148    .text.MX_TIM6_Init:00000000 MX_TIM6_Init
     /tmp/cco5Y8rg.s:231    .text.MX_TIM6_Init:00000048 $d
     /tmp/cco5Y8rg.s:1099   .bss.htim6:00000000 htim6
     /tmp/cco5Y8rg.s:237    .text.HAL_TIM_Encoder_MspInit:00000000 $t
     /tmp/cco5Y8rg.s:243    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
     /tmp/cco5Y8rg.s:395    .text.HAL_TIM_Encoder_MspInit:0000009c $d
     /tmp/cco5Y8rg.s:401    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/cco5Y8rg.s:407    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/cco5Y8rg.s:527    .text.HAL_TIM_Base_MspInit:0000007c $d
     /tmp/cco5Y8rg.s:535    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/cco5Y8rg.s:541    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/cco5Y8rg.s:675    .text.HAL_TIM_MspPostInit:00000084 $d
     /tmp/cco5Y8rg.s:683    .text.MX_TIM10_Init:00000000 $t
     /tmp/cco5Y8rg.s:689    .text.MX_TIM10_Init:00000000 MX_TIM10_Init
     /tmp/cco5Y8rg.s:804    .text.MX_TIM10_Init:0000006c $d
     /tmp/cco5Y8rg.s:1092   .bss.htim10:00000000 htim10
     /tmp/cco5Y8rg.s:810    .text.MX_TIM11_Init:00000000 $t
     /tmp/cco5Y8rg.s:816    .text.MX_TIM11_Init:00000000 MX_TIM11_Init
     /tmp/cco5Y8rg.s:931    .text.MX_TIM11_Init:0000006c $d
     /tmp/cco5Y8rg.s:1085   .bss.htim11:00000000 htim11
     /tmp/cco5Y8rg.s:937    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
     /tmp/cco5Y8rg.s:943    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
     /tmp/cco5Y8rg.s:994    .text.HAL_TIM_Encoder_MspDeInit:00000030 $d
     /tmp/cco5Y8rg.s:1001   .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/cco5Y8rg.s:1007   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/cco5Y8rg.s:1074   .text.HAL_TIM_Base_MspDeInit:00000048 $d
     /tmp/cco5Y8rg.s:1082   .bss.htim11:00000000 $d
     /tmp/cco5Y8rg.s:1089   .bss.htim10:00000000 $d
     /tmp/cco5Y8rg.s:1096   .bss.htim6:00000000 $d
     /tmp/cco5Y8rg.s:1103   .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_Base_Init
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
