# Microsemi Physical design constraints file

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Tue May  9 22:21:30 2023 


#
# I/O constraints
#

set_io -port_name ADC_sdio -DIRECTION INOUT -pin_name N2 -fixed false
set_io -port_name DBGport_0 -DIRECTION OUTPUT -pin_name AA3 -fixed false
set_io -port_name DBGport_1 -DIRECTION OUTPUT -pin_name AB5 -fixed false
set_io -port_name DBGport_2 -DIRECTION OUTPUT -pin_name AA5 -fixed false
set_io -port_name DBGport_3 -DIRECTION OUTPUT -pin_name W4 -fixed false
set_io -port_name DBGport_4 -DIRECTION OUTPUT -pin_name AA4 -fixed false
set_io -port_name DBGport_5 -DIRECTION OUTPUT -pin_name AB6 -fixed false
set_io -port_name DBGport_6 -DIRECTION OUTPUT -pin_name V3 -fixed false
set_io -port_name DBGport_7 -DIRECTION OUTPUT -pin_name V4 -fixed false
set_io -port_name LED_1 -DIRECTION OUTPUT -pin_name U11 -fixed false
set_io -port_name LED_2 -DIRECTION OUTPUT -pin_name T5 -fixed false
set_io -port_name LED_3 -DIRECTION OUTPUT -pin_name W8 -fixed false
set_io -port_name LED_4 -DIRECTION OUTPUT -pin_name W9 -fixed false
set_io -port_name RX_0 -DIRECTION INPUT -pin_name U7 -fixed false
set_io -port_name RX_1 -DIRECTION INPUT -pin_name AA9 -fixed false
set_io -port_name TX_0 -DIRECTION OUTPUT -pin_name V9 -fixed false
set_io -port_name TX_1 -DIRECTION OUTPUT -pin_name W5 -fixed false

#
# Core cell constraints
#

set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[11\] -fixed false -x 227 -y 202
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[28\] -fixed false -x 105 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 82 -y 196
set_location -inst_name UART_Protocol_1/mko_0/counter_3_i_0_a2_RNID0PB1\[4\] -fixed false -x 82 -y 165
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0\[13\] -fixed false -x 237 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 142 -y 217
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[32\] -fixed false -x 165 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 135 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[14\] -fixed false -x 176 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 262 -y 190
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[8\] -fixed false -x 79 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 352 -y 199
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[18\] -fixed false -x 139 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 49 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[24\] -fixed false -x 253 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 257 -y 166
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[9\] -fixed false -x 50 -y 216
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 201 -y 181
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[36\] -fixed false -x 194 -y 186
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV -fixed false -x 224 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_10 -fixed false -x 348 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 -fixed false -x 335 -y 202
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[34\] -fixed false -x 111 -y 202
set_location -inst_name UART_Protocol_1/mko_0/counter_5_axb_4 -fixed false -x 81 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 43 -y 199
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[10\] -fixed false -x 262 -y 199
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[7\] -fixed false -x 118 -y 198
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[1\] -fixed false -x 161 -y 169
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[12\] -fixed false -x 85 -y 181
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[26\] -fixed false -x 140 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 101 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[8\] -fixed false -x 39 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 292 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[22\] -fixed false -x 230 -y 186
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[39\] -fixed false -x 238 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 255 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3\[0\] -fixed false -x 150 -y 195
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI3GPP\[10\] -fixed false -x 51 -y 216
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[29\] -fixed false -x 201 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 112 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 153 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 116 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 260 -y 181
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[2\] -fixed false -x 56 -y 202
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[1\] -fixed false -x 114 -y 208
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[6\] -fixed false -x 198 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 298 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[31\] -fixed false -x 62 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 54 -y 181
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 -fixed false -x 158 -y 171
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[14\] -fixed false -x 139 -y 190
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[36\] -fixed false -x 113 -y 184
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 103 -y 199
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[3\] -fixed false -x 144 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 113 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 219 -y 181
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[5\] -fixed false -x 151 -y 168
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[1\] -fixed false -x 217 -y 169
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[4\] -fixed false -x 115 -y 189
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[4\] -fixed false -x 105 -y 195
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[30\] -fixed false -x 102 -y 183
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_4\[0\] -fixed false -x 119 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 61 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[15\] -fixed false -x 173 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 265 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[23\] -fixed false -x 109 -y 210
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 210 -y 184
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0\[2\] -fixed false -x 138 -y 201
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_n1 -fixed false -x 117 -y 195
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5\[0\] -fixed false -x 56 -y 213
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 89 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[8\] -fixed false -x 164 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[15\] -fixed false -x 176 -y 199
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[27\] -fixed false -x 100 -y 184
set_location -inst_name Controler_0/Command_Decoder_0/counter\[7\] -fixed false -x 115 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 29 -y 190
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D -fixed false -x 216 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 190 -y 184
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_5\[11\] -fixed false -x 131 -y 192
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO -fixed false -x 203 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 36 -y 189
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[4\] -fixed false -x 167 -y 187
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[18\] -fixed false -x 239 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 59 -y 208
set_location -inst_name Controler_0/ADI_SPI_0/sclk_4 -fixed false -x 91 -y 186
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 -fixed false -x 146 -y 165
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[9\] -fixed false -x 177 -y 208
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[3\] -fixed false -x 180 -y 211
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[11\] -fixed false -x 155 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 223 -y 181
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[18\] -fixed false -x 162 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[27\] -fixed false -x 81 -y 195
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[34\] -fixed false -x 110 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 62 -y 199
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[3\] -fixed false -x 232 -y 169
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[15\] -fixed false -x 135 -y 199
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 -fixed false -x 12 -y 164
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO\[3\] -fixed false -x 126 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[24\] -fixed false -x 38 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[15\] -fixed false -x 171 -y 193
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[23\] -fixed false -x 145 -y 186
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[30\] -fixed false -x 80 -y 192
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[26\] -fixed false -x 79 -y 202
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[2\] -fixed false -x 98 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_o2 -fixed false -x 232 -y 204
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2\[1\] -fixed false -x 121 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 159 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 183 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 265 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 91 -y 214
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[3\] -fixed false -x 63 -y 214
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[12\] -fixed false -x 190 -y 195
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[5\] -fixed false -x 221 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[30\] -fixed false -x 258 -y 183
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[5\] -fixed false -x 149 -y 202
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[26\] -fixed false -x 44 -y 214
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 190 -y 183
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[7\] -fixed false -x 232 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 193 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[26\] -fixed false -x 99 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 61 -y 187
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[16\] -fixed false -x 47 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 286 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 277 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 290 -y 192
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3\[1\] -fixed false -x 136 -y 201
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[32\] -fixed false -x 116 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[13\] -fixed false -x 189 -y 196
set_location -inst_name UART_Protocol_1/mko_0/counter\[3\] -fixed false -x 51 -y 166
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[20\] -fixed false -x 179 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 248 -y 171
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[13\] -fixed false -x 106 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 100 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 256 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 276 -y 190
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[30\] -fixed false -x 103 -y 172
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[29\] -fixed false -x 124 -y 166
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[3\] -fixed false -x 126 -y 208
set_location -inst_name Controler_0/Command_Decoder_0/counter\[1\] -fixed false -x 109 -y 172
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 -fixed false -x 155 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 240 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 362 -y 199
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[27\] -fixed false -x 118 -y 202
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0\[3\] -fixed false -x 134 -y 201
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[12\] -fixed false -x 156 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 41 -y 190
set_location -inst_name UART_Protocol_1/mko_0/counter\[1\] -fixed false -x 49 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 57 -y 181
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2\[0\] -fixed false -x 117 -y 207
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 -fixed false -x 53 -y 168
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 74 -y 208
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0\[13\] -fixed false -x 195 -y 168
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 -fixed false -x 99 -y 201
set_location -inst_name Controler_0/System_Controler_0/state_reg_ns_0\[0\] -fixed false -x 97 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 45 -y 211
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[5\] -fixed false -x 48 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[5\] -fixed false -x 177 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 80 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 165 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 261 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[1\] -fixed false -x 157 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 30 -y 190
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_6\[0\] -fixed false -x 110 -y 189
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[26\] -fixed false -x 262 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 271 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 258 -y 175
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[31\] -fixed false -x 104 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 269 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 216 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[10\] -fixed false -x 238 -y 196
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 -fixed false -x 107 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2_0_a2_0_a2_0_a2 -fixed false -x 167 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[34\] -fixed false -x 195 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[29\] -fixed false -x 251 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 88 -y 214
set_location -inst_name Controler_0/Command_Decoder_0/ADCSPI_enable_cmd_i_i_a2 -fixed false -x 98 -y 189
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[1\] -fixed false -x 221 -y 175
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[19\] -fixed false -x 162 -y 175
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[17\] -fixed false -x 150 -y 187
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[8\] -fixed false -x 123 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 198 -y 175
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[8\] -fixed false -x 103 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[23\] -fixed false -x 117 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 287 -y 192
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI9ABE1\[0\] -fixed false -x 120 -y 195
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[12\] -fixed false -x 131 -y 187
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 -fixed false -x 307 -y 172
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[5\] -fixed false -x 100 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 186 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 356 -y 202
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[2\] -fixed false -x 130 -y 187
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[1\] -fixed false -x 149 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 63 -y 196
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[28\] -fixed false -x 180 -y 175
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[0\] -fixed false -x 129 -y 187
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[2\] -fixed false -x 48 -y 216
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 108 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[27\] -fixed false -x 211 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[6\] -fixed false -x 172 -y 198
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[3\] -fixed false -x 148 -y 168
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[2\] -fixed false -x 16 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 120 -y 217
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[7\] -fixed false -x 259 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 94 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 40 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 237 -y 184
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[24\] -fixed false -x 78 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 60 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 364 -y 199
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 77 -y 208
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i -fixed false -x 18 -y 210
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO -fixed false -x 92 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 295 -y 171
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[0\] -fixed false -x 150 -y 214
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 361 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 37 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 76 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 195 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 148 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 361 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 134 -y 211
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[0\] -fixed false -x 81 -y 187
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[8\] -fixed false -x 126 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[3\] -fixed false -x 185 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 92 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 137 -y 217
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[10\] -fixed false -x 134 -y 190
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[0\] -fixed false -x 61 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 90 -y 211
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[26\] -fixed false -x 170 -y 211
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[10\] -fixed false -x 125 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[11\] -fixed false -x 167 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[25\] -fixed false -x 250 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 244 -y 187
set_location -inst_name UART_Protocol_0/OR2_0 -fixed false -x 146 -y 213
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 193 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 322 -y 198
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect -fixed false -x 225 -y 205
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 275 -y 169
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[8\] -fixed false -x 185 -y 165
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[4\] -fixed false -x 160 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 242 -y 172
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect -fixed false -x 181 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6\[1\] -fixed false -x 173 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[31\] -fixed false -x 215 -y 199
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[2\] -fixed false -x 138 -y 202
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[19\] -fixed false -x 139 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i -fixed false -x 254 -y 195
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[2\] -fixed false -x 145 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 94 -y 196
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[0\] -fixed false -x 76 -y 193
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[10\] -fixed false -x 262 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[29\] -fixed false -x 108 -y 210
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[12\] -fixed false -x 58 -y 201
set_location -inst_name Controler_0/ADI_SPI_0/counter\[4\] -fixed false -x 64 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 273 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[5\] -fixed false -x 143 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 191 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIE4UO\[0\] -fixed false -x 175 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_middle_0_0_0_a2 -fixed false -x 22 -y 198
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[2\] -fixed false -x 49 -y 217
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[6\] -fixed false -x 46 -y 213
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[3\] -fixed false -x 134 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64RK\[4\] -fixed false -x 259 -y 174
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 -fixed false -x 74 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[10\] -fixed false -x 166 -y 193
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[29\] -fixed false -x 103 -y 183
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[9\] -fixed false -x 130 -y 201
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[0\] -fixed false -x 152 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[9\] -fixed false -x 165 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 49 -y 195
set_location -inst_name Controler_0/System_Controler_0/state_reg\[1\] -fixed false -x 103 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 273 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 -fixed false -x 228 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 74 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 99 -y 192
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[0\] -fixed false -x 220 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[8\] -fixed false -x 189 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 292 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 173 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 183 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 242 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 85 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/INVBLKX1\[0\] -fixed false -x 368 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 280 -y 166
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[2\] -fixed false -x 152 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[30\] -fixed false -x 178 -y 183
set_location -inst_name Controler_0/ADI_SPI_0/counter\[7\] -fixed false -x 67 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 37 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 77 -y 199
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2\[2\] -fixed false -x 115 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 45 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[33\] -fixed false -x 177 -y 180
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2.m1 -fixed false -x 140 -y 186
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect -fixed false -x 203 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 276 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 250 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_18_0_0_0 -fixed false -x 259 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 71 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[14\] -fixed false -x 168 -y 198
set_location -inst_name UART_Protocol_0/mko_0/counter_5_axb_4 -fixed false -x 148 -y 216
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 61 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 43 -y 189
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[2\] -fixed false -x 238 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[10\] -fixed false -x 177 -y 195
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns\[0\] -fixed false -x 314 -y 201
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[7\] -fixed false -x 51 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 216 -y 186
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2\[0\] -fixed false -x 98 -y 201
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[27\] -fixed false -x 222 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 89 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 108 -y 217
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 41 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI04IB1 -fixed false -x 260 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_1 -fixed false -x 164 -y 195
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[7\] -fixed false -x 144 -y 189
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 -fixed false -x 157 -y 219
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[5\] -fixed false -x 34 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[14\] -fixed false -x 243 -y 193
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[16\] -fixed false -x 153 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 259 -y 168
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[26\] -fixed false -x 134 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI4OUE1 -fixed false -x 170 -y 183
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[2\] -fixed false -x 115 -y 208
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 -fixed false -x 77 -y 201
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 94 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 -fixed false -x 73 -y 183
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 -fixed false -x 86 -y 183
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[33\] -fixed false -x 108 -y 184
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 -fixed false -x 154 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 231 -y 180
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[5\] -fixed false -x 151 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 261 -y 189
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 126 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 287 -y 166
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[34\] -fixed false -x 211 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 65 -y 199
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[33\] -fixed false -x 174 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[0\] -fixed false -x 171 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 184 -y 180
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 75 -y 208
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[5\] -fixed false -x 58 -y 216
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 -fixed false -x 217 -y 171
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 353 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[39\] -fixed false -x 228 -y 183
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[21\] -fixed false -x 134 -y 199
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[0\] -fixed false -x 233 -y 169
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[4\] -fixed false -x 77 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO -fixed false -x 253 -y 198
set_location -inst_name Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 -fixed false -x 114 -y 201
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[4\] -fixed false -x 140 -y 196
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2\[3\] -fixed false -x 136 -y 195
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1_iv_0\[12\] -fixed false -x 123 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[10\] -fixed false -x 169 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 68 -y 187
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 -fixed false -x 182 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 365 -y 202
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[14\] -fixed false -x 140 -y 184
set_location -inst_name Controler_0/System_Controler_0/un4_read_signal_0_a3 -fixed false -x 138 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 203 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[18\] -fixed false -x 91 -y 181
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[3\] -fixed false -x 180 -y 183
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[16\] -fixed false -x 89 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 297 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 189 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[28\] -fixed false -x 184 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 178 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[37\] -fixed false -x 194 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[12\] -fixed false -x 182 -y 195
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int -fixed false -x 19 -y 208
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 205 -y 184
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 -fixed false -x 223 -y 168
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[28\] -fixed false -x 106 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[3\] -fixed false -x 181 -y 198
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[22\] -fixed false -x 154 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 261 -y 169
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[1\] -fixed false -x 154 -y 166
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 -fixed false -x 91 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 15 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 233 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[11\] -fixed false -x 217 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 283 -y 199
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[0\] -fixed false -x 219 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 249 -y 187
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 93 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[35\] -fixed false -x 197 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 202 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 298 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[3\] -fixed false -x 89 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 55 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 305 -y 169
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[18\] -fixed false -x 78 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 265 -y 184
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 118 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 70 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[28\] -fixed false -x 270 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[7\] -fixed false -x 189 -y 202
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed false -x 16 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 220 -y 181
set_location -inst_name UART_Protocol_0/mko_0/counter\[8\] -fixed false -x 160 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[6\] -fixed false -x 190 -y 199
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2\[1\] -fixed false -x 233 -y 174
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[10\] -fixed false -x 83 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 97 -y 213
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 199 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 283 -y 166
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[3\] -fixed false -x 57 -y 217
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[4\] -fixed false -x 111 -y 196
set_location -inst_name UART_Protocol_0/mko_0/counter\[22\] -fixed false -x 174 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 275 -y 181
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[4\] -fixed false -x 148 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 55 -y 196
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[11\] -fixed false -x 227 -y 208
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[1\] -fixed false -x 117 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_6 -fixed false -x 300 -y 198
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[3\] -fixed false -x 228 -y 208
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[0\] -fixed false -x 109 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 78 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 260 -y 190
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 -fixed false -x 224 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 91 -y 196
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 -fixed false -x 300 -y 171
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[2\] -fixed false -x 66 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[16\] -fixed false -x 251 -y 196
set_location -inst_name UART_Protocol_1/mko_0/counter\[10\] -fixed false -x 58 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJQK\[0\] -fixed false -x 275 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 202 -y 181
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[3\] -fixed false -x 235 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 171 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 192 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 234 -y 187
set_location -inst_name Controler_0/Command_Decoder_0/counter\[28\] -fixed false -x 136 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 219 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[2\] -fixed false -x 160 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 56 -y 199
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\] -fixed false -x 31 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 281 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 316 -y 199
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0\[12\] -fixed false -x 127 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 295 -y 165
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[6\] -fixed false -x 70 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 99 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[13\] -fixed false -x 164 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[8\] -fixed false -x 237 -y 193
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[21\] -fixed false -x 143 -y 187
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[13\] -fixed false -x 60 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 119 -y 214
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[30\] -fixed false -x 109 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 66 -y 192
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 -fixed false -x 222 -y 171
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[2\] -fixed false -x 79 -y 189
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[0\] -fixed false -x 126 -y 190
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[28\] -fixed false -x 113 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[6\] -fixed false -x 193 -y 201
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 73 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 218 -y 183
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 -fixed false -x 321 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[5\] -fixed false -x 183 -y 202
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[22\] -fixed false -x 82 -y 202
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[4\] -fixed false -x 75 -y 214
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[7\] -fixed false -x 175 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 300 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 125 -y 217
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 -fixed false -x 320 -y 166
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO -fixed false -x 130 -y 207
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data35_0_a2 -fixed false -x 128 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 251 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 252 -y 183
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 99 -y 199
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector6_i_o7_0 -fixed false -x 105 -y 186
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[2\] -fixed false -x 174 -y 169
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[3\] -fixed false -x 30 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[16\] -fixed false -x 251 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 186 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[29\] -fixed false -x 213 -y 199
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[3\] -fixed false -x 221 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 102 -y 220
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[25\] -fixed false -x 148 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 251 -y 184
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 -fixed false -x 190 -y 168
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 -fixed false -x 219 -y 171
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[8\] -fixed false -x 50 -y 214
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[0\] -fixed false -x 204 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 252 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[15\] -fixed false -x 295 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un2_we_i_1 -fixed false -x 329 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 48 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 266 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[4\] -fixed false -x 90 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 185 -y 187
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[31\] -fixed false -x 126 -y 166
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\] -fixed false -x 29 -y 208
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[11\] -fixed false -x 238 -y 175
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[31\] -fixed false -x 261 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 241 -y 189
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_4_fast\[3\] -fixed false -x 144 -y 201
set_location -inst_name UART_Protocol_1/mko_0/counter\[11\] -fixed false -x 59 -y 166
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[27\] -fixed false -x 259 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 267 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[22\] -fixed false -x 173 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i -fixed false -x 261 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 42 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_2_tz\[0\] -fixed false -x 227 -y 204
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 211 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 84 -y 214
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 274 -y 169
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[9\] -fixed false -x 236 -y 172
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_n3 -fixed false -x 110 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 285 -y 190
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_CDb -fixed false -x 130 -y 193
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[21\] -fixed false -x 104 -y 202
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[4\] -fixed false -x 220 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[17\] -fixed false -x 173 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/INVBLKY1\[0\] -fixed false -x 369 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[31\] -fixed false -x 115 -y 210
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[3\] -fixed false -x 78 -y 214
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8 -fixed false -x 239 -y 198
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[28\] -fixed false -x 79 -y 213
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[19\] -fixed false -x 72 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIT4ND -fixed false -x 335 -y 201
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_6_0dflt -fixed false -x 101 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 47 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[5\] -fixed false -x 161 -y 193
set_location -inst_name Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable -fixed false -x 229 -y 183
set_location -inst_name Controler_0/Command_Decoder_0/counter\[10\] -fixed false -x 118 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 227 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 142 -y 181
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[1\] -fixed false -x 145 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[3\] -fixed false -x 69 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 86 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 184 -y 175
set_location -inst_name UART_Protocol_0/mko_0/counter\[10\] -fixed false -x 162 -y 217
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1\[8\] -fixed false -x 125 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[28\] -fixed false -x 92 -y 210
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[6\] -fixed false -x 150 -y 202
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 110 -y 181
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[24\] -fixed false -x 45 -y 213
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 278 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[29\] -fixed false -x 84 -y 195
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[4\] -fixed false -x 220 -y 208
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[17\] -fixed false -x 162 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[12\] -fixed false -x 168 -y 193
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 80 -y 208
set_location -inst_name Controler_0/Command_Decoder_0/counter\[23\] -fixed false -x 131 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[14\] -fixed false -x 139 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[11\] -fixed false -x 219 -y 190
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 -fixed false -x 209 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 170 -y 181
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 -fixed false -x 112 -y 174
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[12\] -fixed false -x 202 -y 169
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[5\] -fixed false -x 17 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 63 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[7\] -fixed false -x 200 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[1\] -fixed false -x 233 -y 205
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 259 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 42 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 289 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 270 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 78 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 230 -y 184
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[3\] -fixed false -x 318 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 246 -y 184
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 -fixed false -x 103 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 286 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 358 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[27\] -fixed false -x 87 -y 210
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed false -x 191 -y 171
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[4\] -fixed false -x 229 -y 208
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[5\] -fixed false -x 182 -y 211
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[2\] -fixed false -x 190 -y 166
set_location -inst_name Controler_0/Command_Decoder_0/counter\[3\] -fixed false -x 111 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_8 -fixed false -x 349 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 117 -y 217
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[3\] -fixed false -x 205 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[9\] -fixed false -x 226 -y 190
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\] -fixed false -x 170 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 115 -y 214
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[15\] -fixed false -x 136 -y 184
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 -fixed false -x 114 -y 174
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[10\] -fixed false -x 57 -y 201
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[8\] -fixed false -x 130 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 76 -y 196
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed false -x 97 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 247 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[5\] -fixed false -x 228 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3 -fixed false -x 169 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 56 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 98 -y 219
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 272 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[12\] -fixed false -x 80 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 48 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[25\] -fixed false -x 114 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[21\] -fixed false -x 205 -y 199
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 -fixed false -x 163 -y 168
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[10\] -fixed false -x 124 -y 202
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[2\] -fixed false -x 113 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 274 -y 184
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT -fixed false -x 1154 -y 162
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 -fixed false -x 155 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 236 -y 186
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 -fixed false -x 579 -y 231
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[8\] -fixed false -x 229 -y 174
set_location -inst_name UART_Protocol_0/mko_0/counter\[11\] -fixed false -x 163 -y 217
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 287 -y 171
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 113 -y 181
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[1\] -fixed false -x 115 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 60 -y 196
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 -fixed false -x 181 -y 171
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[11\] -fixed false -x 106 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[21\] -fixed false -x 60 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[12\] -fixed false -x 182 -y 196
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[15\] -fixed false -x 159 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 254 -y 186
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[17\] -fixed false -x 78 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[7\] -fixed false -x 223 -y 202
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2.m7_0 -fixed false -x 97 -y 186
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[11\] -fixed false -x 49 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 257 -y 184
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[12\] -fixed false -x 107 -y 166
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[3\] -fixed false -x 124 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[23\] -fixed false -x 61 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 91 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 280 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 67 -y 189
set_location -inst_name Controler_0/Command_Decoder_0/Not_Decode_Value -fixed false -x 96 -y 187
set_location -inst_name Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 -fixed false -x 74 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[15\] -fixed false -x 367 -y 199
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[1\] -fixed false -x 68 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 71 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[20\] -fixed false -x 61 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 100 -y 214
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[15\] -fixed false -x 245 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 -fixed false -x 226 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 76 -y 217
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 74 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[2\] -fixed false -x 158 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 59 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 247 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6\[8\] -fixed false -x 182 -y 201
set_location -inst_name UART_Protocol_1/mko_0/counter\[14\] -fixed false -x 62 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 101 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 129 -y 216
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg\[4\] -fixed false -x 110 -y 193
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[31\] -fixed false -x 66 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 234 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 175 -y 181
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[3\] -fixed false -x 57 -y 216
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[0\] -fixed false -x 204 -y 169
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[4\] -fixed false -x 110 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 282 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2_0_a2_0_a2_0_a2 -fixed false -x 165 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 271 -y 169
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 76 -y 208
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6\[0\] -fixed false -x 59 -y 216
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[6\] -fixed false -x 162 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 288 -y 169
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[31\] -fixed false -x 205 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset -fixed false -x 148 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 278 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[11\] -fixed false -x 184 -y 201
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[20\] -fixed false -x 164 -y 211
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK -fixed false -x 75 -y 186
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNICCUF\[2\] -fixed false -x 127 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 218 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[16\] -fixed false -x 320 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 136 -y 211
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[30\] -fixed false -x 102 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[3\] -fixed false -x 204 -y 196
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_Z\[0\] -fixed false -x 98 -y 202
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[9\] -fixed false -x 128 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa -fixed false -x 225 -y 192
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 -fixed false -x 171 -y 165
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[25\] -fixed false -x 209 -y 199
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[33\] -fixed false -x 109 -y 184
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[4\] -fixed false -x 26 -y 211
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[5\] -fixed false -x 257 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 272 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 60 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 91 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable -fixed false -x 276 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 283 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 24 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 238 -y 181
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[12\] -fixed false -x 202 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 242 -y 181
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[28\] -fixed false -x 113 -y 201
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 -fixed false -x 102 -y 168
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[0\] -fixed false -x 97 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 287 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 163 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 241 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_3_a2_3_a3_0_a2 -fixed false -x 166 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 25 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 60 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 110 -y 213
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 36 -y 193
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[35\] -fixed false -x 215 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 32 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 36 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 243 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx -fixed false -x 12 -y 211
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[5\] -fixed false -x 152 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 68 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 52 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 250 -y 181
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[4\] -fixed false -x 56 -y 217
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO\[0\] -fixed false -x 208 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 64 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 60 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIDS4\[0\] -fixed false -x 59 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[37\] -fixed false -x 203 -y 181
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[6\] -fixed false -x 229 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 50 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 56 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 183 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 141 -y 214
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIGMLH\[4\] -fixed false -x 151 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 216 -y 184
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[13\] -fixed false -x 71 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 186 -y 180
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 -fixed false -x 12 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 38 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 -fixed false -x 194 -y 195
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[5\] -fixed false -x 69 -y 214
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[14\] -fixed false -x 37 -y 214
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0\[0\] -fixed false -x 208 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 86 -y 214
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_Z\[3\] -fixed false -x 116 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 62 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[14\] -fixed false -x 195 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[38\] -fixed false -x 222 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[5\] -fixed false -x 228 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 141 -y 213
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483\[4\] -fixed false -x 106 -y 180
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_2\[0\] -fixed false -x 59 -y 213
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[28\] -fixed false -x 263 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[32\] -fixed false -x 241 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[2\] -fixed false -x 179 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[23\] -fixed false -x 96 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[3\] -fixed false -x 232 -y 193
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[13\] -fixed false -x 245 -y 175
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[3\] -fixed false -x 63 -y 213
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[14\] -fixed false -x 158 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 194 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[3\] -fixed false -x 254 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[15\] -fixed false -x 176 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 49 -y 189
set_location -inst_name Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_12 -fixed false -x 155 -y 186
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[19\] -fixed false -x 72 -y 214
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit\[0\] -fixed false -x 184 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 -fixed false -x 93 -y 186
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[11\] -fixed false -x 97 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[33\] -fixed false -x 269 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 268 -y 187
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 129 -y 181
set_location -inst_name UART_Protocol_0/mko_0/counter\[14\] -fixed false -x 166 -y 217
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 258 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[2\] -fixed false -x 208 -y 195
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece\[1\] -fixed false -x 166 -y 165
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 -fixed false -x 130 -y 165
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 321 -y 198
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[3\] -fixed false -x 110 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 196 -y 184
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0\[13\] -fixed false -x 198 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 291 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[26\] -fixed false -x 182 -y 193
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 111 -y 181
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[23\] -fixed false -x 80 -y 201
set_location -inst_name Controler_0/Command_Decoder_0/counter\[11\] -fixed false -x 119 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[6\] -fixed false -x 60 -y 192
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[18\] -fixed false -x 91 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i_0 -fixed false -x 253 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 237 -y 186
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[38\] -fixed false -x 235 -y 183
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 -fixed false -x 217 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 94 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 189 -y 181
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[4\] -fixed false -x 306 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[24\] -fixed false -x 97 -y 172
set_location -inst_name Controler_0/Command_Decoder_0/counter\[30\] -fixed false -x 138 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[1\] -fixed false -x 164 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 270 -y 181
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[17\] -fixed false -x 132 -y 193
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns\[1\] -fixed false -x 321 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 144 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 46 -y 208
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[9\] -fixed false -x 104 -y 166
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[35\] -fixed false -x 108 -y 202
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_n2 -fixed false -x 60 -y 216
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 94 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 306 -y 199
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[4\] -fixed false -x 108 -y 199
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[22\] -fixed false -x 170 -y 175
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[6\] -fixed false -x 174 -y 208
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[3\] -fixed false -x 255 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 131 -y 217
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[0\] -fixed false -x 23 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 250 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 99 -y 220
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[1\] -fixed false -x 204 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 47 -y 199
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[9\] -fixed false -x 311 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 159 -y 180
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[9\] -fixed false -x 75 -y 193
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[6\] -fixed false -x 258 -y 202
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2\[0\] -fixed false -x 203 -y 168
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[13\] -fixed false -x 157 -y 211
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 128 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 272 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 279 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[8\] -fixed false -x 81 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 56 -y 195
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[2\] -fixed false -x 62 -y 217
set_location -inst_name Controler_0/REGISTERS_0/state_reg_RNO\[5\] -fixed false -x 129 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 145 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 281 -y 187
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[4\] -fixed false -x 75 -y 213
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 -fixed false -x 102 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 54 -y 189
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[0\] -fixed false -x 109 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[27\] -fixed false -x 100 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 275 -y 187
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 213 -y 184
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[6\] -fixed false -x 119 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 266 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[6\] -fixed false -x 79 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 52 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 69 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 358 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[11\] -fixed false -x 167 -y 193
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2 -fixed false -x 92 -y 183
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[0\] -fixed false -x 190 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[20\] -fixed false -x 80 -y 210
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[5\] -fixed false -x 178 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[25\] -fixed false -x 111 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[11\] -fixed false -x 229 -y 205
set_location -inst_name Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_20 -fixed false -x 158 -y 186
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[2\] -fixed false -x 102 -y 187
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5\[0\] -fixed false -x 122 -y 198
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2\[8\] -fixed false -x 117 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 301 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 278 -y 187
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 102 -y 199
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[6\] -fixed false -x 109 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 272 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 17 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 63 -y 193
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 -fixed false -x 75 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[6\] -fixed false -x 171 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[13\] -fixed false -x 178 -y 195
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_1\[6\] -fixed false -x 135 -y 195
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[29\] -fixed false -x 195 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 -fixed false -x 339 -y 202
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[11\] -fixed false -x 238 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 152 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 275 -y 183
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[18\] -fixed false -x 113 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[4\] -fixed false -x 208 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset -fixed false -x 147 -y 196
set_location -inst_name Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 -fixed false -x 87 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_1\[0\] -fixed false -x 220 -y 204
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[22\] -fixed false -x 151 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 357 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 241 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[10\] -fixed false -x 230 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 271 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 200 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 28 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 64 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 88 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 103 -y 214
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[7\] -fixed false -x 65 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 267 -y 187
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[36\] -fixed false -x 111 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[15\] -fixed false -x 241 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 46 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 315 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 306 -y 169
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 109 -y 181
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[25\] -fixed false -x 120 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 98 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[8\] -fixed false -x 180 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 304 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 184 -y 184
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 -fixed false -x 577 -y 14
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[1\] -fixed false -x 160 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[12\] -fixed false -x 78 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 106 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 249 -y 180
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[4\] -fixed false -x 232 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 265 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect -fixed false -x 217 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[2\] -fixed false -x 51 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[5\] -fixed false -x 189 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/fwft_Q_r\[0\] -fixed false -x 317 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 237 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[7\] -fixed false -x 171 -y 189
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[2\] -fixed false -x 79 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 236 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 258 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 55 -y 195
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[3\] -fixed false -x 82 -y 214
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[2\] -fixed false -x 206 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 270 -y 184
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNIFGUM\[0\] -fixed false -x 127 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 52 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 147 -y 183
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[4\] -fixed false -x 150 -y 168
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[9\] -fixed false -x 135 -y 190
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[3\] -fixed false -x 156 -y 187
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\]/U0_RGB1 -fixed false -x 580 -y 233
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[10\] -fixed false -x 194 -y 199
set_location -inst_name Controler_0/Command_Decoder_0/counter\[2\] -fixed false -x 110 -y 172
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[30\] -fixed false -x 41 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 48 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[3\] -fixed false -x 187 -y 199
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[4\] -fixed false -x 120 -y 190
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[1\] -fixed false -x 122 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 44 -y 202
set_location -inst_name Controler_0/Command_Decoder_0/counter\[16\] -fixed false -x 124 -y 172
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[12\] -fixed false -x 232 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 115 -y 211
set_location -inst_name Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_17 -fixed false -x 144 -y 186
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[10\] -fixed false -x 154 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 14 -y 199
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[37\] -fixed false -x 112 -y 184
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[15\] -fixed false -x 242 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 193 -y 183
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[7\] -fixed false -x 233 -y 171
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[3\] -fixed false -x 156 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[6\] -fixed false -x 197 -y 195
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 -fixed false -x 89 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[9\] -fixed false -x 165 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 202 -y 184
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 -fixed false -x 34 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 286 -y 169
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[18\] -fixed false -x 78 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 96 -y 214
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[14\] -fixed false -x 140 -y 183
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 -fixed false -x 88 -y 174
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[6\] -fixed false -x 135 -y 184
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[3\] -fixed false -x 177 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 173 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[27\] -fixed false -x 86 -y 210
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[8\] -fixed false -x 129 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 70 -y 196
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o2\[23\] -fixed false -x 138 -y 192
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0\[13\] -fixed false -x 142 -y 198
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[2\] -fixed false -x 234 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 228 -y 184
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 -fixed false -x 101 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 105 -y 217
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[6\] -fixed false -x 258 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 54 -y 190
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 -fixed false -x 55 -y 216
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[35\] -fixed false -x 262 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 280 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 155 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 145 -y 184
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[3\] -fixed false -x 126 -y 193
set_location -inst_name Controler_0/ADI_SPI_0/op_eq.divider_enable38 -fixed false -x 69 -y 183
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Last_Byte -fixed false -x 118 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 48 -y 189
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[5\] -fixed false -x 197 -y 211
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect -fixed false -x 193 -y 208
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[0\] -fixed false -x 53 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 146 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 71 -y 217
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[25\] -fixed false -x 77 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 51 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_o2 -fixed false -x 104 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 69 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 192 -y 187
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[16\] -fixed false -x 71 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[8\] -fixed false -x 231 -y 195
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 116 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[17\] -fixed false -x 90 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 19 -y 199
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[6\] -fixed false -x 70 -y 213
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 -fixed false -x 222 -y 168
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[29\] -fixed false -x 117 -y 201
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[3\] -fixed false -x 103 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 79 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 61 -y 192
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[10\] -fixed false -x 127 -y 187
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[0\] -fixed false -x 222 -y 169
set_location -inst_name CFG0_GND_INST -fixed false -x 176 -y 165
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[2\] -fixed false -x 167 -y 169
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[6\] -fixed false -x 150 -y 172
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[13\] -fixed false -x 132 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 266 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[11\] -fixed false -x 63 -y 195
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[1\] -fixed false -x 149 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[13\] -fixed false -x 186 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[26\] -fixed false -x 255 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 95 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 223 -y 187
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[7\] -fixed false -x 145 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 270 -y 186
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[20\] -fixed false -x 160 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 188 -y 175
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[7\] -fixed false -x 181 -y 183
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI6U9N -fixed false -x 115 -y 198
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 -fixed false -x 228 -y 168
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[10\] -fixed false -x 130 -y 184
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_1\[7\] -fixed false -x 132 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 289 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 68 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 36 -y 190
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[7\] -fixed false -x 112 -y 196
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 -fixed false -x 141 -y 171
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 -fixed false -x 87 -y 174
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 -fixed false -x 196 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 72 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 43 -y 201
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[4\] -fixed false -x 115 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 16 -y 199
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1_0\[11\] -fixed false -x 123 -y 192
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_a2\[2\] -fixed false -x 318 -y 201
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[1\] -fixed false -x 55 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 67 -y 190
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int -fixed false -x 226 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 253 -y 189
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[19\] -fixed false -x 148 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 284 -y 187
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[27\] -fixed false -x 171 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 50 -y 208
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2_0\[0\] -fixed false -x 322 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 221 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 138 -y 180
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[17\] -fixed false -x 65 -y 202
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[0\] -fixed false -x 230 -y 169
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[4\] -fixed false -x 148 -y 172
set_location -inst_name UART_Protocol_1/mko_0/counter\[25\] -fixed false -x 73 -y 166
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[1\] -fixed false -x 124 -y 193
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0\[0\] -fixed false -x 147 -y 165
set_location -inst_name Controler_0/Command_Decoder_0/counter\[31\] -fixed false -x 139 -y 172
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[26\] -fixed false -x 79 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 202 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 239 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 241 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 -fixed false -x 196 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[29\] -fixed false -x 185 -y 193
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 -fixed false -x 52 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 112 -y 220
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[5\] -fixed false -x 257 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 289 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 64 -y 208
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 -fixed false -x 124 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 185 -y 175
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[24\] -fixed false -x 138 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 188 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 231 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 139 -y 210
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[31\] -fixed false -x 181 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[13\] -fixed false -x 187 -y 196
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[4\] -fixed false -x 183 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 239 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert -fixed false -x 268 -y 198
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIOJND\[12\] -fixed false -x 87 -y 213
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[1\] -fixed false -x 74 -y 192
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 -fixed false -x 305 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[14\] -fixed false -x 170 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 43 -y 190
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[1\] -fixed false -x 138 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 42 -y 195
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 -fixed false -x 220 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 105 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 295 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[4\] -fixed false -x 189 -y 195
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[4\] -fixed false -x 205 -y 171
set_location -inst_name Controler_0/Command_Decoder_0/cmd_ID\[1\] -fixed false -x 141 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 284 -y 199
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[4\] -fixed false -x 215 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 89 -y 214
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 70 -y 187
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[3\] -fixed false -x 237 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 125 -y 220
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 268 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 183 -y 175
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[0\] -fixed false -x 73 -y 181
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 112 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 248 -y 172
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 -fixed false -x 187 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 50 -y 192
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[3\] -fixed false -x 25 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 91 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 105 -y 220
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 61 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[33\] -fixed false -x 264 -y 180
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[5\] -fixed false -x 116 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 299 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 309 -y 169
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[14\] -fixed false -x 109 -y 166
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[3\] -fixed false -x 14 -y 208
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[20\] -fixed false -x 96 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 91 -y 193
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[9\] -fixed false -x 135 -y 189
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 -fixed false -x 100 -y 168
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[2\] -fixed false -x 186 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[28\] -fixed false -x 144 -y 183
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[0\] -fixed false -x 126 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 167 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3 -fixed false -x 297 -y 198
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[21\] -fixed false -x 165 -y 211
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[28\] -fixed false -x 172 -y 211
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[24\] -fixed false -x 82 -y 192
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[2\] -fixed false -x 212 -y 195
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[14\] -fixed false -x 87 -y 181
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_0\[2\] -fixed false -x 111 -y 192
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[5\] -fixed false -x 58 -y 217
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[12\] -fixed false -x 228 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 327 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 247 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 143 -y 211
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[31\] -fixed false -x 104 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 45 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 245 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 259 -y 189
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[9\] -fixed false -x 121 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 36 -y 208
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 78 -y 208
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[12\] -fixed false -x 74 -y 214
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 206 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 31 -y 189
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[5\] -fixed false -x 17 -y 211
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[1\] -fixed false -x 112 -y 199
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2\[3\] -fixed false -x 234 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[38\] -fixed false -x 236 -y 183
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[6\] -fixed false -x 114 -y 199
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_Z\[0\] -fixed false -x 115 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_18_0_0 -fixed false -x 260 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 246 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 86 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 67 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[11\] -fixed false -x 213 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 266 -y 166
set_location -inst_name UART_Protocol_0/mko_0/counter\[20\] -fixed false -x 172 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 287 -y 190
set_location -inst_name Controler_0/Command_Decoder_0/cmd_status_err -fixed false -x 116 -y 184
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa -fixed false -x 226 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 143 -y 220
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[29\] -fixed false -x 92 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 189 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[9\] -fixed false -x 191 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 174 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 70 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[3\] -fixed false -x 159 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 121 -y 219
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[1\] -fixed false -x 215 -y 195
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 -fixed false -x 228 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 158 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 65 -y 208
set_location -inst_name Controler_0/Command_Decoder_0/counter\[29\] -fixed false -x 137 -y 172
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[7\] -fixed false -x 139 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3 -fixed false -x 175 -y 195
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 -fixed false -x 512 -y 2
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[6\] -fixed false -x 46 -y 214
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 97 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 111 -y 217
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_o2_0\[6\] -fixed false -x 109 -y 189
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[2\] -fixed false -x 169 -y 166
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[11\] -fixed false -x 217 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 273 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 231 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[1\] -fixed false -x 157 -y 202
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 -fixed false -x 118 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[11\] -fixed false -x 213 -y 196
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[17\] -fixed false -x 70 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[6\] -fixed false -x 239 -y 195
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1_iv_0\[14\] -fixed false -x 136 -y 198
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO -fixed false -x 20 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 334 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[12\] -fixed false -x 220 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_12 -fixed false -x 301 -y 198
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[12\] -fixed false -x 104 -y 195
set_location -inst_name UART_Protocol_1/mko_0/counter\[4\] -fixed false -x 52 -y 166
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 -fixed false -x 165 -y 165
set_location -inst_name UART_Protocol_1/OR2_0 -fixed false -x 76 -y 165
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[30\] -fixed false -x 109 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[19\] -fixed false -x 242 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[7\] -fixed false -x 189 -y 201
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[4\] -fixed false -x 172 -y 208
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[3\] -fixed false -x 30 -y 211
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[0\] -fixed false -x 60 -y 214
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4\[3\] -fixed false -x 153 -y 168
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[2\] -fixed false -x 223 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[14\] -fixed false -x 176 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[35\] -fixed false -x 199 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[24\] -fixed false -x 171 -y 183
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[3\] -fixed false -x 135 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[1\] -fixed false -x 171 -y 201
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[0\] -fixed false -x 109 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO -fixed false -x 324 -y 201
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[21\] -fixed false -x 132 -y 186
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[4\] -fixed false -x 142 -y 202
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 -fixed false -x 211 -y 171
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\] -fixed false -x 160 -y 172
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[39\] -fixed false -x 115 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable -fixed false -x 153 -y 196
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[7\] -fixed false -x 77 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 31 -y 202
set_location -inst_name UART_Protocol_0/mko_0/counter\[21\] -fixed false -x 173 -y 217
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[8\] -fixed false -x 176 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 69 -y 190
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[2\] -fixed false -x 56 -y 201
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[10\] -fixed false -x 214 -y 180
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[18\] -fixed false -x 141 -y 192
set_location -inst_name UART_Protocol_1/mko_0/counter_3_i_0_a2\[4\] -fixed false -x 77 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 186 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 249 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[15\] -fixed false -x 219 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[32\] -fixed false -x 164 -y 180
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[11\] -fixed false -x 58 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 227 -y 181
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[26\] -fixed false -x 44 -y 213
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece\[1\] -fixed false -x 223 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 106 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 45 -y 193
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa -fixed false -x 172 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[36\] -fixed false -x 248 -y 181
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[2\] -fixed false -x 43 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 138 -y 211
set_location -inst_name UART_Protocol_1/mko_0/counter\[23\] -fixed false -x 71 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 235 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 153 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[28\] -fixed false -x 212 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 355 -y 199
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[8\] -fixed false -x 126 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 240 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 100 -y 220
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[5\] -fixed false -x 109 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 44 -y 193
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[38\] -fixed false -x 125 -y 184
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[34\] -fixed false -x 110 -y 183
set_location -inst_name UART_Protocol_1/mko_0/counter\[7\] -fixed false -x 55 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 112 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 265 -y 181
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[32\] -fixed false -x 101 -y 184
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx -fixed false -x 129 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 58 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO -fixed false -x 265 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 64 -y 196
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[0\] -fixed false -x 108 -y 208
set_location -inst_name UART_Protocol_0/mko_0/counter\[0\] -fixed false -x 152 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 108 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 330 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[1\] -fixed false -x 174 -y 202
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[9\] -fixed false -x 75 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[11\] -fixed false -x 93 -y 210
set_location -inst_name UART_Protocol_0/mko_0/counter\[2\] -fixed false -x 154 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 96 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[6\] -fixed false -x 170 -y 198
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[30\] -fixed false -x 125 -y 166
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 -fixed false -x 164 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 105 -y 210
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3\[23\] -fixed false -x 143 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 158 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 74 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 310 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 34 -y 202
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[13\] -fixed false -x 106 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 275 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 115 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[12\] -fixed false -x 218 -y 195
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe -fixed false -x 153 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 43 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 55 -y 210
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_6_2dflt -fixed false -x 102 -y 186
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO -fixed false -x 225 -y 204
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 264 -y 193
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[10\] -fixed false -x 226 -y 208
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_dummy\[0\] -fixed false -x 127 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[5\] -fixed false -x 90 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[7\] -fixed false -x 193 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[0\] -fixed false -x 156 -y 202
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[12\] -fixed false -x 130 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 109 -y 214
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 44 -y 195
set_location -inst_name Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 -fixed false -x 298 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 180 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 284 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 63 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 16 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 117 -y 214
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[2\] -fixed false -x 174 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI62IB1\[0\] -fixed false -x 71 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 291 -y 169
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain\[1\] -fixed false -x 256 -y 172
set_location -inst_name Controler_0/System_Controler_0/un4_read_signal_0_a3_4 -fixed false -x 142 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2 -fixed false -x 340 -y 201
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[31\] -fixed false -x 107 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[13\] -fixed false -x 187 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 243 -y 183
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[1\] -fixed false -x 191 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 49 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 148 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 135 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[20\] -fixed false -x 93 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 267 -y 193
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0\[6\] -fixed false -x 133 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[27\] -fixed false -x 256 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[2\] -fixed false -x 158 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 233 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 255 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[39\] -fixed false -x 239 -y 184
set_location -inst_name Controler_0/Command_Decoder_0/TRG_enable_cmd_i_i_a2 -fixed false -x 104 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 294 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 263 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[6\] -fixed false -x 213 -y 171
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2\[0\] -fixed false -x 32 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[16\] -fixed false -x 245 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 307 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE5E51\[0\] -fixed false -x 107 -y 207
set_location -inst_name Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty -fixed false -x 204 -y 180
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed false -x 103 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 198 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 97 -y 220
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 65 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[0\] -fixed false -x 90 -y 192
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6\[3\] -fixed false -x 181 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 85 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 286 -y 199
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 -fixed false -x 146 -y 216
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 253 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 259 -y 166
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[2\] -fixed false -x 29 -y 210
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[20\] -fixed false -x 96 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 13 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 33 -y 202
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[24\] -fixed false -x 136 -y 187
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[18\] -fixed false -x 63 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[2\] -fixed false -x 87 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 234 -y 184
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[12\] -fixed false -x 58 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 59 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 192 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 186 -y 184
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[3\] -fixed false -x 147 -y 211
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[4\] -fixed false -x 205 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQOGR1\[4\] -fixed false -x 258 -y 174
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 -fixed false -x 181 -y 165
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[0\] -fixed false -x 61 -y 214
set_location -inst_name UART_Protocol_0/mko_0/counter\[24\] -fixed false -x 176 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 104 -y 217
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 168 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 84 -y 211
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[9\] -fixed false -x 225 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 106 -y 193
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[30\] -fixed false -x 236 -y 175
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0\[2\] -fixed false -x 139 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 296 -y 184
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[13\] -fixed false -x 108 -y 166
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 -fixed false -x 117 -y 168
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[2\] -fixed false -x 111 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[34\] -fixed false -x 246 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 41 -y 199
set_location -inst_name UART_Protocol_1/mko_0/counter\[2\] -fixed false -x 50 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 237 -y 180
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[5\] -fixed false -x 103 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 236 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3\[1\] -fixed false -x 222 -y 204
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_RNO\[0\] -fixed false -x 150 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 104 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 283 -y 187
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[8\] -fixed false -x 260 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 265 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 267 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[10\] -fixed false -x 174 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4\[0\] -fixed false -x 171 -y 195
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[10\] -fixed false -x 105 -y 166
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[1\] -fixed false -x 173 -y 166
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data24_0_a2 -fixed false -x 136 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 132 -y 220
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[2\] -fixed false -x 145 -y 189
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[0\] -fixed false -x 214 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 257 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 51 -y 211
set_location -inst_name Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 -fixed false -x 62 -y 180
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_dummy\[2\] -fixed false -x 131 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 242 -y 187
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[12\] -fixed false -x 85 -y 172
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[22\] -fixed false -x 199 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 107 -y 213
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[4\] -fixed false -x 68 -y 213
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg\[0\] -fixed false -x 180 -y 169
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[4\] -fixed false -x 256 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[4\] -fixed false -x 167 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[9\] -fixed false -x 238 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_10 -fixed false -x 348 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 77 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 153 -y 180
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[11\] -fixed false -x 49 -y 202
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[3\] -fixed false -x 171 -y 208
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[9\] -fixed false -x 186 -y 211
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[26\] -fixed false -x 172 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 67 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 249 -y 183
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[7\] -fixed false -x 115 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[23\] -fixed false -x 179 -y 193
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[23\] -fixed false -x 260 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 311 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[11\] -fixed false -x 84 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[6\] -fixed false -x 162 -y 202
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[5\] -fixed false -x 173 -y 208
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[2\] -fixed false -x 75 -y 181
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[24\] -fixed false -x 172 -y 175
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 -fixed false -x 182 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 216 -y 180
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[24\] -fixed false -x 78 -y 202
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[5\] -fixed false -x 134 -y 183
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[18\] -fixed false -x 139 -y 183
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[6\] -fixed false -x 133 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[29\] -fixed false -x 116 -y 210
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_Z\[1\] -fixed false -x 113 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 264 -y 168
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[29\] -fixed false -x 198 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 234 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 288 -y 172
set_location -inst_name Controler_0/System_Controler_0/state_reg\[4\] -fixed false -x 96 -y 190
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer -fixed false -x 98 -y 187
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[20\] -fixed false -x 137 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[13\] -fixed false -x 166 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 95 -y 211
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[2\] -fixed false -x 206 -y 169
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2\[3\] -fixed false -x 207 -y 174
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0\[7\] -fixed false -x 129 -y 201
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[0\] -fixed false -x 54 -y 214
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[13\] -fixed false -x 143 -y 199
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6\[0\] -fixed false -x 129 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 44 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 225 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 120 -y 219
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[3\] -fixed false -x 113 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 96 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 133 -y 216
set_location -inst_name UART_Protocol_1/mko_0/counter_5_s_25_RNO -fixed false -x 74 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 48 -y 192
set_location -inst_name Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_21 -fixed false -x 146 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 265 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 183 -y 187
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[0\] -fixed false -x 130 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 254 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 66 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 127 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 258 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 280 -y 190
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[5\] -fixed false -x 166 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 45 -y 190
set_location -inst_name Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 -fixed false -x 112 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 117 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 182 -y 187
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2\[3\] -fixed false -x 119 -y 207
set_location -inst_name Controler_0/System_Controler_0/SYS_Main_Reset_N -fixed false -x 177 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 44 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 134 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 86 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 58 -y 208
set_location -inst_name Controler_0/Communication_CMD_MUX_0/state_reg\[1\] -fixed false -x 209 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 276 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 280 -y 199
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0\[7\] -fixed false -x 128 -y 201
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[5\] -fixed false -x 185 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 174 -y 183
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1_iv_0_a3_1\[10\] -fixed false -x 151 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 62 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 122 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 96 -y 219
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 106 -y 217
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[1\] -fixed false -x 74 -y 181
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[13\] -fixed false -x 132 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 193 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 -fixed false -x 72 -y 183
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 -fixed false -x 188 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 151 -y 180
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 -fixed false -x 157 -y 168
set_location -inst_name Controler_0/Command_Decoder_0/FaultCounter_Elapsed -fixed false -x 140 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 193 -y 186
set_location -inst_name Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 -fixed false -x 299 -y 201
set_location -inst_name Controler_0/ADI_SPI_0/counter_3\[3\] -fixed false -x 71 -y 183
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_2\[0\] -fixed false -x 131 -y 198
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[25\] -fixed false -x 141 -y 186
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_1\[0\] -fixed false -x 134 -y 195
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[4\] -fixed false -x 120 -y 198
set_location -inst_name Controler_0/Communication_CMD_MUX_0/state_reg\[0\] -fixed false -x 206 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 270 -y 193
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 -fixed false -x 1152 -y 162
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 46 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 88 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 102 -y 213
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 -fixed false -x 18 -y 207
set_location -inst_name Controler_0/ADI_SPI_0/counter_3\[1\] -fixed false -x 61 -y 180
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 -fixed false -x 112 -y 168
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 -fixed false -x 183 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 78 -y 196
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[19\] -fixed false -x 99 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 226 -y 181
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[11\] -fixed false -x 73 -y 214
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[14\] -fixed false -x 366 -y 202
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2\[2\] -fixed false -x 239 -y 174
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0\[1\] -fixed false -x 197 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 250 -y 175
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[7\] -fixed false -x 62 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 218 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 132 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 75 -y 196
set_location -inst_name Controler_0/System_Controler_0/un4_read_signal_0_a3_3 -fixed false -x 140 -y 189
set_location -inst_name UART_Protocol_0/mko_0/counter\[9\] -fixed false -x 161 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 279 -y 184
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 114 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 107 -y 214
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 252 -y 169
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 -fixed false -x 145 -y 216
set_location -inst_name Controler_0/ADI_SPI_0/counter\[2\] -fixed false -x 62 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 136 -y 219
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg\[1\] -fixed false -x 190 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 234 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 180 -y 184
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[8\] -fixed false -x 233 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 252 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 250 -y 190
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns\[13\] -fixed false -x 191 -y 165
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect -fixed false -x 253 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_8\[0\] -fixed false -x 175 -y 201
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[12\] -fixed false -x 184 -y 165
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[6\] -fixed false -x 150 -y 211
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_6_0dflt_1 -fixed false -x 103 -y 186
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[3\] -fixed false -x 148 -y 193
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[0\] -fixed false -x 176 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 271 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[17\] -fixed false -x 201 -y 199
set_location -inst_name UART_Protocol_1/mko_0/counter\[18\] -fixed false -x 66 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 281 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO -fixed false -x 266 -y 198
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[2\] -fixed false -x 206 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 90 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[21\] -fixed false -x 226 -y 180
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[11\] -fixed false -x 132 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 220 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 293 -y 166
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_n2 -fixed false -x 114 -y 195
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_0\[4\] -fixed false -x 315 -y 201
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_RNO\[0\] -fixed false -x 61 -y 216
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 70 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 253 -y 168
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[22\] -fixed false -x 237 -y 175
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[7\] -fixed false -x 235 -y 175
set_location -inst_name Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable_0_a2 -fixed false -x 103 -y 201
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[1\] -fixed false -x 74 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 -fixed false -x 170 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 258 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 274 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 81 -y 199
set_location -inst_name Controler_0/Command_Decoder_0/counter_RNO\[0\] -fixed false -x 115 -y 174
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[25\] -fixed false -x 252 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 121 -y 217
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[9\] -fixed false -x 261 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 187 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_2_a2_2_a2_2_a2 -fixed false -x 163 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 270 -y 172
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 212 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[4\] -fixed false -x 163 -y 198
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[5\] -fixed false -x 103 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 269 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 299 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 132 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 19 -y 198
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[15\] -fixed false -x 76 -y 189
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 -fixed false -x 168 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 199 -y 175
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2\[3\] -fixed false -x 33 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[24\] -fixed false -x 253 -y 183
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 105 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 260 -y 169
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[2\] -fixed false -x 186 -y 171
set_location -inst_name UART_Protocol_1/mko_0/counter\[5\] -fixed false -x 53 -y 166
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[0\] -fixed false -x 95 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 49 -y 192
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[6\] -fixed false -x 64 -y 214
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[29\] -fixed false -x 102 -y 172
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3\[11\] -fixed false -x 120 -y 192
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[1\] -fixed false -x 210 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[2\] -fixed false -x 200 -y 201
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 -fixed false -x 51 -y 168
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[17\] -fixed false -x 70 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 67 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 201 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 182 -y 180
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[26\] -fixed false -x 73 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 63 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_o2 -fixed false -x 271 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 244 -y 184
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[12\] -fixed false -x 176 -y 180
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 -fixed false -x 142 -y 171
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[25\] -fixed false -x 98 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 79 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 266 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[2\] -fixed false -x 186 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[0\] -fixed false -x 172 -y 202
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect -fixed false -x 218 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set -fixed false -x 174 -y 184
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[16\] -fixed false -x 157 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6\[4\] -fixed false -x 184 -y 195
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0\[15\] -fixed false -x 138 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 117 -y 213
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[13\] -fixed false -x 141 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[9\] -fixed false -x 233 -y 196
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 -fixed false -x 147 -y 213
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[27\] -fixed false -x 98 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 116 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 90 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 253 -y 187
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[20\] -fixed false -x 133 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[17\] -fixed false -x 246 -y 193
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[19\] -fixed false -x 165 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 35 -y 201
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 -fixed false -x 98 -y 168
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[29\] -fixed false -x 69 -y 210
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[23\] -fixed false -x 145 -y 187
set_location -inst_name Controler_0/ADI_SPI_0/counter_3\[0\] -fixed false -x 60 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 274 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[13\] -fixed false -x 141 -y 190
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[21\] -fixed false -x 116 -y 166
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[25\] -fixed false -x 169 -y 211
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[34\] -fixed false -x 111 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 104 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 290 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 307 -y 168
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[22\] -fixed false -x 117 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 278 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 38 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 224 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 103 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIO5431 -fixed false -x 106 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 46 -y 211
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[5\] -fixed false -x 129 -y 190
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[14\] -fixed false -x 136 -y 199
set_location -inst_name UART_Protocol_0/mko_0/counter\[18\] -fixed false -x 170 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 268 -y 193
set_location -inst_name Controler_0/System_Controler_0/state_reg_RNO\[0\] -fixed false -x 101 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 183 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[20\] -fixed false -x 249 -y 193
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[7\] -fixed false -x 62 -y 214
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 68 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 249 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 136 -y 213
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[19\] -fixed false -x 163 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 256 -y 175
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[7\] -fixed false -x 59 -y 202
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_6_1dflt -fixed false -x 124 -y 192
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[8\] -fixed false -x 50 -y 202
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2\[2\] -fixed false -x 209 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 63 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 54 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 162 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[12\] -fixed false -x 229 -y 196
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[1\] -fixed false -x 184 -y 166
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[1\] -fixed false -x 114 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[15\] -fixed false -x 172 -y 195
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\] -fixed false -x 1155 -y 162
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[19\] -fixed false -x 218 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 294 -y 186
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[19\] -fixed false -x 147 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[34\] -fixed false -x 254 -y 180
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[1\] -fixed false -x 147 -y 180
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1\[0\] -fixed false -x 51 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 294 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 246 -y 187
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[11\] -fixed false -x 126 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 280 -y 169
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[6\] -fixed false -x 127 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 253 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 252 -y 187
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 -fixed false -x 180 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 50 -y 190
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0dflt_1 -fixed false -x 104 -y 186
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[4\] -fixed false -x 116 -y 208
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[6\] -fixed false -x 147 -y 169
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 -fixed false -x 309 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 44 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIGB941 -fixed false -x 325 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 289 -y 166
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[11\] -fixed false -x 148 -y 175
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[5\] -fixed false -x 123 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 114 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 342 -y 202
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 213 -y 186
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[7\] -fixed false -x 175 -y 208
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 -fixed false -x 53 -y 213
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[38\] -fixed false -x 115 -y 183
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[0\] -fixed false -x 127 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 49 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[9\] -fixed false -x 210 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 294 -y 184
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[9\] -fixed false -x 220 -y 174
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Last_Byte -fixed false -x 63 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 309 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 248 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[23\] -fixed false -x 252 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[26\] -fixed false -x 60 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[12\] -fixed false -x 207 -y 195
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2\[1\] -fixed false -x 124 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_0_a2 -fixed false -x 255 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 95 -y 214
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[25\] -fixed false -x 60 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 158 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 268 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 259 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[1\] -fixed false -x 233 -y 204
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[8\] -fixed false -x 40 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 57 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 67 -y 208
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[3\] -fixed false -x 237 -y 172
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[0\] -fixed false -x 108 -y 196
set_location -inst_name Controler_0/Command_Decoder_0/counter\[15\] -fixed false -x 123 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 75 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[28\] -fixed false -x 257 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 243 -y 171
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[24\] -fixed false -x 181 -y 180
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 -fixed false -x 576 -y 232
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[10\] -fixed false -x 162 -y 198
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[23\] -fixed false -x 179 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 141 -y 217
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 200 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[1\] -fixed false -x 185 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[8\] -fixed false -x 81 -y 172
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[16\] -fixed false -x 153 -y 186
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0_0\[11\] -fixed false -x 129 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[3\] -fixed false -x 73 -y 210
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[11\] -fixed false -x 155 -y 202
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 -fixed false -x 50 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r\[0\] -fixed false -x 341 -y 202
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 -fixed false -x 75 -y 165
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 -fixed false -x 156 -y 168
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer_RNO\[0\] -fixed false -x 159 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 279 -y 187
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[3\] -fixed false -x 112 -y 189
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[1\] -fixed false -x 49 -y 214
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect -fixed false -x 232 -y 172
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 -fixed false -x 108 -y 187
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 -fixed false -x 188 -y 171
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[1\] -fixed false -x 125 -y 187
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[10\] -fixed false -x 42 -y 214
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[1\] -fixed false -x 151 -y 165
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[1\] -fixed false -x 22 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 289 -y 187
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0\[1\] -fixed false -x 138 -y 195
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 -fixed false -x 236 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[2\] -fixed false -x 174 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 243 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 133 -y 220
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[4\] -fixed false -x 142 -y 201
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed false -x 98 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 61 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[33\] -fixed false -x 179 -y 181
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 -fixed false -x 163 -y 165
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[3\] -fixed false -x 113 -y 208
set_location -inst_name Controler_0/Command_Decoder_0/counter\[14\] -fixed false -x 122 -y 172
set_location -inst_name Controler_0/Communication_ANW_MUX_0/Communication_vote_vector\[1\] -fixed false -x 112 -y 202
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse -fixed false -x 108 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 235 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 293 -y 184
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[2\] -fixed false -x 127 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 106 -y 220
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[8\] -fixed false -x 200 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 109 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[12\] -fixed false -x 207 -y 196
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[14\] -fixed false -x 68 -y 201
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 -fixed false -x 181 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 285 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 273 -y 168
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/STX_Detect -fixed false -x 184 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[21\] -fixed false -x 187 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 36 -y 211
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 -fixed false -x 140 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 93 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 156 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[5\] -fixed false -x 161 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[38\] -fixed false -x 216 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 100 -y 208
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 89 -y 202
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[33\] -fixed false -x 109 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 35 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 231 -y 186
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[11\] -fixed false -x 73 -y 213
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 -fixed false -x 1153 -y 162
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 26 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 226 -y 184
set_location -inst_name UART_Protocol_0/mko_0/counter\[1\] -fixed false -x 153 -y 217
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 171 -y 181
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[4\] -fixed false -x 321 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[18\] -fixed false -x 230 -y 204
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 177 -y 181
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[5\] -fixed false -x 207 -y 169
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 -fixed false -x 106 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 57 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 -fixed false -x 105 -y 193
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[1\] -fixed false -x 68 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid -fixed false -x 220 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[6\] -fixed false -x 198 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 68 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 116 -y 217
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 207 -y 186
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\] -fixed false -x 161 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/sdio_cl_RNO -fixed false -x 80 -y 186
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[12\] -fixed false -x 55 -y 214
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[21\] -fixed false -x 72 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 295 -y 172
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[23\] -fixed false -x 67 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 285 -y 169
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[21\] -fixed false -x 244 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[19\] -fixed false -x 203 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 73 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 81 -y 196
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[23\] -fixed false -x 167 -y 211
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_1\[2\] -fixed false -x 141 -y 195
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed false -x 15 -y 207
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 -fixed false -x 216 -y 174
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0\[5\] -fixed false -x 99 -y 189
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[7\] -fixed false -x 125 -y 199
set_location -inst_name Controler_0/Command_Decoder_0/counter\[5\] -fixed false -x 113 -y 172
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 -fixed false -x 162 -y 165
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3_0\[23\] -fixed false -x 140 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 46 -y 199
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[8\] -fixed false -x 224 -y 172
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[0\] -fixed false -x 204 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 338 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 93 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 111 -y 214
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[8\] -fixed false -x 202 -y 201
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[13\] -fixed false -x 71 -y 211
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 -fixed false -x 179 -y 165
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[0\] -fixed false -x 120 -y 193
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[10\] -fixed false -x 235 -y 172
set_location -inst_name Controler_0/System_Controler_0/read_data_frame_1\[0\] -fixed false -x 138 -y 190
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[8\] -fixed false -x 166 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 276 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 256 -y 166
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[0\] -fixed false -x 54 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[32\] -fixed false -x 245 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 123 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 225 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 72 -y 199
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 81 -y 208
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[28\] -fixed false -x 123 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 85 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[15\] -fixed false -x 173 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/counter\[5\] -fixed false -x 65 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[6\] -fixed false -x 79 -y 181
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[3\] -fixed false -x 187 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 264 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 -fixed false -x 209 -y 195
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO -fixed false -x 193 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 122 -y 219
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 38 -y 196
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[0\] -fixed false -x 323 -y 202
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\] -fixed false -x 32 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 48 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[4\] -fixed false -x 159 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 268 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[38\] -fixed false -x 231 -y 184
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\] -fixed false -x 20 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 44 -y 196
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO\[7\] -fixed false -x 210 -y 171
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[0\] -fixed false -x 143 -y 193
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed false -x 12 -y 207
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 -fixed false -x 129 -y 207
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[1\] -fixed false -x 112 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 37 -y 195
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[21\] -fixed false -x 104 -y 201
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[12\] -fixed false -x 104 -y 196
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_o3_0_a3_0\[10\] -fixed false -x 122 -y 192
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 98 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 71 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 352 -y 202
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[4\] -fixed false -x 68 -y 214
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[3\] -fixed false -x 128 -y 184
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[2\] -fixed false -x 146 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 18 -y 189
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[1\] -fixed false -x 149 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 282 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 271 -y 193
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS\[4\] -fixed false -x 139 -y 180
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNI92OL\[2\] -fixed false -x 21 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 196 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[22\] -fixed false -x 206 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[34\] -fixed false -x 201 -y 180
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[4\] -fixed false -x 128 -y 193
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI5HRP\[10\] -fixed false -x 123 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJIOT\[8\] -fixed false -x 241 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 353 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_1\[3\] -fixed false -x 216 -y 204
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 193 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 199 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 359 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 195 -y 175
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\]_CLK_GATING_AND2 -fixed false -x 308 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 180 -y 187
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 -fixed false -x 306 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed false -x 187 -y 171
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[22\] -fixed false -x 142 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 97 -y 219
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[7\] -fixed false -x 250 -y 195
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 -fixed false -x 49 -y 168
set_location -inst_name Controler_0/System_Controler_0/state_reg_ns_0_a3_0_1\[0\] -fixed false -x 105 -y 189
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector6_i_1 -fixed false -x 106 -y 186
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2\[1\] -fixed false -x 193 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 244 -y 171
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[6\] -fixed false -x 233 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 50 -y 199
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[31\] -fixed false -x 66 -y 210
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[3\] -fixed false -x 128 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 75 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 185 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 314 -y 199
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[1\] -fixed false -x 303 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[6\] -fixed false -x 239 -y 196
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[1\] -fixed false -x 220 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 62 -y 187
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[0\] -fixed false -x 61 -y 213
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 66 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[18\] -fixed false -x 230 -y 205
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[5\] -fixed false -x 134 -y 184
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[2\] -fixed false -x 29 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[25\] -fixed false -x 181 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r\[1\] -fixed false -x 336 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 263 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 66 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 43 -y 211
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 -fixed false -x 225 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 137 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set -fixed false -x 263 -y 184
set_location -inst_name Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0 -fixed false -x 107 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 22 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[11\] -fixed false -x 132 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[22\] -fixed false -x 42 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 68 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 187 -y 183
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[0\] -fixed false -x 116 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 258 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[1\] -fixed false -x 147 -y 189
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[2\] -fixed false -x 60 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[11\] -fixed false -x 195 -y 199
set_location -inst_name Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable_0_a2 -fixed false -x 101 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2\[0\] -fixed false -x 177 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[0\] -fixed false -x 38 -y 210
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[14\] -fixed false -x 182 -y 183
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[7\] -fixed false -x 161 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 294 -y 172
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[13\] -fixed false -x 163 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 105 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 231 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 271 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2 -fixed false -x 342 -y 201
set_location -inst_name Controler_0/Command_Decoder_0/cmd_ID\[4\] -fixed false -x 105 -y 184
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[4\] -fixed false -x 256 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 162 -y 183
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[7\] -fixed false -x 65 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 64 -y 190
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 -fixed false -x 150 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 285 -y 166
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[8\] -fixed false -x 219 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 277 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 330 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 140 -y 216
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 332 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 -fixed false -x 105 -y 171
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[23\] -fixed false -x 207 -y 199
set_location -inst_name Controler_0/System_Controler_0/state_reg\[0\] -fixed false -x 101 -y 190
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[2\] -fixed false -x 144 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_a2_i_i_a2_i_i_a3\[4\] -fixed false -x 127 -y 189
set_location -inst_name Controler_0/Command_Decoder_0/counter\[0\] -fixed false -x 115 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIUR6I1 -fixed false -x 15 -y 198
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[0\] -fixed false -x 55 -y 213
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[0\] -fixed false -x 39 -y 214
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 58 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/sdio_cl -fixed false -x 80 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[10\] -fixed false -x 239 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 -fixed false -x 106 -y 211
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[28\] -fixed false -x 79 -y 214
set_location -inst_name Controler_0/Command_Decoder_0/counter\[22\] -fixed false -x 130 -y 172
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[8\] -fixed false -x 120 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 265 -y 169
set_location -inst_name Controler_0/Command_Decoder_0/counter\[17\] -fixed false -x 125 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 242 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 58 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 55 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[0\] -fixed false -x 174 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 -fixed false -x 225 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 255 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 48 -y 208
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[39\] -fixed false -x 116 -y 183
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 -fixed false -x 319 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 92 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 49 -y 211
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 -fixed false -x 73 -y 201
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[2\] -fixed false -x 127 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[13\] -fixed false -x 188 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 296 -y 169
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[1\] -fixed false -x 209 -y 169
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[6\] -fixed false -x 28 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 288 -y 184
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[1\] -fixed false -x 165 -y 169
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[9\] -fixed false -x 64 -y 210
set_location -inst_name Controler_0/ADI_SPI_0/sdio_1 -fixed false -x 85 -y 187
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[10\] -fixed false -x 233 -y 175
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[9\] -fixed false -x 183 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[15\] -fixed false -x 199 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 363 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 87 -y 208
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[4\] -fixed false -x 180 -y 166
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[0\] -fixed false -x 146 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[6\] -fixed false -x 178 -y 199
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[2\] -fixed false -x 125 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 279 -y 166
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[28\] -fixed false -x 107 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 295 -y 184
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[1\] -fixed false -x 139 -y 193
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[0\] -fixed false -x 214 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 116 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[8\] -fixed false -x 195 -y 201
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[16\] -fixed false -x 47 -y 214
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[2\] -fixed false -x 212 -y 169
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[6\] -fixed false -x 308 -y 202
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[7\] -fixed false -x 27 -y 211
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[0\] -fixed false -x 159 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 60 -y 190
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[1\] -fixed false -x 96 -y 166
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Other_Detect -fixed false -x 239 -y 172
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[21\] -fixed false -x 213 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_8_i_0_o2 -fixed false -x 234 -y 195
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[16\] -fixed false -x 89 -y 172
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[13\] -fixed false -x 143 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 263 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 68 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[13\] -fixed false -x 242 -y 193
set_location -inst_name Controler_0/ADI_SPI_0/divider_enable -fixed false -x 69 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 253 -y 190
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[7\] -fixed false -x 128 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 134 -y 180
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2\[0\] -fixed false -x 320 -y 201
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[22\] -fixed false -x 151 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 39 -y 210
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[1\] -fixed false -x 164 -y 187
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[36\] -fixed false -x 113 -y 183
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i -fixed false -x 95 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2_0_a2_0_a2_0_a2\[5\] -fixed false -x 121 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2_1_a2_0_a3_0_a3 -fixed false -x 157 -y 198
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[4\] -fixed false -x 133 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 305 -y 199
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2\[5\] -fixed false -x 113 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[18\] -fixed false -x 247 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 133 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 221 -y 187
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i -fixed false -x 183 -y 171
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[26\] -fixed false -x 210 -y 199
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[8\] -fixed false -x 79 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 200 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 224 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv\[0\] -fixed false -x 172 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 38 -y 208
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[25\] -fixed false -x 98 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 260 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 57 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 289 -y 184
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[25\] -fixed false -x 146 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 54 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 101 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 282 -y 166
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[3\] -fixed false -x 124 -y 187
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[24\] -fixed false -x 82 -y 193
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns\[13\] -fixed false -x 218 -y 174
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[12\] -fixed false -x 221 -y 174
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[7\] -fixed false -x 151 -y 211
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[17\] -fixed false -x 90 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 294 -y 187
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[11\] -fixed false -x 179 -y 208
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[6\] -fixed false -x 51 -y 202
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO -fixed false -x 204 -y 186
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[24\] -fixed false -x 119 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[7\] -fixed false -x 192 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 254 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 102 -y 214
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns\[4\] -fixed false -x 313 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[8\] -fixed false -x 182 -y 202
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[2\] -fixed false -x 156 -y 169
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2\[4\] -fixed false -x 125 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 190 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 256 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 55 -y 193
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[25\] -fixed false -x 135 -y 187
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[2\] -fixed false -x 243 -y 202
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\] -fixed false -x 167 -y 172
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 208 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 200 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 104 -y 220
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 201 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 68 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[1\] -fixed false -x 211 -y 196
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO -fixed false -x 239 -y 171
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 -fixed false -x 17 -y 207
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 -fixed false -x 151 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 40 -y 211
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[38\] -fixed false -x 105 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[24\] -fixed false -x 79 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[24\] -fixed false -x 208 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 297 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_0 -fixed false -x 267 -y 198
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[5\] -fixed false -x 63 -y 210
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIMU7L2 -fixed false -x 94 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 259 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO -fixed false -x 237 -y 204
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 29 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 18 -y 198
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[11\] -fixed false -x 128 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 229 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[20\] -fixed false -x 176 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 306 -y 168
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[7\] -fixed false -x 229 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 101 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 249 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[5\] -fixed false -x 130 -y 190
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0\[10\] -fixed false -x 131 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[11\] -fixed false -x 229 -y 204
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[21\] -fixed false -x 250 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 42 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 301 -y 202
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[4\] -fixed false -x 181 -y 211
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[4\] -fixed false -x 54 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 300 -y 168
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[2\] -fixed false -x 14 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[0\] -fixed false -x 156 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty -fixed false -x 328 -y 202
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[11\] -fixed false -x 236 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[14\] -fixed false -x 81 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2_1_a2_1_a2_1_a2_0 -fixed false -x 179 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 282 -y 169
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 -fixed false -x 79 -y 165
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[5\] -fixed false -x 53 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 98 -y 220
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 272 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 253 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 42 -y 202
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set -fixed false -x 74 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 167 -y 184
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 -fixed false -x 216 -y 171
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[21\] -fixed false -x 94 -y 181
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[17\] -fixed false -x 78 -y 192
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3 -fixed false -x 179 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 77 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 131 -y 220
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 119 -y 217
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg\[0\] -fixed false -x 228 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[10\] -fixed false -x 69 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 261 -y 184
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[28\] -fixed false -x 150 -y 183
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_n4 -fixed false -x 65 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[10\] -fixed false -x 166 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 44 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[27\] -fixed false -x 219 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 230 -y 181
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[0\] -fixed false -x 53 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3 -fixed false -x 174 -y 201
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[2\] -fixed false -x 316 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 122 -y 220
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 37 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[15\] -fixed false -x 136 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 64 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[11\] -fixed false -x 190 -y 192
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI81KJ -fixed false -x 189 -y 165
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[9\] -fixed false -x 52 -y 201
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIPK8E\[12\] -fixed false -x 76 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 87 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[2\] -fixed false -x 177 -y 198
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[34\] -fixed false -x 118 -y 184
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[25\] -fixed false -x 75 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 30 -y 189
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_c1 -fixed false -x 62 -y 216
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[9\] -fixed false -x 225 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 90 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 289 -y 169
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[25\] -fixed false -x 75 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 143 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 362 -y 202
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[19\] -fixed false -x 147 -y 187
set_location -inst_name UART_Protocol_0/mko_0/counter\[4\] -fixed false -x 156 -y 217
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[2\] -fixed false -x 111 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 55 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 263 -y 181
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 -fixed false -x 153 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 142 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0_0_0_0 -fixed false -x 148 -y 195
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\] -fixed false -x 163 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[26\] -fixed false -x 68 -y 189
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[3\] -fixed false -x 137 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[0\] -fixed false -x 231 -y 204
set_location -inst_name Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 -fixed false -x 86 -y 186
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[0\] -fixed false -x 155 -y 166
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_i_i_a2\[1\] -fixed false -x 120 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 259 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[1\] -fixed false -x 164 -y 186
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[3\] -fixed false -x 145 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[14\] -fixed false -x 247 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 43 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[30\] -fixed false -x 259 -y 193
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[33\] -fixed false -x 110 -y 201
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[4\] -fixed false -x 130 -y 196
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[1\] -fixed false -x 171 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[3\] -fixed false -x 159 -y 202
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[3\] -fixed false -x 123 -y 190
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 -fixed false -x 87 -y 183
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[0\] -fixed false -x 187 -y 172
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 124 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 186 -y 186
set_location -inst_name Controler_0/ADI_SPI_0/counter\[8\] -fixed false -x 68 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 288 -y 192
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[4\] -fixed false -x 54 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[13\] -fixed false -x 248 -y 183
set_location -inst_name UART_Protocol_1/mko_0/counter\[22\] -fixed false -x 70 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 146 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 54 -y 208
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[35\] -fixed false -x 114 -y 184
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 -fixed false -x 150 -y 216
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 102 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 307 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 42 -y 193
set_location -inst_name Controler_0/Communication_CMD_MUX_0/un5_communication_req -fixed false -x 207 -y 180
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[23\] -fixed false -x 137 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 38 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 291 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 70 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 43 -y 207
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 -fixed false -x 1156 -y 162
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 190 -y 180
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_6_1dflt_1_1 -fixed false -x 125 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 53 -y 208
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[6\] -fixed false -x 42 -y 217
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 73 -y 195
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[4\] -fixed false -x 148 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 254 -y 181
set_location -inst_name Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status -fixed false -x 300 -y 201
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_n3 -fixed false -x 64 -y 216
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[9\] -fixed false -x 63 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[36\] -fixed false -x 172 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 103 -y 219
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[33\] -fixed false -x 110 -y 202
set_location -inst_name UART_Protocol_1/mko_0/counter\[17\] -fixed false -x 65 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[6\] -fixed false -x 198 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[7\] -fixed false -x 190 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[30\] -fixed false -x 78 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[3\] -fixed false -x 191 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 21 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[38\] -fixed false -x 230 -y 183
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[23\] -fixed false -x 75 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 229 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_11 -fixed false -x 349 -y 198
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[19\] -fixed false -x 99 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[13\] -fixed false -x 246 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 331 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 270 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 -fixed false -x 252 -y 184
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[2\] -fixed false -x 66 -y 214
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[2\] -fixed false -x 146 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[31\] -fixed false -x 247 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 364 -y 202
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI44BD -fixed false -x 52 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 259 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 242 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[9\] -fixed false -x 176 -y 202
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 117 -y 181
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[11\] -fixed false -x 203 -y 211
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[7\] -fixed false -x 139 -y 196
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[18\] -fixed false -x 63 -y 201
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0\[0\] -fixed false -x 108 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1\[2\] -fixed false -x 218 -y 204
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_0\[0\] -fixed false -x 323 -y 201
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[11\] -fixed false -x 157 -y 183
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 85 -y 199
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[0\] -fixed false -x 180 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 186 -y 187
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[14\] -fixed false -x 68 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 281 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2 -fixed false -x 152 -y 195
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[22\] -fixed false -x 81 -y 192
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[2\] -fixed false -x 14 -y 211
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4\[1\] -fixed false -x 194 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 135 -y 220
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 292 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_a3_1_0\[0\] -fixed false -x 131 -y 189
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[5\] -fixed false -x 123 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 269 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 241 -y 190
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[0\] -fixed false -x 170 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[13\] -fixed false -x 243 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 101 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 282 -y 186
set_location -inst_name UART_Protocol_0/mko_0/counter\[5\] -fixed false -x 157 -y 217
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 -fixed false -x 218 -y 171
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 -fixed false -x 204 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 255 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 80 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[22\] -fixed false -x 251 -y 193
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[1\] -fixed false -x 65 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 49 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 39 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[34\] -fixed false -x 246 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[4\] -fixed false -x 124 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 218 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 276 -y 183
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[5\] -fixed false -x 123 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 39 -y 196
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4\[0\] -fixed false -x 205 -y 174
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[15\] -fixed false -x 188 -y 180
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[5\] -fixed false -x 307 -y 202
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[10\] -fixed false -x 42 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 103 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 139 -y 217
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[5\] -fixed false -x 109 -y 186
set_location -inst_name Controler_0/Command_Decoder_0/cmd_ID\[2\] -fixed false -x 134 -y 187
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 -fixed false -x 49 -y 216
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 313 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 238 -y 187
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[27\] -fixed false -x 118 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[14\] -fixed false -x 187 -y 186
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 -fixed false -x 131 -y 165
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO -fixed false -x 111 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 138 -y 210
set_location -inst_name Controler_0/Command_Decoder_0/cmd_CDb -fixed false -x 104 -y 184
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[7\] -fixed false -x 118 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 246 -y 189
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[0\] -fixed false -x 218 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[6\] -fixed false -x 235 -y 193
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[0\] -fixed false -x 73 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect -fixed false -x 189 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 32 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[39\] -fixed false -x 221 -y 184
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[7\] -fixed false -x 59 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 269 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 25 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 274 -y 181
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[6\] -fixed false -x 119 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[39\] -fixed false -x 217 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[1\] -fixed false -x 127 -y 190
set_location -inst_name UART_Protocol_1/mko_0/counter\[0\] -fixed false -x 48 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 37 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out -fixed false -x 228 -y 193
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[29\] -fixed false -x 241 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 250 -y 189
set_location -inst_name Controler_0/System_Controler_0/state_reg\[2\] -fixed false -x 100 -y 190
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_Z\[2\] -fixed false -x 111 -y 193
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[11\] -fixed false -x 97 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[15\] -fixed false -x 175 -y 199
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[15\] -fixed false -x 62 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 49 -y 208
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[13\] -fixed false -x 60 -y 201
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 104 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[25\] -fixed false -x 254 -y 193
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[21\] -fixed false -x 132 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 104 -y 213
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[12\] -fixed false -x 156 -y 211
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[1\] -fixed false -x 124 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 277 -y 169
set_location -inst_name UART_Protocol_0/mko_0/counter\[17\] -fixed false -x 169 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[6\] -fixed false -x 235 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[8\] -fixed false -x 202 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[4\] -fixed false -x 206 -y 195
set_location -inst_name Controler_0/Command_Decoder_0/counter\[8\] -fixed false -x 116 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[1\] -fixed false -x 140 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 109 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[4\] -fixed false -x 206 -y 196
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[23\] -fixed false -x 75 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[27\] -fixed false -x 183 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 199 -y 184
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 -fixed false -x 110 -y 187
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[21\] -fixed false -x 177 -y 175
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[23\] -fixed false -x 118 -y 166
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[4\] -fixed false -x 169 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 225 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/counter\[3\] -fixed false -x 71 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 58 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[34\] -fixed false -x 197 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 276 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 283 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 166 -y 184
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[5\] -fixed false -x 212 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 43 -y 208
set_location -inst_name Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 -fixed false -x 84 -y 186
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 79 -y 208
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[18\] -fixed false -x 188 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 365 -y 199
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2\[1\] -fixed false -x 100 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 99 -y 208
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer_RNO\[0\] -fixed false -x 146 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 66 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 41 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[4\] -fixed false -x 188 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 198 -y 183
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[20\] -fixed false -x 115 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 286 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[11\] -fixed false -x 214 -y 195
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[20\] -fixed false -x 133 -y 186
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[0\] -fixed false -x 146 -y 190
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[8\] -fixed false -x 229 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q\[5\] -fixed false -x 128 -y 189
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[30\] -fixed false -x 80 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 288 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect -fixed false -x 219 -y 205
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r -fixed false -x 265 -y 199
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[39\] -fixed false -x 115 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 150 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 52 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 258 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 200 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[22\] -fixed false -x 178 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 252 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 56 -y 181
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_RNO\[2\] -fixed false -x 316 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 103 -y 220
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 265 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[14\] -fixed false -x 45 -y 207
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[3\] -fixed false -x 177 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 164 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[2\] -fixed false -x 228 -y 205
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 217 -y 180
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[16\] -fixed false -x 140 -y 199
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[30\] -fixed false -x 41 -y 213
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[9\] -fixed false -x 118 -y 189
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0\[5\] -fixed false -x 142 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[3\] -fixed false -x 181 -y 196
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0\[0\] -fixed false -x 141 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[3\] -fixed false -x 204 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[8\] -fixed false -x 85 -y 192
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[3\] -fixed false -x 145 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[10\] -fixed false -x 36 -y 207
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[2\] -fixed false -x 206 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 360 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 253 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 272 -y 175
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[1\] -fixed false -x 179 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8GR1\[0\] -fixed false -x 240 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 217 -y 186
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 -fixed false -x 174 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 72 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 260 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 163 -y 180
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[9\] -fixed false -x 234 -y 208
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 -fixed false -x 124 -y 195
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[7\] -fixed false -x 213 -y 169
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[12\] -fixed false -x 133 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[10\] -fixed false -x 166 -y 198
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[5\] -fixed false -x 119 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 230 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 256 -y 169
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int -fixed false -x 20 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 252 -y 181
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1\[0\] -fixed false -x 123 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_middle_0_0_0_a2 -fixed false -x 103 -y 210
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[0\] -fixed false -x 126 -y 184
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\] -fixed false -x 166 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[0\] -fixed false -x 33 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_0_a2 -fixed false -x 333 -y 201
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO -fixed false -x 239 -y 210
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 -fixed false -x 176 -y 210
set_location -inst_name Controler_0/ADI_SPI_0/write_read_buffer -fixed false -x 92 -y 184
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNILSU9\[0\] -fixed false -x 161 -y 165
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[11\] -fixed false -x 240 -y 193
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[36\] -fixed false -x 106 -y 201
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY -fixed false -x 7 -y 4
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 139 -y 211
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[31\] -fixed false -x 74 -y 189
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[13\] -fixed false -x 164 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 273 -y 169
set_location -inst_name UART_Protocol_0/mko_0/counter_5_s_25_RNO -fixed false -x 179 -y 216
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[14\] -fixed false -x 216 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 308 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 59 -y 211
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[6\] -fixed false -x 170 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 38 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 58 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 274 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 291 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_14 -fixed false -x 319 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 359 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[4\] -fixed false -x 77 -y 172
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[3\] -fixed false -x 157 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 78 -y 195
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO -fixed false -x 81 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[5\] -fixed false -x 203 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 141 -y 211
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[1\] -fixed false -x 147 -y 193
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[6\] -fixed false -x 162 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 52 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 43 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 293 -y 169
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\] -fixed false -x 21 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 264 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6\[2\] -fixed false -x 179 -y 198
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 209 -y 184
set_location -inst_name Controler_0/Command_Decoder_0/counter\[18\] -fixed false -x 126 -y 172
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[6\] -fixed false -x 133 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 79 -y 196
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[9\] -fixed false -x 261 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 55 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[31\] -fixed false -x 192 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 285 -y 187
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 -fixed false -x 186 -y 165
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B -fixed false -x 151 -y 216
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[7\] -fixed false -x 309 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 161 -y 184
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[20\] -fixed false -x 142 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 261 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[7\] -fixed false -x 236 -y 193
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[1\] -fixed false -x 205 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 84 -y 210
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[7\] -fixed false -x 132 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 65 -y 193
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[4\] -fixed false -x 148 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[23\] -fixed false -x 224 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 102 -y 210
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[7\] -fixed false -x 259 -y 202
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep -fixed false -x 260 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_9 -fixed false -x 370 -y 198
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[2\] -fixed false -x 118 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 155 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_1_a2_0_a3_0_a3 -fixed false -x 170 -y 189
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[4\] -fixed false -x 67 -y 214
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[29\] -fixed false -x 96 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 26 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 48 -y 193
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[15\] -fixed false -x 138 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 248 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[31\] -fixed false -x 66 -y 189
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[9\] -fixed false -x 64 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 87 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 269 -y 166
set_location -inst_name Controler_0/Command_Decoder_0/counter\[20\] -fixed false -x 128 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[6\] -fixed false -x 208 -y 169
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[28\] -fixed false -x 107 -y 196
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[20\] -fixed false -x 93 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[29\] -fixed false -x 102 -y 181
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa -fixed false -x 66 -y 216
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 217 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 233 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 260 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 85 -y 210
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[17\] -fixed false -x 112 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 295 -y 169
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0\[0\] -fixed false -x 106 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a3 -fixed false -x 146 -y 195
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[19\] -fixed false -x 66 -y 201
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 -fixed false -x 232 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 268 -y 169
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[8\] -fixed false -x 114 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[14\] -fixed false -x 248 -y 195
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[8\] -fixed false -x 224 -y 208
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[7\] -fixed false -x 184 -y 211
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[5\] -fixed false -x 314 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/counter\[0\] -fixed false -x 60 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 93 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 288 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 242 -y 186
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_22_i -fixed false -x 89 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[30\] -fixed false -x 186 -y 193
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2\[2\] -fixed false -x 160 -y 165
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[16\] -fixed false -x 149 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 52 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 289 -y 171
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[9\] -fixed false -x 201 -y 211
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[10\] -fixed false -x 48 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 -fixed false -x 205 -y 195
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 92 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 261 -y 166
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[10\] -fixed false -x 83 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 129 -y 220
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[20\] -fixed false -x 72 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3_RNO\[0\] -fixed false -x 151 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 360 -y 202
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int -fixed false -x 122 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[26\] -fixed false -x 57 -y 207
set_location -inst_name UART_Protocol_1/mko_0/counter\[15\] -fixed false -x 63 -y 166
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\] -fixed false -x 30 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[18\] -fixed false -x 202 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 58 -y 199
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[14\] -fixed false -x 158 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 113 -y 214
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_Z\[1\] -fixed false -x 100 -y 202
set_location -inst_name Controler_0/Communication_ANW_MUX_0/Communication_vote_vector\[0\] -fixed false -x 114 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 36 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 297 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame -fixed false -x 255 -y 196
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[29\] -fixed false -x 117 -y 202
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\] -fixed false -x 165 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 194 -y 181
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Other_Detect -fixed false -x 189 -y 169
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_RNI7G7S\[0\] -fixed false -x 109 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 85 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 128 -y 220
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[2\] -fixed false -x 144 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 182 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2_0_a2_0_a3_0_a3 -fixed false -x 159 -y 195
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2\[5\] -fixed false -x 125 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 302 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[18\] -fixed false -x 174 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 295 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 290 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 197 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 72 -y 217
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[11\] -fixed false -x 126 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[14\] -fixed false -x 174 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 278 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[1\] -fixed false -x 173 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 249 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/sclk -fixed false -x 91 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[39\] -fixed false -x 237 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 136 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 274 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[1\] -fixed false -x 165 -y 198
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[16\] -fixed false -x 71 -y 201
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 -fixed false -x 159 -y 165
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[5\] -fixed false -x 122 -y 196
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[17\] -fixed false -x 155 -y 187
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[4\] -fixed false -x 196 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 78 -y 199
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[2\] -fixed false -x 43 -y 214
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[3\] -fixed false -x 61 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 282 -y 199
set_location -inst_name Controler_0/Command_Decoder_0/counter\[13\] -fixed false -x 121 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable -fixed false -x 152 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 222 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 232 -y 181
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set -fixed false -x 118 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 181 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[16\] -fixed false -x 296 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[26\] -fixed false -x 56 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 183 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 126 -y 220
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1\[0\] -fixed false -x 107 -y 189
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[3\] -fixed false -x 148 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 251 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out -fixed false -x 188 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[12\] -fixed false -x 241 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 144 -y 184
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[8\] -fixed false -x 310 -y 202
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[8\] -fixed false -x 123 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 42 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 271 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 299 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 245 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 70 -y 208
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[15\] -fixed false -x 165 -y 175
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 -fixed false -x 576 -y 231
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 283 -y 184
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 -fixed false -x 93 -y 198
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_1\[0\] -fixed false -x 118 -y 186
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[0\] -fixed false -x 76 -y 192
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 354 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 276 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3_1\[0\] -fixed false -x 223 -y 204
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[2\] -fixed false -x 228 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[22\] -fixed false -x 91 -y 192
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 287 -y 199
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0\[6\] -fixed false -x 143 -y 195
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 -fixed false -x 94 -y 183
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[2\] -fixed false -x 160 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[7\] -fixed false -x 191 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2 -fixed false -x 88 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[11\] -fixed false -x 191 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[5\] -fixed false -x 201 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 168 -y 184
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[3\] -fixed false -x 305 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 222 -y 186
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[16\] -fixed false -x 83 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 61 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[21\] -fixed false -x 177 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 158 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 90 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 260 -y 184
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock -fixed false -x 104 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[21\] -fixed false -x 67 -y 207
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[20\] -fixed false -x 230 -y 175
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[8\] -fixed false -x 260 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[13\] -fixed false -x 86 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 -fixed false -x 91 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[31\] -fixed false -x 260 -y 193
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[12\] -fixed false -x 74 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[15\] -fixed false -x 244 -y 193
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[29\] -fixed false -x 173 -y 211
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[0\] -fixed false -x 312 -y 202
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[0\] -fixed false -x 152 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 99 -y 214
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/OR4_R_DATA\[1\] -fixed false -x 336 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6\[10\] -fixed false -x 170 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 121 -y 220
set_location -inst_name UART_Protocol_0/mko_0/counter\[15\] -fixed false -x 167 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 264 -y 186
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[9\] -fixed false -x 82 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO -fixed false -x 147 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 97 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[15\] -fixed false -x 367 -y 202
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[25\] -fixed false -x 77 -y 192
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[2\] -fixed false -x 130 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[16\] -fixed false -x 244 -y 195
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 90 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 312 -y 199
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0\[13\] -fixed false -x 230 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 299 -y 169
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe -fixed false -x 227 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 -fixed false -x 227 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 156 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[28\] -fixed false -x 91 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[9\] -fixed false -x 178 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[0\] -fixed false -x 121 -y 190
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[0\] -fixed false -x 214 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 133 -y 213
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0\[9\] -fixed false -x 145 -y 201
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed false -x 173 -y 165
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0dflt -fixed false -x 98 -y 186
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3\[5\] -fixed false -x 137 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 42 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[30\] -fixed false -x 37 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 325 -y 202
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[27\] -fixed false -x 80 -y 213
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 -fixed false -x 231 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[14\] -fixed false -x 223 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[7\] -fixed false -x 163 -y 202
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[21\] -fixed false -x 134 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 -fixed false -x 211 -y 195
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[14\] -fixed false -x 87 -y 172
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[7\] -fixed false -x 71 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 243 -y 187
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[19\] -fixed false -x 139 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 26 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[12\] -fixed false -x 229 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[19\] -fixed false -x 240 -y 196
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[16\] -fixed false -x 111 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6\[9\] -fixed false -x 176 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 188 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_19_i_a3_0 -fixed false -x 238 -y 204
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[30\] -fixed false -x 44 -y 210
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[8\] -fixed false -x 152 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 269 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 98 -y 208
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[5\] -fixed false -x 149 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[24\] -fixed false -x 74 -y 198
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[22\] -fixed false -x 82 -y 201
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1\[0\] -fixed false -x 83 -y 207
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI5A7G1\[0\] -fixed false -x 53 -y 216
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 53 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 246 -y 171
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[15\] -fixed false -x 135 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 160 -y 180
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_3\[0\] -fixed false -x 116 -y 186
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 -fixed false -x 128 -y 165
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[27\] -fixed false -x 100 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 38 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 184 -y 187
set_location -inst_name UART_Protocol_1/mko_0/counter\[6\] -fixed false -x 54 -y 166
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_6_2dflt_1 -fixed false -x 99 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 279 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9 -fixed false -x 238 -y 198
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[36\] -fixed false -x 106 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 -fixed false -x 90 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 317 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[23\] -fixed false -x 96 -y 181
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1\[4\] -fixed false -x 65 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 104 -y 219
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_dummy\[1\] -fixed false -x 146 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[8\] -fixed false -x 224 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 -fixed false -x 79 -y 186
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free -fixed false -x 300 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 248 -y 175
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 -fixed false -x 104 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 83 -y 196
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[4\] -fixed false -x 236 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 257 -y 175
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\] -fixed false -x 168 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[13\] -fixed false -x 246 -y 196
set_location -inst_name Controler_0/Command_Decoder_0/counter\[21\] -fixed false -x 129 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 198 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 295 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 260 -y 189
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[3\] -fixed false -x 168 -y 169
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 -fixed false -x 107 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 33 -y 190
set_location -inst_name Controler_0/System_Controler_0/state_reg_ns_a2_0_a2\[4\] -fixed false -x 103 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 323 -y 198
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[7\] -fixed false -x 199 -y 211
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 90 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 285 -y 184
set_location -inst_name UART_Protocol_1/mko_0/counter\[13\] -fixed false -x 61 -y 166
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\] -fixed false -x 27 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_2_a2_2_a2_2_a2 -fixed false -x 161 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 63 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_11 -fixed false -x 368 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 62 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 41 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[8\] -fixed false -x 180 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 290 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 136 -y 217
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[16\] -fixed false -x 163 -y 175
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 115 -y 181
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 -fixed false -x 144 -y 216
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[6\] -fixed false -x 136 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[3\] -fixed false -x 180 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 -fixed false -x 124 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 37 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_a2_0 -fixed false -x 258 -y 195
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 107 -y 199
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 -fixed false -x 63 -y 216
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[4\] -fixed false -x 105 -y 196
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i -fixed false -x 120 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 188 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset -fixed false -x 225 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 272 -y 184
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[0\] -fixed false -x 223 -y 169
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[37\] -fixed false -x 96 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 269 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 285 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/counter\[6\] -fixed false -x 66 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[22\] -fixed false -x 95 -y 181
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int -fixed false -x 159 -y 172
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 -fixed false -x 69 -y 202
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[10\] -fixed false -x 191 -y 168
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0\[0\] -fixed false -x 67 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 133 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 254 -y 175
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7_2 -fixed false -x 107 -y 186
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[5\] -fixed false -x 141 -y 184
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[6\] -fixed false -x 133 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01 -fixed false -x 77 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 154 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 356 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 48 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 227 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[2\] -fixed false -x 160 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[7\] -fixed false -x 194 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 80 -y 196
set_location -inst_name UART_Protocol_0/mko_0/counter\[3\] -fixed false -x 155 -y 217
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[11\] -fixed false -x 201 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[0\] -fixed false -x 168 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[5\] -fixed false -x 218 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 218 -y 184
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[8\] -fixed false -x 40 -y 213
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 -fixed false -x 109 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[7\] -fixed false -x 163 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 118 -y 217
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 -fixed false -x 85 -y 183
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[3\] -fixed false -x 98 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 60 -y 186
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 -fixed false -x 222 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 55 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 86 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[4\] -fixed false -x 75 -y 210
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[24\] -fixed false -x 45 -y 214
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 -fixed false -x 227 -y 171
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[29\] -fixed false -x 103 -y 184
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[30\] -fixed false -x 197 -y 169
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2\[1\] -fixed false -x 116 -y 198
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[3\] -fixed false -x 98 -y 196
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 -fixed false -x 178 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[14\] -fixed false -x 168 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 56 -y 211
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[3\] -fixed false -x 182 -y 171
set_location -inst_name Controler_0/ADI_SPI_0/divider_enable_RNI2FLL -fixed false -x 88 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 292 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\] -fixed false -x 23 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[28\] -fixed false -x 93 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 40 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[29\] -fixed false -x 258 -y 193
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[3\] -fixed false -x 149 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[32\] -fixed false -x 156 -y 181
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[3\] -fixed false -x 121 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[37\] -fixed false -x 240 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 93 -y 196
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[2\] -fixed false -x 125 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 137 -y 214
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[29\] -fixed false -x 69 -y 211
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector6_i -fixed false -x 96 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[13\] -fixed false -x 85 -y 195
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[21\] -fixed false -x 102 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNITR0J1 -fixed false -x 248 -y 189
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[15\] -fixed false -x 88 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[22\] -fixed false -x 92 -y 192
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[11\] -fixed false -x 121 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[3\] -fixed false -x 180 -y 198
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 -fixed false -x 87 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 267 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3_RNO_0\[0\] -fixed false -x 155 -y 195
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 95 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMIIB1\[4\] -fixed false -x 70 -y 201
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 100 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 270 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[13\] -fixed false -x 169 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[38\] -fixed false -x 220 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 255 -y 175
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[15\] -fixed false -x 76 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 118 -y 211
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_err -fixed false -x 154 -y 193
set_location -inst_name Controler_0/ADI_SPI_0/busy -fixed false -x 95 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 255 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 87 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[4\] -fixed false -x 160 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[28\] -fixed false -x 101 -y 172
set_location -inst_name UART_Protocol_0/mko_0/counter\[13\] -fixed false -x 165 -y 217
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 53 -y 181
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS\[0\] -fixed false -x 131 -y 180
set_location -inst_name Controler_0/Command_Decoder_0/counter\[26\] -fixed false -x 134 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[24\] -fixed false -x 180 -y 193
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 -fixed false -x 157 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 153 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[39\] -fixed false -x 223 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 195 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[6\] -fixed false -x 197 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[8\] -fixed false -x 164 -y 193
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[4\] -fixed false -x 131 -y 184
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[15\] -fixed false -x 138 -y 183
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[5\] -fixed false -x 135 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set -fixed false -x 96 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 251 -y 172
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[21\] -fixed false -x 61 -y 210
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_6_3dflt -fixed false -x 126 -y 192
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[1\] -fixed false -x 143 -y 201
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 -fixed false -x 152 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[3\] -fixed false -x 131 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1\[0\] -fixed false -x 338 -y 201
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[31\] -fixed false -x 104 -y 183
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[2\] -fixed false -x 161 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 262 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[0\] -fixed false -x 184 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 282 -y 187
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_In_Process -fixed false -x 320 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[9\] -fixed false -x 177 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/assert_data_3_0_a2 -fixed false -x 90 -y 186
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 -fixed false -x 152 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 245 -y 171
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[9\] -fixed false -x 82 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[4\] -fixed false -x 156 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 36 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 197 -y 175
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[0\] -fixed false -x 164 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 85 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 191 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_8 -fixed false -x 276 -y 201
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[0\] -fixed false -x 126 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 51 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 235 -y 181
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[5\] -fixed false -x 212 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 236 -y 187
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[11\] -fixed false -x 188 -y 211
set_location -inst_name UART_Protocol_1/mko_0/counter\[20\] -fixed false -x 68 -y 166
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\] -fixed false -x 164 -y 172
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[9\] -fixed false -x 130 -y 202
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 -fixed false -x 301 -y 172
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[8\] -fixed false -x 56 -y 216
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 294 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 236 -y 184
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[18\] -fixed false -x 137 -y 184
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[10\] -fixed false -x 178 -y 208
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[12\] -fixed false -x 124 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[4\] -fixed false -x 184 -y 196
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 214 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 65 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 86 -y 196
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 -fixed false -x 156 -y 219
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 -fixed false -x 234 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 280 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 264 -y 189
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 -fixed false -x 147 -y 216
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 -fixed false -x 162 -y 168
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_c1 -fixed false -x 109 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 75 -y 217
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 196 -y 175
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[20\] -fixed false -x 137 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 66 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 288 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 225 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 200 -y 183
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[35\] -fixed false -x 119 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 32 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[9\] -fixed false -x 179 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6\[6\] -fixed false -x 171 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 296 -y 165
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 -fixed false -x 318 -y 166
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\] -fixed false -x 171 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 258 -y 187
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[1\] -fixed false -x 241 -y 202
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 -fixed false -x 244 -y 181
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse -fixed false -x 13 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[1\] -fixed false -x 54 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 180 -y 181
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 91 -y 198
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[1\] -fixed false -x 74 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 217 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 93 -y 208
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[4\] -fixed false -x 65 -y 214
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 213 -y 187
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 127 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 290 -y 165
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i -fixed false -x 95 -y 183
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 -fixed false -x 212 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[16\] -fixed false -x 172 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 266 -y 187
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 87 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0_a2 -fixed false -x 154 -y 195
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3\[0\] -fixed false -x 113 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3\[1\] -fixed false -x 219 -y 204
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 138 -y 181
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[13\] -fixed false -x 192 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 273 -y 166
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[2\] -fixed false -x 113 -y 198
set_location -inst_name UART_Protocol_1/mko_0/counter\[9\] -fixed false -x 57 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition -fixed false -x 237 -y 205
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[6\] -fixed false -x 122 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 40 -y 202
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[3\] -fixed false -x 207 -y 172
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[10\] -fixed false -x 235 -y 208
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[3\] -fixed false -x 158 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 294 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 182 -y 186
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[0\] -fixed false -x 32 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[11\] -fixed false -x 191 -y 201
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[7\] -fixed false -x 80 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 87 -y 214
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[11\] -fixed false -x 123 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI260D1 -fixed false -x 247 -y 171
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[6\] -fixed false -x 162 -y 186
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[3\] -fixed false -x 145 -y 165
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[1\] -fixed false -x 313 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 69 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 46 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 187 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 92 -y 213
set_location -inst_name UART_Protocol_1/mko_0/counter\[21\] -fixed false -x 69 -y 166
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 85 -y 198
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[37\] -fixed false -x 212 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[10\] -fixed false -x 168 -y 196
set_location -inst_name Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2\[0\] -fixed false -x 206 -y 186
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[7\] -fixed false -x 210 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[4\] -fixed false -x 233 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 92 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[2\] -fixed false -x 231 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 299 -y 166
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[12\] -fixed false -x 228 -y 174
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2\[2\] -fixed false -x 199 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 66 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 84 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[26\] -fixed false -x 175 -y 180
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 -fixed false -x 85 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11 -fixed false -x 237 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 192 -y 180
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[0\] -fixed false -x 19 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 31 -y 190
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7 -fixed false -x 100 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 267 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[10\] -fixed false -x 238 -y 195
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[17\] -fixed false -x 150 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 240 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 185 -y 181
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 -fixed false -x 230 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 264 -y 187
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 -fixed false -x 208 -y 186
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[6\] -fixed false -x 186 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 69 -y 208
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[9\] -fixed false -x 206 -y 180
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[6\] -fixed false -x 101 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 254 -y 184
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIV2O51 -fixed false -x 209 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 120 -y 220
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 -fixed false -x 226 -y 192
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4\[1\] -fixed false -x 232 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 259 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 261 -y 183
set_location -inst_name UART_Protocol_0/mko_0/counter\[7\] -fixed false -x 159 -y 217
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 215 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 232 -y 184
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[15\] -fixed false -x 62 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[4\] -fixed false -x 62 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 161 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 100 -y 193
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 -fixed false -x 143 -y 171
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO -fixed false -x 217 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 190 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 110 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0\[0\] -fixed false -x 217 -y 204
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[7\] -fixed false -x 139 -y 187
set_location -inst_name Controler_0/Command_Decoder_0/counter\[6\] -fixed false -x 114 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 55 -y 181
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[20\] -fixed false -x 72 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 77 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[5\] -fixed false -x 221 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 -fixed false -x 59 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 85 -y 214
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 18 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 328 -y 201
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa -fixed false -x 115 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 73 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 217 -y 187
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[1\] -fixed false -x 31 -y 210
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[27\] -fixed false -x 100 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 290 -y 199
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[6\] -fixed false -x 51 -y 201
set_location -inst_name Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 -fixed false -x 72 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 149 -y 181
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 -fixed false -x 211 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 247 -y 186
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[2\] -fixed false -x 215 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[15\] -fixed false -x 170 -y 195
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_RNO\[0\] -fixed false -x 127 -y 165
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[13\] -fixed false -x 192 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 281 -y 199
set_location -inst_name Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_14 -fixed false -x 137 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 263 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 49 -y 210
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[2\] -fixed false -x 304 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[8\] -fixed false -x 236 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIULE51\[4\] -fixed false -x 115 -y 207
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[6\] -fixed false -x 222 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[31\] -fixed false -x 187 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 289 -y 192
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[19\] -fixed false -x 240 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[1\] -fixed false -x 165 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 136 -y 220
set_location -inst_name Controler_0/Command_Decoder_0/counter\[4\] -fixed false -x 112 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 24 -y 189
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[3\] -fixed false -x 76 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 304 -y 199
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[10\] -fixed false -x 202 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[3\] -fixed false -x 209 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[7\] -fixed false -x 50 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 271 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 270 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 267 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 296 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 107 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6\[7\] -fixed false -x 190 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 50 -y 196
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data24_0_a2_2 -fixed false -x 135 -y 192
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[9\] -fixed false -x 122 -y 184
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[23\] -fixed false -x 173 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 -fixed false -x 262 -y 196
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[3\] -fixed false -x 205 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 83 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0 -fixed false -x 144 -y 195
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[24\] -fixed false -x 243 -y 175
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[3\] -fixed false -x 116 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 15 -y 190
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_0\[4\] -fixed false -x 113 -y 186
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[38\] -fixed false -x 105 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[2\] -fixed false -x 134 -y 193
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\] -fixed false -x 26 -y 208
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[32\] -fixed false -x 116 -y 202
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 86 -y 198
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[1\] -fixed false -x 147 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[12\] -fixed false -x 183 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10 -fixed false -x 237 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 25 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 232 -y 187
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[17\] -fixed false -x 167 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 84 -y 192
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[2\] -fixed false -x 226 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 169 -y 181
set_location -inst_name UART_Protocol_1/mko_0/counter\[24\] -fixed false -x 72 -y 166
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[12\] -fixed false -x 123 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[8\] -fixed false -x 216 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2US4\[4\] -fixed false -x 68 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 35 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[13\] -fixed false -x 66 -y 207
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_RNO\[4\] -fixed false -x 110 -y 192
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_i_o2\[0\] -fixed false -x 123 -y 189
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[5\] -fixed false -x 145 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 51 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[10\] -fixed false -x 166 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[6\] -fixed false -x 155 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 224 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 264 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 -fixed false -x 173 -y 195
set_location -inst_name UART_Protocol_1/INV_0 -fixed false -x 127 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 272 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 131 -y 216
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 171 -y 180
set_location -inst_name Controler_0/Command_Decoder_0/cmd_ID\[3\] -fixed false -x 98 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[13\] -fixed false -x 160 -y 195
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[19\] -fixed false -x 114 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 195 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 94 -y 213
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 75 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 230 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO\[2\] -fixed false -x 122 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 62 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 238 -y 180
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[5\] -fixed false -x 135 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[28\] -fixed false -x 101 -y 181
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[11\] -fixed false -x 201 -y 168
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[6\] -fixed false -x 147 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o2\[0\] -fixed false -x 200 -y 207
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[26\] -fixed false -x 99 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[9\] -fixed false -x 162 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 259 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 247 -y 189
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[23\] -fixed false -x 137 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[2\] -fixed false -x 212 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 216 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[5\] -fixed false -x 234 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector\[7\] -fixed false -x 223 -y 205
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 268 -y 181
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[31\] -fixed false -x 119 -y 202
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed false -x 101 -y 192
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 125 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[5\] -fixed false -x 142 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[9\] -fixed false -x 193 -y 199
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\] -fixed false -x 162 -y 172
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[7\] -fixed false -x 77 -y 190
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4\[0\] -fixed false -x 149 -y 165
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse -fixed false -x 122 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 37 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[19\] -fixed false -x 248 -y 193
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 88 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 -fixed false -x 84 -y 174
set_location -inst_name Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 -fixed false -x 83 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 143 -y 216
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame -fixed false -x 235 -y 205
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 -fixed false -x 59 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_0\[0\] -fixed false -x 130 -y 189
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[3\] -fixed false -x 149 -y 189
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[7\] -fixed false -x 111 -y 208
set_location -inst_name UART_Protocol_0/mko_0/counter\[6\] -fixed false -x 158 -y 217
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed false -x 102 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 67 -y 193
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[17\] -fixed false -x 132 -y 192
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[2\] -fixed false -x 111 -y 189
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4\[3\] -fixed false -x 215 -y 171
set_location -inst_name Controler_0/Command_Decoder_0/counter\[19\] -fixed false -x 127 -y 172
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[35\] -fixed false -x 114 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 180 -y 186
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73\[0\] -fixed false -x 119 -y 180
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[1\] -fixed false -x 122 -y 187
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 -fixed false -x 129 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 297 -y 168
set_location -inst_name Controler_0/System_Controler_0/state_reg_RNO\[2\] -fixed false -x 100 -y 189
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2\[7\] -fixed false -x 140 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 45 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[33\] -fixed false -x 271 -y 180
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int -fixed false -x 172 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 41 -y 211
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[11\] -fixed false -x 263 -y 199
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 -fixed false -x 129 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 39 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2 -fixed false -x 81 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 59 -y 196
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 -fixed false -x 144 -y 213
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 294 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 291 -y 166
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[3\] -fixed false -x 191 -y 169
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[3\] -fixed false -x 255 -y 199
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 -fixed false -x 225 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO -fixed false -x 225 -y 210
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0\[0\] -fixed false -x 140 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 140 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[19\] -fixed false -x 175 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGT8P1 -fixed false -x 249 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNILGFC\[8\] -fixed false -x 168 -y 174
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[2\] -fixed false -x 121 -y 187
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[22\] -fixed false -x 36 -y 214
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[7\] -fixed false -x 185 -y 168
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[3\] -fixed false -x 229 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[12\] -fixed false -x 196 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 36 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 191 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 187 -y 181
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[0\] -fixed false -x 19 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 106 -y 214
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[2\] -fixed false -x 228 -y 204
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 159 -y 184
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[3\] -fixed false -x 98 -y 195
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY -fixed false -x 234 -y 172
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 -fixed false -x 317 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[30\] -fixed false -x 214 -y 199
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[27\] -fixed false -x 100 -y 195
set_location -inst_name Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0 -fixed false -x 139 -y 192
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[1\] -fixed false -x 128 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2 -fixed false -x 84 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 23 -y 199
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\] -fixed false -x 25 -y 208
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 20 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 38 -y 195
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[4\] -fixed false -x 120 -y 186
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[10\] -fixed false -x 72 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 191 -y 187
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 -fixed false -x 145 -y 213
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 101 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 245 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIT9552 -fixed false -x 182 -y 198
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[3\] -fixed false -x 76 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 41 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 110 -y 214
set_location -inst_name Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_13 -fixed false -x 163 -y 186
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed -fixed false -x 148 -y 214
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[16\] -fixed false -x 160 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 265 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 27 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 162 -y 184
set_location -inst_name UART_Protocol_0/mko_0/counter\[25\] -fixed false -x 177 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 88 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 56 -y 210
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[6\] -fixed false -x 155 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 47 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 267 -y 181
set_location -inst_name Controler_0/REGISTERS_0/state_reg_RNO\[2\] -fixed false -x 121 -y 186
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 -fixed false -x 238 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 87 -y 193
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_RNO\[0\] -fixed false -x 108 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 66 -y 195
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2\[1\] -fixed false -x 22 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[26\] -fixed false -x 238 -y 186
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 -fixed false -x 212 -y 186
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[7\] -fixed false -x 160 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 235 -y 180
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[9\] -fixed false -x 128 -y 186
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[2\] -fixed false -x 141 -y 196
set_location -inst_name Controler_0/System_Controler_0/state_reg\[3\] -fixed false -x 105 -y 190
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[1\] -fixed false -x 55 -y 202
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[2\] -fixed false -x 190 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 54 -y 211
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/STX_Detect -fixed false -x 238 -y 172
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 130 -y 181
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[25\] -fixed false -x 178 -y 175
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[3\] -fixed false -x 117 -y 198
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[27\] -fixed false -x 80 -y 214
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[0\] -fixed false -x 231 -y 205
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 147 -y 184
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 -fixed false -x 164 -y 168
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 86 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 16 -y 198
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIJSB3\[0\] -fixed false -x 215 -y 174
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed false -x 23 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[9\] -fixed false -x 179 -y 202
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[9\] -fixed false -x 121 -y 195
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[0\] -fixed false -x 166 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 151 -y 181
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[5\] -fixed false -x 63 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 136 -y 214
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[2\] -fixed false -x 231 -y 169
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[6\] -fixed false -x 222 -y 172
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[2\] -fixed false -x 136 -y 193
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_1\[3\] -fixed false -x 137 -y 195
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[1\] -fixed false -x 219 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 98 -y 213
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0\[14\] -fixed false -x 141 -y 198
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[1\] -fixed false -x 227 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 133 -y 214
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 -fixed false -x 177 -y 210
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[31\] -fixed false -x 119 -y 201
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[3\] -fixed false -x 64 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 240 -y 189
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_vote_vector\[1\] -fixed false -x 204 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNI71JE1\[4\] -fixed false -x 89 -y 186
set_location -inst_name UART_Protocol_1/mko_0/MKO_OUT -fixed false -x 82 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[13\] -fixed false -x 197 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUKUO\[4\] -fixed false -x 169 -y 174
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 211 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 -fixed false -x 70 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 65 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 74 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 102 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 279 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 282 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 102 -y 219
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 270 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 98 -y 214
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[0\] -fixed false -x 229 -y 193
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 -fixed false -x 178 -y 216
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 42 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 36 -y 196
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0\[8\] -fixed false -x 120 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_9 -fixed false -x 350 -y 201
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 -fixed false -x 116 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 284 -y 190
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[3\] -fixed false -x 112 -y 190
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[13\] -fixed false -x 143 -y 198
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 -fixed false -x 16 -y 164
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[9\] -fixed false -x 153 -y 211
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[37\] -fixed false -x 117 -y 183
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[0\] -fixed false -x 162 -y 169
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[7\] -fixed false -x 223 -y 208
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[30\] -fixed false -x 99 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[8\] -fixed false -x 143 -y 189
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[4\] -fixed false -x 226 -y 169
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[3\] -fixed false -x 195 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 289 -y 199
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_n1 -fixed false -x 65 -y 216
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[8\] -fixed false -x 50 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[8\] -fixed false -x 192 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_0_a2_1_a3_0_a3 -fixed false -x 169 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[8\] -fixed false -x 236 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 276 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_a3 -fixed false -x 239 -y 204
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 323 -y 199
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[29\] -fixed false -x 101 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 133 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 272 -y 169
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2\[0\] -fixed false -x 235 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set -fixed false -x 329 -y 202
set_location -inst_name UART_Protocol_0/mko_0/MKO_OUT -fixed false -x 151 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 118 -y 214
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[39\] -fixed false -x 121 -y 184
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2\[6\] -fixed false -x 178 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 42 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 187 -y 175
set_location -inst_name Controler_0/ADI_SPI_0/divider_enable_RNI0DLL -fixed false -x 73 -y 186
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[4\] -fixed false -x 150 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 86 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 254 -y 183
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_4\[11\] -fixed false -x 121 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 164 -y 184
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[22\] -fixed false -x 166 -y 211
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[30\] -fixed false -x 103 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 357 -y 199
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[1\] -fixed false -x 206 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[7\] -fixed false -x 249 -y 195
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 -fixed false -x 90 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 39 -y 193
set_location -inst_name Controler_0/ADI_SPI_0/counter\[1\] -fixed false -x 61 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[4\] -fixed false -x 156 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 44 -y 211
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2\[1\] -fixed false -x 58 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 93 -y 213
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 37 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[23\] -fixed false -x 62 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 274 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 154 -y 184
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 122 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[15\] -fixed false -x 172 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_19_i_1 -fixed false -x 234 -y 204
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 91 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_6 -fixed false -x 276 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 273 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 286 -y 186
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[6\] -fixed false -x 135 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 18 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 95 -y 196
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector6_i_3 -fixed false -x 96 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 284 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 47 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_0 -fixed false -x 256 -y 195
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[1\] -fixed false -x 101 -y 193
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[5\] -fixed false -x 230 -y 208
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[6\] -fixed false -x 183 -y 211
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\] -fixed false -x 172 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 258 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 132 -y 211
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[0\] -fixed false -x 39 -y 213
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 17 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 84 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/INVBLKX0\[0\] -fixed false -x 393 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 50 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 223 -y 180
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[20\] -fixed false -x 81 -y 213
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[11\] -fixed false -x 84 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 39 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[16\] -fixed false -x 200 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 50 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 168 -y 183
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[6\] -fixed false -x 42 -y 216
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 34 -y 190
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[6\] -fixed false -x 185 -y 169
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2\[3\] -fixed false -x 119 -y 186
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[1\] -fixed false -x 52 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 105 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 256 -y 184
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 -fixed false -x 316 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 258 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[10\] -fixed false -x 134 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 283 -y 186
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2\[4\] -fixed false -x 115 -y 192
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[6\] -fixed false -x 172 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71 -fixed false -x 242 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 218 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 273 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 67 -y 196
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[3\] -fixed false -x 117 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 288 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[35\] -fixed false -x 262 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 48 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 35 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 168 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 71 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 84 -y 213
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[0\] -fixed false -x 141 -y 202
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\] -fixed false -x 28 -y 208
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[2\] -fixed false -x 144 -y 169
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[9\] -fixed false -x 52 -y 202
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[10\] -fixed false -x 57 -y 202
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 -fixed false -x 97 -y 201
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2\[3\] -fixed false -x 158 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[20\] -fixed false -x 242 -y 180
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2\[3\] -fixed false -x 188 -y 168
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[26\] -fixed false -x 168 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 279 -y 169
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2\[1\] -fixed false -x 116 -y 192
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[21\] -fixed false -x 102 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[14\] -fixed false -x 227 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 45 -y 199
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[1\] -fixed false -x 24 -y 211
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[25\] -fixed false -x 60 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 274 -y 166
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[2\] -fixed false -x 114 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 49 -y 181
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[12\] -fixed false -x 131 -y 186
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 205 -y 186
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[11\] -fixed false -x 49 -y 201
set_location -inst_name Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 -fixed false -x 85 -y 186
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[19\] -fixed false -x 66 -y 202
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO\[0\] -fixed false -x 312 -y 201
set_location -inst_name Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNIQ89F1 -fixed false -x 117 -y 189
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1_iv_0\[10\] -fixed false -x 124 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 273 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 82 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 133 -y 217
set_location -inst_name Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3 -fixed false -x 157 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[14\] -fixed false -x 198 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 110 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 192 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 67 -y 192
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[11\] -fixed false -x 263 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[14\] -fixed false -x 169 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 114 -y 214
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[3\] -fixed false -x 219 -y 208
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[3\] -fixed false -x 207 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAU6T1 -fixed false -x 245 -y 189
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 -fixed false -x 157 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 63 -y 186
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[18\] -fixed false -x 38 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 143 -y 219
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3\[2\] -fixed false -x 221 -y 204
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 152 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 255 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[15\] -fixed false -x 136 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 265 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[27\] -fixed false -x 74 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 254 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 127 -y 216
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 252 -y 189
set_location -inst_name UART_Protocol_0/mko_0/counter\[23\] -fixed false -x 175 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6\[11\] -fixed false -x 188 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 262 -y 169
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[2\] -fixed false -x 163 -y 169
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[2\] -fixed false -x 125 -y 195
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 -fixed false -x 156 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIHSTN1 -fixed false -x 97 -y 210
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit\[0\] -fixed false -x 176 -y 166
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[6\] -fixed false -x 73 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 90 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[13\] -fixed false -x 178 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[25\] -fixed false -x 69 -y 192
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY -fixed false -x 168 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 246 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 259 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R -fixed false -x 188 -y 192
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_CDb_RNO -fixed false -x 130 -y 192
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[14\] -fixed false -x 37 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[12\] -fixed false -x 190 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIS5PC1 -fixed false -x 105 -y 192
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 -fixed false -x 84 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 50 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 253 -y 169
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0\[6\] -fixed false -x 108 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 111 -y 211
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[22\] -fixed false -x 95 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 253 -y 181
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[1\] -fixed false -x 31 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 137 -y 219
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0 -fixed false -x 235 -y 204
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 249 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o2 -fixed false -x 264 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 129 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 66 -y 208
set_location -inst_name UART_Protocol_1/mko_0/counter\[19\] -fixed false -x 67 -y 166
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 -fixed false -x 148 -y 213
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[1\] -fixed false -x 15 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 261 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 56 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 69 -y 193
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[1\] -fixed false -x 218 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 82 -y 211
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 292 -y 184
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[10\] -fixed false -x 157 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 69 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[14\] -fixed false -x 366 -y 199
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[21\] -fixed false -x 94 -y 172
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[6\] -fixed false -x 114 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[21\] -fixed false -x 79 -y 195
set_location -inst_name Controler_0/ADI_SPI_0/assert_data -fixed false -x 90 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 355 -y 202
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1\[11\] -fixed false -x 133 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 140 -y 180
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[7\] -fixed false -x 80 -y 181
set_location -inst_name Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_6 -fixed false -x 166 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 240 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 264 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 59 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 119 -y 211
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[19\] -fixed false -x 92 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 337 -y 202
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[16\] -fixed false -x 83 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 276 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 160 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 287 -y 187
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2\[5\] -fixed false -x 16 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 126 -y 216
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 293 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 112 -y 219
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 188 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6\[5\] -fixed false -x 187 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 103 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[5\] -fixed false -x 187 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIMFF02 -fixed false -x 23 -y 198
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r -fixed false -x 204 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 170 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[5\] -fixed false -x 183 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 72 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 137 -y 220
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 74 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_9 -fixed false -x 298 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 39 -y 211
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[11\] -fixed false -x 121 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 181 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 284 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 290 -y 168
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0\[3\] -fixed false -x 132 -y 201
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[16\] -fixed false -x 231 -y 175
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[1\] -fixed false -x 173 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 90 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 263 -y 190
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[9\] -fixed false -x 118 -y 190
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[27\] -fixed false -x 122 -y 166
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[8\] -fixed false -x 145 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 67 -y 187
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[23\] -fixed false -x 152 -y 187
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[6\] -fixed false -x 73 -y 192
set_location -inst_name Controler_0/Command_Decoder_0/counter\[9\] -fixed false -x 117 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 47 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 69 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[5\] -fixed false -x 199 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[11\] -fixed false -x 188 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 262 -y 189
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[10\] -fixed false -x 187 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 30 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[5\] -fixed false -x 51 -y 210
set_location -inst_name UART_Protocol_0/mko_0/counter_3_i_0_a2\[4\] -fixed false -x 149 -y 216
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[15\] -fixed false -x 319 -y 199
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[0\] -fixed false -x 117 -y 208
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[10\] -fixed false -x 237 -y 171
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[24\] -fixed false -x 138 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 224 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 255 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[2\] -fixed false -x 61 -y 189
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 -fixed false -x 112 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_8_i_0_o3 -fixed false -x 236 -y 204
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 47 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 89 -y 196
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[30\] -fixed false -x 174 -y 211
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[3\] -fixed false -x 235 -y 171
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[18\] -fixed false -x 159 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i -fixed false -x 262 -y 195
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[7\] -fixed false -x 102 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[24\] -fixed false -x 44 -y 207
set_location -inst_name Controler_0/ADI_SPI_0/sdio_1_RNO -fixed false -x 94 -y 186
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 -fixed false -x 57 -y 213
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[3\] -fixed false -x 15 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/OR4_R_DATA\[0\] -fixed false -x 402 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2_RNO\[13\] -fixed false -x 169 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/Q\[0\] -fixed false -x 317 -y 201
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[24\] -fixed false -x 168 -y 211
set_location -inst_name UART_Protocol_1/mko_0/counter\[16\] -fixed false -x 64 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 112 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 -fixed false -x 229 -y 184
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1\[11\] -fixed false -x 132 -y 198
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[12\] -fixed false -x 133 -y 190
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[3\] -fixed false -x 182 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\] -fixed false -x 24 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[2\] -fixed false -x 214 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[20\] -fixed false -x 204 -y 199
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_a2_2\[0\] -fixed false -x 319 -y 201
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[0\] -fixed false -x 134 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 73 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[13\] -fixed false -x 169 -y 193
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 123 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[33\] -fixed false -x 169 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 266 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 264 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[7\] -fixed false -x 200 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 284 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 251 -y 175
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[3\] -fixed false -x 172 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 72 -y 196
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[10\] -fixed false -x 177 -y 196
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[18\] -fixed false -x 141 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 298 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[9\] -fixed false -x 157 -y 195
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[0\] -fixed false -x 121 -y 208
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[35\] -fixed false -x 108 -y 201
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO -fixed false -x 189 -y 168
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[1\] -fixed false -x 120 -y 184
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2\[1\] -fixed false -x 69 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 253 -y 175
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[11\] -fixed false -x 121 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 273 -y 181
set_location -inst_name Controler_0/System_Controler_0/state_reg\[5\] -fixed false -x 97 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 224 -y 180
set_location -inst_name UART_Protocol_0/mko_0/counter\[19\] -fixed false -x 171 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[14\] -fixed false -x 169 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/INVBLKY0\[0\] -fixed false -x 370 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 43 -y 196
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[6\] -fixed false -x 231 -y 208
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[7\] -fixed false -x 161 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0_a3_1 -fixed false -x 149 -y 195
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[23\] -fixed false -x 81 -y 202
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[13\] -fixed false -x 234 -y 175
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[7\] -fixed false -x 186 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 278 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[5\] -fixed false -x 196 -y 196
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 -fixed false -x 208 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 38 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 51 -y 193
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[9\] -fixed false -x 153 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 67 -y 216
set_location -inst_name Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0_RNO -fixed false -x 134 -y 192
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[29\] -fixed false -x 101 -y 196
set_location -inst_name Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3 -fixed false -x 116 -y 189
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[21\] -fixed false -x 61 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 54 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 272 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[7\] -fixed false -x 249 -y 196
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[8\] -fixed false -x 143 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 89 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 332 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 140 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO -fixed false -x 169 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 56 -y 193
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_vote_vector\[0\] -fixed false -x 208 -y 181
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[5\] -fixed false -x 122 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[5\] -fixed false -x 199 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 46 -y 196
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 -fixed false -x 113 -y 174
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[15\] -fixed false -x 62 -y 211
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0\[5\] -fixed false -x 114 -y 189
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock -fixed false -x 13 -y 208
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0\[0\] -fixed false -x 108 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 71 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[20\] -fixed false -x 159 -y 183
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i -fixed false -x 174 -y 165
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[30\] -fixed false -x 184 -y 183
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[0\] -fixed false -x 178 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 257 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO\[4\] -fixed false -x 124 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[23\] -fixed false -x 189 -y 186
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 -fixed false -x 4 -y 4
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 193 -y 187
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2\[7\] -fixed false -x 112 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 127 -y 220
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 268 -y 184
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[9\] -fixed false -x 50 -y 217
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0\[16\] -fixed false -x 140 -y 198
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 -fixed false -x 156 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 237 -y 181
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[1\] -fixed false -x 68 -y 217
set_location -inst_name Controler_0/Communication_CMD_MUX_0/un2_communication_req -fixed false -x 210 -y 186
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[17\] -fixed false -x 260 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 290 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 296 -y 166
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[1\] -fixed false -x 143 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_7 -fixed false -x 299 -y 198
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[7\] -fixed false -x 144 -y 190
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[3\] -fixed false -x 177 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 61 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[13\] -fixed false -x 242 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 55 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[31\] -fixed false -x 110 -y 210
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 109 -y 213
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[5\] -fixed false -x 78 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4_RNO\[0\] -fixed false -x 168 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[13\] -fixed false -x 188 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 92 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 57 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 234 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 293 -y 187
set_location -inst_name Controler_0/ADI_SPI_0/ss_n -fixed false -x 87 -y 187
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[2\] -fixed false -x 144 -y 168
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[1\] -fixed false -x 85 -y 184
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0\[4\] -fixed false -x 133 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[3\] -fixed false -x 180 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[20\] -fixed false -x 81 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[30\] -fixed false -x 80 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2Q3C\[0\] -fixed false -x 95 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 282 -y 190
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[4\] -fixed false -x 186 -y 196
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[10\] -fixed false -x 154 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 298 -y 166
set_location -inst_name UART_Protocol_0/mko_0/counter\[16\] -fixed false -x 168 -y 217
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 121 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIA4C\[4\] -fixed false -x 71 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1 -fixed false -x 269 -y 198
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 106 -y 199
set_location -inst_name Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable -fixed false -x 228 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 37 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_0 -fixed false -x 145 -y 195
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[2\] -fixed false -x 169 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 114 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 290 -y 184
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[7\] -fixed false -x 137 -y 187
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 189 -y 187
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1\[0\] -fixed false -x 258 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 156 -y 183
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[4\] -fixed false -x 148 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 222 -y 187
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 -fixed false -x 105 -y 180
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[1\] -fixed false -x 152 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 194 -y 175
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[6\] -fixed false -x 213 -y 172
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_o3_0\[10\] -fixed false -x 122 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[22\] -fixed false -x 36 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 -fixed false -x 210 -y 195
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2\[2\] -fixed false -x 175 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 86 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 45 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 189 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[1\] -fixed false -x 215 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[36\] -fixed false -x 172 -y 183
set_location -inst_name Controler_0/Command_Decoder_0/counter\[25\] -fixed false -x 133 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[27\] -fixed false -x 219 -y 183
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 -fixed false -x 223 -y 174
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[6\] -fixed false -x 127 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 69 -y 199
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[4\] -fixed false -x 99 -y 166
set_location -inst_name UART_Protocol_1/mko_0/counter\[8\] -fixed false -x 56 -y 166
set_location -inst_name Controler_0/Command_Decoder_0/SYS_enable_cmd_i -fixed false -x 102 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[9\] -fixed false -x 63 -y 207
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[26\] -fixed false -x 121 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 240 -y 184
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[13\] -fixed false -x 234 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 53 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 73 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[37\] -fixed false -x 240 -y 181
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[37\] -fixed false -x 96 -y 201
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_REQ -fixed false -x 207 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 271 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 124 -y 217
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 144 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 54 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 141 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 266 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 223 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 189 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 267 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[28\] -fixed false -x 87 -y 195
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 -fixed false -x 99 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQF8I1\[0\] -fixed false -x 203 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 20 -y 199
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 207 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIQ96A1 -fixed false -x 96 -y 210
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO\[7\] -fixed false -x 145 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[12\] -fixed false -x 232 -y 195
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[2\] -fixed false -x 97 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 281 -y 190
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse -fixed false -x 69 -y 201
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[15\] -fixed false -x 62 -y 201
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[38\] -fixed false -x 115 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 278 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 194 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 28 -y 190
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 -fixed false -x 96 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[2\] -fixed false -x 122 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 254 -y 169
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[0\] -fixed false -x 209 -y 172
set_location -inst_name Controler_0/Command_Decoder_0/counter\[24\] -fixed false -x 132 -y 172
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[32\] -fixed false -x 97 -y 183
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[26\] -fixed false -x 73 -y 189
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[4\] -fixed false -x 120 -y 187
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[0\] -fixed false -x 121 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 40 -y 199
set_location -inst_name UART_Protocol_1/mko_0/counter\[12\] -fixed false -x 60 -y 166
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[10\] -fixed false -x 187 -y 211
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[7\] -fixed false -x 151 -y 202
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[3\] -fixed false -x 61 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 200 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 255 -y 187
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 -fixed false -x 117 -y 174
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[5\] -fixed false -x 224 -y 169
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 -fixed false -x 578 -y 5
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 130 -y 220
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[2\] -fixed false -x 177 -y 199
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[22\] -fixed false -x 36 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 318 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3_1\[1\] -fixed false -x 224 -y 204
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 -fixed false -x 221 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 258 -y 180
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[10\] -fixed false -x 127 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 288 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA09I1\[4\] -fixed false -x 174 -y 174
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[2\] -fixed false -x 144 -y 193
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[27\] -fixed false -x 171 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 40 -y 190
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[1\] -fixed false -x 117 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 12 -y 198
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[8\] -fixed false -x 152 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[19\] -fixed false -x 92 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 295 -y 166
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO\[3\] -fixed false -x 15 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_2_a2_2_a2_2_a2_0 -fixed false -x 158 -y 195
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 -fixed false -x 168 -y 165
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 -fixed false -x 126 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 266 -y 172
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[0\] -fixed false -x 191 -y 166
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 -fixed false -x 184 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_8 -fixed false -x 369 -y 198
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 -fixed false -x 227 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 140 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 76 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_a2 -fixed false -x 252 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 12 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 294 -y 165
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[0\] -fixed false -x 129 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 103 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[7\] -fixed false -x 68 -y 186
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[3\] -fixed false -x 211 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 266 -y 168
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0 -fixed false -x 74 -y 201
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[4\] -fixed false -x 50 -y 213
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 -fixed false -x 0 -y 5
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 271 -y 186
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O -fixed false -x 110 -y 186
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 254 -y 189
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 -fixed false -x 154 -y 213
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[1\] -fixed false -x 151 -y 166
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[2\] -fixed false -x 75 -y 172
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0\[1\] -fixed false -x 231 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 57 -y 208
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[5\] -fixed false -x 152 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 181 -y 187
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2\[1\] -fixed false -x 114 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 14 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[15\] -fixed false -x 241 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 143 -y 181
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[0\] -fixed false -x 148 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 275 -y 166
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg\[1\] -fixed false -x 230 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\] -fixed false -x 22 -y 208
set_location -inst_name Controler_0/System_Controler_0/state_reg_RNO\[4\] -fixed false -x 96 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 73 -y 217
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 12 -y 190
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_o2 -fixed false -x 21 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 132 -y 181
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 -fixed false -x 178 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[6\] -fixed false -x 43 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 79 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 275 -y 193
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_0 -fixed false -x 302 -y 198
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[14\] -fixed false -x 142 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 44 -y 208
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[3\] -fixed false -x 109 -y 208
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\] -fixed false -x 169 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 281 -y 186
set_location -inst_name Controler_0/REGISTERS_0/state_reg_RNO\[0\] -fixed false -x 126 -y 189
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_n4 -fixed false -x 111 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 190 -y 187
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 -fixed false -x 13 -y 207
set_location -inst_name UART_Protocol_0/mko_0/counter\[12\] -fixed false -x 164 -y 217
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 107 -y 220
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[24\] -fixed false -x 97 -y 181
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[20\] -fixed false -x 81 -y 214
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 150 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_3_a2_3_a3_0_a3 -fixed false -x 156 -y 195
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[17\] -fixed false -x 65 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 297 -y 172
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[8\] -fixed false -x 200 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5 -fixed false -x 327 -y 201
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[5\] -fixed false -x 78 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[9\] -fixed false -x 233 -y 195
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[17\] -fixed false -x 246 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 296 -y 168
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[9\] -fixed false -x 149 -y 175
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 -fixed false -x 214 -y 186
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[8\] -fixed false -x 200 -y 168
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[0\] -fixed false -x 211 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 152 -y 183
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[15\] -fixed false -x 110 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 56 -y 208
set_location -inst_name Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT -fixed false -x 508 -y 2
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 241 -y 171
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[18\] -fixed false -x 38 -y 214
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 281 -y 166
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[1\] -fixed false -x 210 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[10\] -fixed false -x 167 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 340 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 301 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0\[1\] -fixed false -x 226 -y 204
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3\[4\] -fixed false -x 139 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 182 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 263 -y 165
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[1\] -fixed false -x 225 -y 169
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[37\] -fixed false -x 117 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 57 -y 211
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2_0_a2 -fixed false -x 102 -y 201
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[32\] -fixed false -x 97 -y 184
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[31\] -fixed false -x 74 -y 190
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 275 -y 184
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[4\] -fixed false -x 110 -y 198
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[5\] -fixed false -x 165 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 88 -y 196
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 37 -y 199
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[8\] -fixed false -x 185 -y 211
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[22\] -fixed false -x 142 -y 193
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[3\] -fixed false -x 128 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[10\] -fixed false -x 170 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 13 -y 198
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[1\] -fixed false -x 208 -y 172
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r -fixed false -x 92 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 126 -y 217
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 260 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 247 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[14\] -fixed false -x 170 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 288 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 96 -y 220
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91 -fixed false -x 249 -y 189
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 -fixed false -x 315 -y 166
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 -fixed false -x 93 -y 183
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 -fixed false -x 149 -y 184
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 -fixed false -x 314 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 201 -y 175
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[23\] -fixed false -x 67 -y 211
set_location -inst_name Controler_0/Answer_Encoder_0/un1_periph_data32_0_a2 -fixed false -x 133 -y 192
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 -fixed false -x 184 -y 171
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[0\] -fixed false -x 159 -y 187
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain\[0\] -fixed false -x 262 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 154 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 184 -y 181
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[5\] -fixed false -x 48 -y 201
set_location -inst_name Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 -fixed false -x 92 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[1\] -fixed false -x 75 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1\[1\] -fixed false -x 337 -y 201
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[2\] -fixed false -x 118 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 250 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 354 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[4\] -fixed false -x 261 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set -fixed false -x 107 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_6\[0\] -fixed false -x 168 -y 189
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[5\] -fixed false -x 110 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[12\] -fixed false -x 191 -y 196
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[2\] -fixed false -x 35 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 288 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 115 -y 213
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[14\] -fixed false -x 248 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 260 -y 186
set_location -inst_name Controler_0/Command_Decoder_0/counter\[27\] -fixed false -x 135 -y 172
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2\[0\] -fixed false -x 131 -y 195
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 97 -y 214
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[36\] -fixed false -x 248 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 88 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 267 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16 -fixed false -x 236 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[15\] -fixed false -x 173 -y 196
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i -fixed false -x 175 -y 165
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i -fixed false -x 189 -y 171
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 91 -y 202
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[0\] -fixed false -x 148 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 277 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 113 -y 211
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 198 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 326 -y 201
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[0\] -fixed false -x 147 -y 166
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[15\] -fixed false -x 88 -y 172
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[22\] -fixed false -x 81 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 68 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1\[1\] -fixed false -x 238 -y 205
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 254 -y 166
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[31\] -fixed false -x 175 -y 211
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[14\] -fixed false -x 72 -y 193
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 38 -y 201
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed false -x 14 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 83 -y 199
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[3\] -fixed false -x 78 -y 213
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 -fixed false -x 153 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 283 -y 190
set_location -inst_name UART_Protocol_0/INV_0 -fixed false -x 48 -y 213
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 262 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[5\] -fixed false -x 165 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 81 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[9\] -fixed false -x 221 -y 195
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 363 -y 199
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[5\] -fixed false -x 219 -y 175
set_location -inst_name Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_16 -fixed false -x 150 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[8\] -fixed false -x 202 -y 196
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 -fixed false -x 131 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[1\] -fixed false -x 230 -y 193
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[13\] -fixed false -x 86 -y 181
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[10\] -fixed false -x 72 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[20\] -fixed false -x 67 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[25\] -fixed false -x 62 -y 192
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed false -x 170 -y 165
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 -fixed false -x 313 -y 166
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2\[3\] -fixed false -x 113 -y 192
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed -fixed false -x 128 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 55 -y 192
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[6\] -fixed false -x 151 -y 183
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 -fixed false -x 312 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 -fixed false -x 153 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 54 -y 196
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 62 -y 208
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[14\] -fixed false -x 72 -y 192
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[17\] -fixed false -x 161 -y 211
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 -fixed false -x 216 -y 168
set_location -inst_name Controler_0/Command_Decoder_0/counter\[12\] -fixed false -x 120 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[0\] -fixed false -x 175 -y 202
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[0\] -fixed false -x 101 -y 187
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[9\] -fixed false -x 180 -y 165
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[2\] -fixed false -x 226 -y 174
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 82 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 298 -y 187
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 -fixed false -x 72 -y 179
set_location -inst_name Controler_0/REGISTERS_0/memory_memory_0_0 -fixed false -x 180 -y 206
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0 -fixed false -x 468 -y 206
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 -fixed false -x 108 -y 179
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 -fixed false -x 144 -y 206
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 36 -y 206
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1 -fixed false -x 432 -y 206
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 252 -y 179
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 216 -y 179
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 -fixed false -x 360 -y 179
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0 -fixed false -x 396 -y 206
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 36 -y 179
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 72 -y 206
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1 -fixed false -x 324 -y 206
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0 -fixed false -x 396 -y 179
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1 -fixed false -x 324 -y 179
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 108 -y 206
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 180 -y 179
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 144 -y 179
set_location -inst_name Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 -fixed false -x 288 -y 206
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 -fixed false -x 360 -y 206
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 -fixed false -x 0 -y 206
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69 -fixed false -x 102 -y 216
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy -fixed false -x 180 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 48 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B -fixed false -x 276 -y 165
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72\[8\] -fixed false -x 120 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1 -fixed false -x 228 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317 -fixed false -x 277 -y 189
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU\[8\] -fixed false -x 84 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 125 -y 219
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 -fixed false -x 303 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG -fixed false -x 264 -y 171
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 226 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 24 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01 -fixed false -x 252 -y 171
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_847 -fixed false -x 108 -y 171
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3\[8\] -fixed false -x 72 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 351 -y 201
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148\[8\] -fixed false -x 108 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9 -fixed false -x 36 -y 198
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 156 -y 201
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 -fixed false -x 96 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 264 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314 -fixed false -x 252 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2\[8\] -fixed false -x 96 -y 207
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy -fixed false -x 246 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 180 -y 207
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71 -fixed false -x 159 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34 -fixed false -x 288 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 91 -y 216
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1\[8\] -fixed false -x 264 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 -fixed false -x 192 -y 192
set_location -inst_name UART_Protocol_0/mko_0/counter_5_cry_0_0 -fixed false -x 152 -y 216
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3 -fixed false -x 228 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 279 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL -fixed false -x 79 -y 216
set_location -inst_name Controler_0/ADI_SPI_0/un1_counter_s_1_848 -fixed false -x 60 -y 183
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 156 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V -fixed false -x 24 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA -fixed false -x 264 -y 192
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 241 -y 201
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237 -fixed false -x 302 -y 201
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 204 -y 207
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy -fixed false -x 84 -y 201
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3 -fixed false -x 171 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3\[8\] -fixed false -x 60 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 -fixed false -x 219 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ -fixed false -x 36 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C\[8\] -fixed false -x 48 -y 180
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_s_315 -fixed false -x 95 -y 165
set_location -inst_name UART_Protocol_1/mko_0/counter_5_cry_0_0 -fixed false -x 48 -y 165
set_location -inst_name Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238 -fixed false -x 147 -y 201
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 204 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 276 -y 171
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD -fixed false -x 204 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 351 -y 198
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIUK4H9\[1\] -fixed false -x 72 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED -fixed false -x 155 -y 192
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3 -fixed false -x 180 -y 210
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_s_318 -fixed false -x 144 -y 210
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNID4BBB\[31\] -fixed false -x 72 -y 171
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2 -fixed false -x 255 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S -fixed false -x 265 -y 189
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 -fixed false -x 216 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM -fixed false -x 279 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316 -fixed false -x 68 -y 216
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 276 -y 192
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3 -fixed false -x 219 -y 207
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2 -fixed false -x 255 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES -fixed false -x 114 -y 216
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\] -fixed false -x 183 -y 198
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G -fixed false -x 19 -y 207
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2 -fixed false -x 195 -y 210
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 240 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3\[8\] -fixed false -x 192 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 264 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313 -fixed false -x 24 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 -fixed false -x 192 -y 189
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux -fixed false -x 24 -y 210
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux -fixed false -x 108 -y 207
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE -fixed false -x 300 -y 172
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 -fixed false -x 579 -y 204
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 -fixed false -x 579 -y 177
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 -fixed false -x 576 -y 205
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 -fixed false -x 576 -y 178
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 -fixed false -x 576 -y 204
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 -fixed false -x 576 -y 177
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\]/U0_RGB1_RGB0 -fixed false -x 580 -y 206
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\]/U0_RGB1_RGB1 -fixed false -x 580 -y 179
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNID4BBB\[31\]_CC_0 -fixed false -x 72 -y 173
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNID4BBB\[31\]_CC_1 -fixed false -x 84 -y 173
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNID4BBB\[31\]_CC_2 -fixed false -x 96 -y 173
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIUK4H9\[1\]_CC_0 -fixed false -x 72 -y 182
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIUK4H9\[1\]_CC_1 -fixed false -x 84 -y 182
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIUK4H9\[1\]_CC_2 -fixed false -x 96 -y 182
set_location -inst_name Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0 -fixed false -x 60 -y 185
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_847_CC_0 -fixed false -x 108 -y 173
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_847_CC_1 -fixed false -x 120 -y 173
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_847_CC_2 -fixed false -x 132 -y 173
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 -fixed false -x 204 -y 185
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72\[8\]_CC_0 -fixed false -x 120 -y 182
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148\[8\]_CC_0 -fixed false -x 108 -y 182
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 -fixed false -x 96 -y 200
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 -fixed false -x 84 -y 203
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3\[8\]_CC_0 -fixed false -x 72 -y 209
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0 -fixed false -x 302 -y 203
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 156 -y 203
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 168 -y 203
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 180 -y 209
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 192 -y 209
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 204 -y 212
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 216 -y 212
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 226 -y 212
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 228 -y 212
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 241 -y 203
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 252 -y 203
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 204 -y 209
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 216 -y 209
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 240 -y 200
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 252 -y 200
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 156 -y 209
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 168 -y 209
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0 -fixed false -x 180 -y 212
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0 -fixed false -x 195 -y 212
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0 -fixed false -x 228 -y 209
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0 -fixed false -x 255 -y 203
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0 -fixed false -x 219 -y 209
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0 -fixed false -x 255 -y 200
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0 -fixed false -x 171 -y 209
set_location -inst_name Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0 -fixed false -x 147 -y 203
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 -fixed false -x 303 -y 200
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 -fixed false -x 312 -y 200
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 -fixed false -x 279 -y 200
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 -fixed false -x 288 -y 200
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 351 -y 203
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 360 -y 203
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 351 -y 200
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 360 -y 200
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 279 -y 203
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 288 -y 203
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\]_CC_0 -fixed false -x 183 -y 200
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\]_CC_1 -fixed false -x 192 -y 200
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\]_CC_2 -fixed false -x 204 -y 200
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 -fixed false -x 192 -y 191
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 -fixed false -x 204 -y 191
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 -fixed false -x 216 -y 191
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 -fixed false -x 192 -y 194
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 -fixed false -x 204 -y 194
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 -fixed false -x 216 -y 194
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0 -fixed false -x 228 -y 194
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1 -fixed false -x 240 -y 194
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2 -fixed false -x 252 -y 194
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 -fixed false -x 155 -y 194
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 -fixed false -x 156 -y 194
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 -fixed false -x 168 -y 194
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_3 -fixed false -x 180 -y 194
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 -fixed false -x 216 -y 203
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 -fixed false -x 228 -y 203
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 -fixed false -x 219 -y 200
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 -fixed false -x 228 -y 200
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0 -fixed false -x 264 -y 194
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0 -fixed false -x 265 -y 191
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_1 -fixed false -x 276 -y 191
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0 -fixed false -x 288 -y 185
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1\[8\]_CC_0 -fixed false -x 264 -y 176
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 -fixed false -x 246 -y 176
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 -fixed false -x 252 -y 176
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0 -fixed false -x 277 -y 191
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 276 -y 194
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 264 -y 185
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0 -fixed false -x 114 -y 218
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_1 -fixed false -x 120 -y 218
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0 -fixed false -x 79 -y 218
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_1 -fixed false -x 84 -y 218
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0 -fixed false -x 102 -y 218
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_1 -fixed false -x 108 -y 218
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2\[8\]_CC_0 -fixed false -x 96 -y 209
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU\[8\]_CC_0 -fixed false -x 84 -y 209
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0 -fixed false -x 68 -y 218
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_1 -fixed false -x 72 -y 218
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 91 -y 218
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_1 -fixed false -x 96 -y 218
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 125 -y 221
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_1 -fixed false -x 132 -y 221
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0 -fixed false -x 19 -y 209
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1 -fixed false -x 24 -y 209
set_location -inst_name UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0 -fixed false -x 152 -y 218
set_location -inst_name UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1 -fixed false -x 156 -y 218
set_location -inst_name UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2 -fixed false -x 168 -y 218
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0 -fixed false -x 144 -y 212
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1 -fixed false -x 156 -y 212
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2 -fixed false -x 168 -y 212
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0 -fixed false -x 264 -y 173
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0 -fixed false -x 252 -y 173
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0 -fixed false -x 276 -y 167
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3\[8\]_CC_0 -fixed false -x 192 -y 176
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 -fixed false -x 180 -y 176
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0 -fixed false -x 252 -y 167
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 276 -y 173
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 264 -y 167
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0 -fixed false -x 36 -y 194
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0 -fixed false -x 24 -y 200
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0 -fixed false -x 36 -y 200
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C\[8\]_CC_0 -fixed false -x 48 -y 182
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3\[8\]_CC_0 -fixed false -x 60 -y 200
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0 -fixed false -x 24 -y 203
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 24 -y 194
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 48 -y 200
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0 -fixed false -x 159 -y 173
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1 -fixed false -x 168 -y 173
set_location -inst_name UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0 -fixed false -x 48 -y 167
set_location -inst_name UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1 -fixed false -x 60 -y 167
set_location -inst_name UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2 -fixed false -x 72 -y 167
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0 -fixed false -x 95 -y 167
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1 -fixed false -x 96 -y 167
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2 -fixed false -x 108 -y 167
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_3 -fixed false -x 120 -y 167
