
*** Running vivado
    with args -log openmips_min_sopc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source openmips_min_sopc.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source openmips_min_sopc.tcl -notrace
Command: synth_design -top openmips_min_sopc -part xc7a200tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7764 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 342.094 ; gain = 69.109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'openmips_min_sopc' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/openmips_min_sopc.v:23]
INFO: [Synth 8-6157] synthesizing module 'openmips' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/openmips.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/pc_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/pc_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'if_id' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (2#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'id' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/id.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/id.v:535]
WARNING: [Synth 8-3848] Net stallreq in module/entity id does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/id.v:66]
INFO: [Synth 8-6155] done synthesizing module 'id' (3#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/id.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (5#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:338]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:431]
INFO: [Synth 8-6155] done synthesizing module 'ex' (6#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (7#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem' (8#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (9#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/hilo_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (10#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/hilo_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (11#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'div' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/div.v:23]
WARNING: [Synth 8-6014] Unused sequential element temp_op1_reg was removed.  [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/div.v:61]
WARNING: [Synth 8-6014] Unused sequential element temp_op2_reg was removed.  [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/div.v:66]
INFO: [Synth 8-6155] done synthesizing module 'div' (12#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'openmips' (13#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/openmips.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'inst_rom.data'; please make sure the file is added to project and has read permission, ignoring [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:33]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
WARNING: [Synth 8-3848] Net inst_mem in module/entity inst_rom does not have driver. [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:30]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (14#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/inst_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'openmips_min_sopc' (15#1) [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/openmips_min_sopc.v:23]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[31]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[30]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[29]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[28]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[27]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[26]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[25]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[24]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[23]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[22]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[21]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[20]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[19]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[1]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[0]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design id has unconnected port stallreq
WARNING: [Synth 8-3331] design if_id has unconnected port stall[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:38:16 ; elapsed = 00:38:24 . Memory (MB): peak = 2549.129 ; gain = 2276.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:48:42 ; elapsed = 00:48:51 . Memory (MB): peak = 2549.129 ; gain = 2276.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbv676-1
INFO: [Device 21-403] Loading part xc7a200tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:48:42 ; elapsed = 00:48:51 . Memory (MB): peak = 2549.129 ; gain = 2276.145
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "wreg_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "wreg_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_flag_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "wreg_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "wreg_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_flag_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signed_div_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hilo_temp_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stallreq_for_madd_msub" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "moveres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "whilo_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:176]
INFO: [Synth 8-5546] ROM "signed_div_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hilo_temp_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stallreq_for_madd_msub" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "moveres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "whilo_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'reg1_o_reg' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/id.v:307]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_o_reg' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/id.v:230]
WARNING: [Synth 8-327] inferring latch for variable 'hi_o_reg' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:428]
WARNING: [Synth 8-327] inferring latch for variable 'lo_o_reg' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:429]
WARNING: [Synth 8-327] inferring latch for variable 'whilo_o_reg' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:427]
WARNING: [Synth 8-327] inferring latch for variable 'moveres_reg' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:305]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp_o_reg' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:200]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_o_reg' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:201]
WARNING: [Synth 8-327] inferring latch for variable 'stallreq_for_madd_msub_reg' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:202]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp1_reg' [F:/Software/Xilinx/Vivado_Project/mymips/mymips.srcs/sources_1/new/ex.v:209]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 04:10:01 ; elapsed = 04:10:36 . Memory (MB): peak = 4247.063 ; gain = 3974.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart__66_inst_rom   |           1|   4194280|
|2     |case__105_inst_rom__GD |           1|        32|
|3     |openmips               |           1|     13939|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 10    
	   3 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 41    
	   4 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	  19 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	  28 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	  28 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  28 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 9     
	  27 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  19 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	  28 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	  28 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
	  27 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   3 Input     64 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 18    
	   5 Input     32 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module hilo_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module inst_rom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "whilo_o" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
INFO: [Synth 8-5545] ROM "div0/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 04:48:17 ; elapsed = 04:49:20 . Memory (MB): peak = 4247.063 ; gain = 3974.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 04:48:17 ; elapsed = 04:49:20 . Memory (MB): peak = 4247.063 ; gain = 3974.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 04:48:17 ; elapsed = 04:49:21 . Memory (MB): peak = 4247.063 ; gain = 3974.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 04:48:18 ; elapsed = 04:49:23 . Memory (MB): peak = 4247.063 ; gain = 3974.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 04:48:18 ; elapsed = 04:49:24 . Memory (MB): peak = 4247.063 ; gain = 3974.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 04:48:18 ; elapsed = 04:49:24 . Memory (MB): peak = 4247.063 ; gain = 3974.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 04:48:18 ; elapsed = 04:49:24 . Memory (MB): peak = 4247.063 ; gain = 3974.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 04:48:18 ; elapsed = 04:49:24 . Memory (MB): peak = 4247.063 ; gain = 3974.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 04:48:18 ; elapsed = 04:49:24 . Memory (MB): peak = 4247.063 ; gain = 3974.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 04:48:18 ; elapsed = 04:49:24 . Memory (MB): peak = 4247.063 ; gain = 3974.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 131122 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 04:48:18 ; elapsed = 04:49:24 . Memory (MB): peak = 4247.063 ; gain = 3974.078
Synthesis Optimization Complete : Time (s): cpu = 04:48:18 ; elapsed = 04:49:24 . Memory (MB): peak = 4247.063 ; gain = 3974.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4247.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 150 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 04:48:27 ; elapsed = 04:49:54 . Memory (MB): peak = 4247.063 ; gain = 3974.078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4247.063 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Software/Xilinx/Vivado_Project/mymips/mymips.runs/synth_1/openmips_min_sopc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file openmips_min_sopc_utilization_synth.rpt -pb openmips_min_sopc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 18 22:09:41 2019...
