// Seed: 955967999
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_4 = id_2;
  assign id_2 = 1;
endmodule
module module_1;
  wire id_1 = id_1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_2 (
    input tri  id_0,
    input tri1 id_1
);
  assign id_3 = id_1;
  integer id_4;
  module_0(
      id_4, id_4, id_4
  );
endmodule
module module_3 (
    output wor id_0,
    input  wor id_1
);
  wire id_3;
  id_4(
      .id_0(id_0), .id_1(), .id_2(id_0)
  ); module_0(
      id_3, id_3, id_3
  );
  wire id_5;
endmodule
